Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver cpu 1.13.a for instance microblaze_0
microblaze_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Assigned Driver generic 1.00.a for instance plb_v46_0
plb_v46_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Assigned Driver bram 3.01.a for instance xps_bram_if_cntlr_0
xps_bram_if_cntlr_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_bram_if_cntlr, INSTANCE: xps_bram_if_cntlr_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_bram_if_cntlr, INSTANCE: xps_bram_if_cntlr_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_bram_if_cntlr, INSTANCE: xps_bram_if_cntlr_0, PARAMETER: C_SPLB_NATIVE_DWIDTH - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
bram_block_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver gpio 3.00.a for instance xps_gpio_0
xps_gpio_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver uartlite 2.00.a for instance xps_uartlite_0
xps_uartlite_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_uartlite, INSTANCE: xps_uartlite_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_uartlite, INSTANCE: xps_uartlite_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Warning - external port xps_gpio_0_GPIO_IO_pin width [1] does not match net xps_gpio_0_GPIO_IO width [8]
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 30 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Address Map for Processor microblaze_0
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
Generated Addresses Successfully
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Oct 04 16:17:55 2023
 make -f pr2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst pr2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst pr2.mhs 

ERROR:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is
   set to '8080@licalu.fdi.ucm.es'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   INFO:Security:68a - user is Pablo, on host NEWTON.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:9b - No 'XPS' feature version 2012.04 was available for part
   'xc3s1000'.
   ERROR:Security:12 - No 'xc3s1000' feature version 2012.04 was available
   (-96),
        so 'XPS_TDP' may not be used.

   License server machine is down or not responding.
    See the system adminstrator about starting the license server system, or
    make sure you're referring to the right host (see LM_LICENSE_FILE).
   Feature:       XPS
   Hostname:      licalu.fdi.ucm.es
   License path: 
   8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\Xilinx\14.1\ISE_DS\EDK/data\*.lic;C:\Xil
   inx\14.1\ISE_DS\ISE/data\*.lic;C:\Xilinx\14.1\ISE_DS\ISE/coregen/core_license
   s\Xilinx.lic;C:\Xilinx\14.1\ISE_DS\ISE/coregen/core_licenses\XilinxFree.lic;C
   :\Xilinx\14.1\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
   FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
   (HOST_NOT_FOUND)"
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".License server machine is down or not
   responding.
    See the system adminstrator about starting the license server system, or
    make sure you're referring to the right host (see LM_LICENSE_FILE).
   Feature:       xc3s1000
   Hostname:      licalu.fdi.ucm.es
   License path: 
   8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\Xilinx\14.1\ISE_DS\EDK/data\*.lic;C:\Xil
   inx\14.1\ISE_DS\ISE/data\*.lic;C:\Xilinx\14.1\ISE_DS\ISE/coregen/core_license
   s\Xilinx.lic;C:\Xilinx\14.1\ISE_DS\ISE/coregen/core_licenses\XilinxFree.lic;C
   :\Xilinx\14.1\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
   FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
   (HOST_NOT_FOUND)"
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/pr2.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Oct 04 16:18:15 2023
 make -f pr2.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp pr2.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/pr2.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: MB_RESET, CONNECTOR: net_microblaze_0_MB_RESET_pin - No
   driver found. Port will be driven to GND -
   C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
ERROR:EDK:3900 - issued from TCL procedure
   "::hw_microblaze_v8_30_a::check_syslevel_settings" line 26
   microblaze_0 (microblaze) - The RESET or MB_RESET signal is not connected.
   MicroBlaze cannot work without a correct reset input. 
ERROR:EDK:3371 - Conversion to XML failed.
make: *** [SDK\SDK_Export\hw/pr2.xml] Error 64
Done!

********************************************************************************
At Local date and time: Wed Oct 04 16:20:49 2023
 make -f pr2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst pr2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst pr2.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '8080@licalu.fdi.ucm.es'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/Pablo/Desktop/23-24/SE/pr2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: MB_RESET, CONNECTOR: net_microblaze_0_MB_RESET_pin - No
   driver found. Port will be driven to GND -
   C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 17 
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure
   "::hw_microblaze_v8_30_a::check_syslevel_settings" line 26
   microblaze_0 (microblaze) - The RESET or MB_RESET signal is not connected.
   MicroBlaze cannot work without a correct reset input. 
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/pr2.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Oct 04 16:28:13 2023
 make -f pr2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst pr2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst pr2.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '8080@licalu.fdi.ucm.es'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/Pablo/Desktop/23-24/SE/pr2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 12 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:plb_v46_0 - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 20 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_bram_if_cntlr_0 - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 27 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:bram_block_0 - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 37 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_gpio_0 - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 43 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_uartlite_0 - C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 53 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:pr2_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\Pablo\Desktop\23-24\SE\pr2.mhs line 12 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-5 -intstyle silent -i -sd .. pr2_microblaze_0_wrapper.ngc
../pr2_microblaze_0_wrapper

Reading NGO file
"C:/Users/Pablo/Desktop/23-24/SE/implementation/microblaze_0_wrapper/pr2_microbl
aze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../pr2_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../pr2_microblaze_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/pr2.ucf file.

Rebuilding cache ...

Total run time: 802.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "pr2_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile C:/Xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/Users/Pablo/Desktop/23-24/SE/implementation 

Using Flow File: C:/Users/Pablo/Desktop/23-24/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Pablo/Desktop/23-24/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2.ngc" -uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2.ngc -uc pr2.ucf pr2.ngd

Reading NGO file "C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2.ngc" ...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_plb_v46_0_wrapper.ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_xps_bram_if_cntlr_0_wrapper.
ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_bram_block_0_wrapper.ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_xps_gpio_0_wrapper.ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_xps_uartlite_0_wrapper.ngc".
..
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET leds_pin<0> LOC=L5;> [pr2.ucf(1)]:
   NET "leds_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET leds_pin<0> LOC=L5;> [pr2.ucf(1)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET leds_pin<1> LOC=N2;> [pr2.ucf(2)]:
   NET "leds_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET leds_pin<1> LOC=N2;> [pr2.ucf(2)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET leds_pin<2> LOC=M3;> [pr2.ucf(3)]:
   NET "leds_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET leds_pin<2> LOC=M3;> [pr2.ucf(3)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET leds_pin<3> LOC=N1;> [pr2.ucf(4)]:
   NET "leds_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET leds_pin<3> LOC=N1;> [pr2.ucf(4)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET "leds_pin<0>" FLOAT;> [pr2.ucf(5)]:
   NET "leds_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "leds_pin<1>" FLOAT;> [pr2.ucf(6)]:
   NET "leds_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "leds_pin<2>" FLOAT;> [pr2.ucf(7)]:
   NET "leds_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "leds_pin<3>" FLOAT;> [pr2.ucf(8)]:
   NET "leds_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET clk_pin LOC=p8;> [pr2.ucf(10)]: NET
   "clk_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET clk_pin LOC=p8;> [pr2.ucf(10)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET "clk_pin" FLOAT;> [pr2.ucf(11)]: NET
   "clk_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET reset_pin LOC=k4;> [pr2.ucf(13)]:
   NET "reset_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET reset_pin LOC=k4;> [pr2.ucf(13)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET "reset_pin" FLOAT;> [pr2.ucf(14)]:
   NET "reset_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET rx_pin LOC=G5;> [pr2.ucf(16)]: NET
   "rx_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET rx_pin LOC=G5;> [pr2.ucf(16)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET "rx_pin" FLOAT;> [pr2.ucf(17)]: NET
   "rx_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET tx_pin LOC=J2;> [pr2.ucf(18)]: NET
   "tx_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET tx_pin LOC=J2;> [pr2.ucf(18)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET "tx_pin" FLOAT;> [pr2.ucf(19)]: NET
   "tx_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    16
  Number of warnings:  13

Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   45 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "pr2.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Oct 04 16:52:26 2023
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Pablo/Desktop/23-24/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Pablo/Desktop/23-24/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2.ngc" -uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2.ngc -uc pr2.ucf pr2.ngd

Reading NGO file "C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2.ngc" ...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_plb_v46_0_wrapper.ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_xps_bram_if_cntlr_0_wrapper.
ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_bram_block_0_wrapper.ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_xps_gpio_0_wrapper.ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_xps_uartlite_0_wrapper.ngc".
..
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   47 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file pr2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 30 mins 4 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f827614b) REAL time: 30 mins 7 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: leds<4>
   	 Comp: leds<5>
   	 Comp: leds<6>
   	 Comp: leds<7>

INFO:Place:834 - Only a subset of IOs are locked. Out of 12 IOs, 8 are locked
   and 4 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:f827614b) REAL time: 30 mins 7 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f827614b) REAL time: 30 mins 7 secs 

Phase 4.2  Initial Clock and IO Placement
......
Phase 4.2  Initial Clock and IO Placement (Checksum:65bfe43b) REAL time: 30 mins 7 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:65bfe43b) REAL time: 30 mins 7 secs 

Phase 6.3  Local Placement Optimization
.....
Phase 6.3  Local Placement Optimization (Checksum:7066825d) REAL time: 30 mins 8 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:7066825d) REAL time: 30 mins 8 secs 

Phase 8.4  Local Placement Optimization
...........................................
Phase 8.4  Local Placement Optimization (Checksum:7066825d) REAL time: 30 mins 12 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:7066825d) REAL time: 30 mins 12 secs 

Phase 10.8  Global Placement
............................................................................................
...........
...........................................................................................................................................................................................
......................................................
..............................................
Phase 10.8  Global Placement (Checksum:b5fdc9fa) REAL time: 30 mins 28 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:b5fdc9fa) REAL time: 30 mins 28 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:b5fdc9fa) REAL time: 30 mins 28 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:e642d279) REAL time: 30 mins 59 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:e642d279) REAL time: 30 mins 59 secs 

Total REAL time to Placer completion: 30 mins 59 secs 
Total CPU  time to Placer completion: 1 mins 2 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         1,065 out of  15,360    6
  Number of 4 input LUTs:             2,168 out of  15,360   14
Logic Distribution:
  Number of occupied Slices:          1,361 out of   7,680   17
    Number of Slices containing only related logic:   1,361 out of   1,361 100
    Number of Slices containing unrelated logic:          0 out of   1,361   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,209 out of  15,360   14
    Number used as logic:             1,692
    Number used as a route-thru:         41
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      92

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 12 out of     173    6
    IOB Flip Flops:                      12
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     1 out of       8   12

Average Fanout of Non-Clock Nets:                4.14

Peak Memory Usage:  4481 MB
Total REAL time to MAP completion:  31 mins 2 secs 
Total CPU time to MAP completion:   1 mins 4 secs 

Mapping completed.
See MAP report file "pr2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high pr2_map.ncd pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: pr2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        1 out of 8      12
   Number of External IOBs                  12 out of 173     6
      Number of LOCed IOBs                   8 out of 12     66

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1361 out of 7680   17
      Number of SLICEMs                    244 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 52 secs 
Finished initial Timing Analysis.  REAL time: 52 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 12032 unrouted;      REAL time: 53 secs 

Phase  2  : 10616 unrouted;      REAL time: 54 secs 

Phase  3  : 3376 unrouted;      REAL time: 57 secs 

Phase  4  : 3572 unrouted; (Par is working to improve performance)     REAL time: 1 mins 1 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 21 secs 

Updating file: pr2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 24 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 58 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 59 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 59 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 1 secs 

Total REAL time to Router completion: 2 mins 1 secs 
Total CPU time to Router completion: 1 mins 2 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           Clk_BUFGP |      BUFGMUX3| No   | 1124 |  0.434     |  1.049      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|     9.634ns|     N/A|           0
  _BUFGP                                    | HOLD        |     0.635ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 3 secs 
Total CPU time to PAR completion: 1 mins 4 secs 

Peak Memory Usage:  4445 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file pr2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml pr2.twx pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml pr2.twx pr2.ncd
pr2.pcf


Design file:              pr2.ncd
Physical constraint file: pr2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Wed Oct 04 17:26:47 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 5 secs 


xflow done!
touch __xps/pr2_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/pr2.par
Analyzing implementation/pr2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut pr2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file pr2.pcf.

Wed Oct 04 17:26:53 2023

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "pr2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Oct 09 14:14:47 2023
 make -f pr2.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp pr2.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/pr2.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp pr2.xmp -report SDK\SDK_Export\hw/pr2.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_gpio_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing pr2_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Mon Oct 09 14:15:02 2023
 xsdk.exe -hwspec C:\Users\Pablo\Desktop\23-24\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Mon Oct 09 17:50:54 2023
 make -f pr2.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Mon Oct 09 17:51:09 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Oct 09 17:51:09 2023
 xsdk.exe -hwspec C:\Users\Pablo\Desktop\23-24\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Oct 11 16:21:37 2023
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Pablo/Desktop/23-24/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Pablo/Desktop/23-24/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2.ngc" -uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2.ngc -uc pr2.ucf pr2.ngd

Reading NGO file "C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2.ngc" ...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_plb_v46_0_wrapper.ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_xps_bram_if_cntlr_0_wrapper.
ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_bram_block_0_wrapper.ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_xps_gpio_0_wrapper.ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_xps_uartlite_0_wrapper.ngc".
..
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET DIPSW<4> LOC=G2;> [pr2.ucf(5)]: NET
   "DIPSW<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DIPSW<4> LOC=G2;> [pr2.ucf(5)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET DIPSW<5> LOC=K15;> [pr2.ucf(6)]: NET
   "DIPSW<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DIPSW<5> LOC=K15;> [pr2.ucf(6)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET DIPSW<6> LOC=K16;> [pr2.ucf(7)]: NET
   "DIPSW<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DIPSW<6> LOC=K16;> [pr2.ucf(7)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET DIPSW<7> LOC=F15;> [pr2.ucf(8)]: NET
   "DIPSW<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DIPSW<7> LOC=F15;> [pr2.ucf(8)]' could not be found and so the Locate
   constraint will be removed.

Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     4
  Number of warnings:   9

Total REAL time to NGDBUILD completion:  26 sec
Total CPU time to NGDBUILD completion:   25 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "pr2.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Oct 11 16:24:24 2023
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Pablo/Desktop/23-24/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Pablo/Desktop/23-24/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2.ngc" -uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2.ngc -uc pr2.ucf pr2.ngd

Reading NGO file "C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2.ngc" ...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_plb_v46_0_wrapper.ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_xps_bram_if_cntlr_0_wrapper.
ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_bram_block_0_wrapper.ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_xps_gpio_0_wrapper.ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_xps_uartlite_0_wrapper.ngc".
..
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET DIPSW<4> LOC=G2;> [pr2.ucf(5)]: NET
   "DIPSW<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DIPSW<4> LOC=G2;> [pr2.ucf(5)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET DIPSW<5> LOC=K15;> [pr2.ucf(6)]: NET
   "DIPSW<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DIPSW<5> LOC=K15;> [pr2.ucf(6)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET DIPSW<6> LOC=K16;> [pr2.ucf(7)]: NET
   "DIPSW<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DIPSW<6> LOC=K16;> [pr2.ucf(7)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET DIPSW<7> LOC=F15;> [pr2.ucf(8)]: NET
   "DIPSW<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DIPSW<7> LOC=F15;> [pr2.ucf(8)]' could not be found and so the Locate
   constraint will be removed.

Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     4
  Number of warnings:   9

Total REAL time to NGDBUILD completion:  23 sec
Total CPU time to NGDBUILD completion:   23 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "pr2.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Oct 11 16:25:43 2023
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Pablo/Desktop/23-24/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Pablo/Desktop/23-24/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2.ngc" -uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2.ngc -uc pr2.ucf pr2.ngd

Reading NGO file "C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2.ngc" ...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_plb_v46_0_wrapper.ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_xps_bram_if_cntlr_0_wrapper.
ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_bram_block_0_wrapper.ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_xps_gpio_0_wrapper.ngc"...
Loading design module
"C:/Users/Pablo/Desktop/23-24/SE/implementation/pr2_xps_uartlite_0_wrapper.ngc".
..
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  21 sec
Total CPU time to NGDBUILD completion:   21 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file pr2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e34dacb0) REAL time: 13 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:e34dacb0) REAL time: 13 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e34dacb0) REAL time: 13 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:50e62fa0) REAL time: 13 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:50e62fa0) REAL time: 13 secs 

Phase 6.4  Local Placement Optimization
.......................................................
Phase 6.4  Local Placement Optimization (Checksum:50e62fa0) REAL time: 15 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:50e62fa0) REAL time: 15 secs 

Phase 8.8  Global Placement
.............................................................................................
..............
............................................................................................................................................................
..........................
........................................
Phase 8.8  Global Placement (Checksum:c9d7ed17) REAL time: 21 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:c9d7ed17) REAL time: 21 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:c9d7ed17) REAL time: 21 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:6fa2525d) REAL time: 31 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:6fa2525d) REAL time: 31 secs 

Total REAL time to Placer completion: 31 secs 
Total CPU  time to Placer completion: 24 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,065 out of  15,360    6
  Number of 4 input LUTs:             2,168 out of  15,360   14
Logic Distribution:
  Number of occupied Slices:          1,424 out of   7,680   18
    Number of Slices containing only related logic:   1,424 out of   1,424 100
    Number of Slices containing unrelated logic:          0 out of   1,424   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,209 out of  15,360   14
    Number used as logic:             1,692
    Number used as a route-thru:         41
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      92

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 12 out of     173    6
    IOB Flip Flops:                      12
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     1 out of       8   12

Average Fanout of Non-Clock Nets:                4.14

Peak Memory Usage:  4518 MB
Total REAL time to MAP completion:  32 secs 
Total CPU time to MAP completion:   25 secs 

Mapping completed.
See MAP report file "pr2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high pr2_map.ncd pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: pr2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        1 out of 8      12
   Number of External IOBs                  12 out of 173     6
      Number of LOCed IOBs                  12 out of 12    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1424 out of 7680   18
      Number of SLICEMs                    244 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 12085 unrouted;      REAL time: 9 secs 

Phase  2  : 10635 unrouted;      REAL time: 10 secs 

Phase  3  : 3326 unrouted;      REAL time: 11 secs 

Phase  4  : 3552 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 18 secs 

Updating file: pr2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 19 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 36 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 37 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 37 secs 

Total REAL time to Router completion: 37 secs 
Total CPU time to Router completion: 30 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           Clk_BUFGP |      BUFGMUX3| No   | 1142 |  0.418     |  1.029      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|     9.831ns|     N/A|           0
  _BUFGP                                    | HOLD        |     0.657ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 38 secs 
Total CPU time to PAR completion: 31 secs 

Peak Memory Usage:  4472 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file pr2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml pr2.twx pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml pr2.twx pr2.ncd
pr2.pcf


Design file:              pr2.ncd
Physical constraint file: pr2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Wed Oct 11 16:27:23 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 2 secs 


xflow done!
touch __xps/pr2_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/pr2.par
Analyzing implementation/pr2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut pr2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file pr2.pcf.

Wed Oct 11 16:27:25 2023

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "pr2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Oct 11 16:27:56 2023
 make -f pr2.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Wed Oct 11 16:27:56 2023
 xsdk.exe -hwspec C:\Users\Pablo\Desktop\23-24\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Oct 11 16:45:21 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Oct 11 16:45:21 2023
 xsdk.exe -hwspec C:\Users\Pablo\Desktop\23-24\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Oct 11 17:25:53 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Oct 11 17:25:53 2023
 xsdk.exe -hwspec C:\Users\Pablo\Desktop\23-24\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Oct 11 17:27:38 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Oct 11 17:27:38 2023
 xsdk.exe -hwspec C:\Users\Pablo\Desktop\23-24\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Oct 12 12:18:42 2023
 make -f pr2.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Thu Oct 12 12:18:51 2023
 make -f pr2.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Thu Oct 12 12:19:01 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Thu Oct 12 12:19:01 2023
 xsdk.exe -hwspec C:\Users\Pablo\Desktop\23-24\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Pablo\Desktop\23-24\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\Pablo\Desktop\23-24\SE\etc\pr2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Oct 12 14:07:46 2023
 make -f pr2.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Thu Oct 12 14:08:07 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Thu Oct 12 14:08:07 2023
 xsdk.exe -hwspec C:\Users\Pablo\Desktop\23-24\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sat Oct 14 11:05:28 2023
 make -f pr2.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Sat Oct 14 11:05:41 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Sat Oct 14 11:05:41 2023
 xsdk.exe -hwspec D:\23-24\SE\Practicas\Practica2\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\23-24\SE\Practicas\Practica2\SE\etc\pr2.filters
Done writing Tab View settings to:
	D:\23-24\SE\Practicas\Practica2\SE\etc\pr2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sat Oct 14 11:22:32 2023
 make -f pr2.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Sat Oct 14 11:22:39 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Sat Oct 14 11:22:41 2023
 xsdk.exe -hwspec D:\23-24\SE\Practicas\Practica2\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Oct 18 15:05:50 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Oct 18 15:05:50 2023
 xsdk.exe -hwspec D:\23-24\SE\Practicas\Practica2\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Make instance xps_gpio_0 port GPIO_IO_I external with net as port name
Instance xps_gpio_0 port GPIO_IO_I connector undefined, using xps_gpio_0_GPIO_IO_I

********************************************************************************
At Local date and time: Wed Oct 18 15:43:57 2023
 make -f pr2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst pr2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst pr2.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '8080@licalu.fdi.ucm.es'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse D:/23-24/SE/Practicas/Practica2/SE/pr2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
ERROR:EDK:4068 - INSTANCE: xps_gpio_0, PORT: GPIO_IO_I - THREE_STATE port,
   GPIO_IO, in use. Multiple drivers found on TRI_I port, GPIO_IO_I -
   D:\23-24\SE\Practicas\Practica2\SE\pr2.mhs line 52 
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/pr2.bmm] Error 2
Done!
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Sw
Assigned Driver gpio 3.00.a for instance xps_gpio_1
xps_gpio_1 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_1, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_1, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_gpio_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_gpio (xps_gpio_1) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\23-24\SE\Practicas\Practica2\SE\pr2.mhs line 65 
Make instance xps_gpio_1 port GPIO_IO_I external with net as port name
Instance xps_gpio_1 port GPIO_IO_I connector undefined, using xps_gpio_1_GPIO_IO_I
WARNING:EDK:3967 - xps_gpio (xps_gpio_1) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\23-24\SE\Practicas\Practica2\SE\pr2.mhs line 65 
WARNING:EDK:3967 - xps_gpio (xps_gpio_1) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\23-24\SE\Practicas\Practica2\SE\pr2.mhs line 65 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Wed Oct 18 15:50:37 2023
 make -f pr2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst pr2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst pr2.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '8080@licalu.fdi.ucm.es'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse D:/23-24/SE/Practicas/Practica2/SE/pr2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\23-24\SE\Practicas\Practica2\SE\pr2.mhs line 13 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\23-24\SE\Practicas\Practica2\SE\pr2.mhs line 28 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\23-24\SE\Practicas\Practica2\SE\pr2.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\23-24\SE\Practicas\Practica2\SE\pr2.mhs line 54 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\23-24\SE\Practicas\Practica2\SE\pr2.mhs line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 - D:\23-24\SE\Practicas\Practica2\SE\pr2.mhs line 21 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_gpio_0 - D:\23-24\SE\Practicas\Practica2\SE\pr2.mhs line 44 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_gpio_1 - D:\23-24\SE\Practicas\Practica2\SE\pr2.mhs line 66 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/pr2.ucf file.

Rebuilding cache ...

Total run time: 102.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "pr2_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: D:/23-24/SE/Practicas/Practica2/SE/implementation/fpga.flw 
Using Option File(s): 
 D:/23-24/SE/Practicas/Practica2/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2.ngc" -uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2.ngc -uc pr2.ucf pr2.ngd

Reading NGO file "D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2.ngc" ...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_microblaze_0_wrapper.ngc"
...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_plb_v46_0_wrapper.ngc"...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_bram_if_cntlr_0_wrapp
er.ngc"...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_bram_block_0_wrapper.ngc"
...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_gpio_0_wrapper.ngc"..
.
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_uartlite_0_wrapper.ng
c"...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_gpio_1_wrapper.ngc"..
.
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   42 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file pr2_map.ngm...
Running directed packing...
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=K4) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "Sw_2_IBUF" (Output Signal = Sw_2_IBUF)
   	PAD symbol "Sw<2>" (Pad Signal = Sw<2>)
   	PAD symbol "reset" (Pad Signal = reset)

Mapping completed.
See MAP report file "pr2_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Oct 18 15:58:15 2023
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: D:/23-24/SE/Practicas/Practica2/SE/implementation/fpga.flw 
Using Option File(s): 
 D:/23-24/SE/Practicas/Practica2/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2.ngc" -uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2.ngc -uc pr2.ucf pr2.ngd

Reading NGO file "D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2.ngc" ...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_microblaze_0_wrapper.ngc"
...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_plb_v46_0_wrapper.ngc"...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_bram_if_cntlr_0_wrapp
er.ngc"...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_bram_block_0_wrapper.ngc"
...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_gpio_0_wrapper.ngc"..
.
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_uartlite_0_wrapper.ng
c"...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_gpio_1_wrapper.ngc"..
.
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   42 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file pr2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 12 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:24f5e5c7) REAL time: 17 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:24f5e5c7) REAL time: 17 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:24f5e5c7) REAL time: 17 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:71ca3def) REAL time: 18 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:71ca3def) REAL time: 18 secs 

Phase 6.4  Local Placement Optimization
..................................
Phase 6.4  Local Placement Optimization (Checksum:71ca3def) REAL time: 22 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:71ca3def) REAL time: 22 secs 

Phase 8.8  Global Placement
.........................................
............
............................................................................
...............................................
.....................................................
Phase 8.8  Global Placement (Checksum:c6e6608e) REAL time: 37 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:c6e6608e) REAL time: 37 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:c6e6608e) REAL time: 37 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:f3b6ff23) REAL time: 1 mins 7 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:f3b6ff23) REAL time: 1 mins 7 secs 

Total REAL time to Placer completion: 1 mins 7 secs 
Total CPU  time to Placer completion: 54 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,142 out of  15,360    7
  Number of 4 input LUTs:             2,214 out of  15,360   14
Logic Distribution:
  Number of occupied Slices:          1,477 out of   7,680   19
    Number of Slices containing only related logic:   1,477 out of   1,477 100
    Number of Slices containing unrelated logic:          0 out of   1,477   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,255 out of  15,360   14
    Number used as logic:             1,735
    Number used as a route-thru:         41
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      95

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 15 out of     173    8
    IOB Flip Flops:                      12
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     1 out of       8   12

Average Fanout of Non-Clock Nets:                4.09

Peak Memory Usage:  4518 MB
Total REAL time to MAP completion:  1 mins 9 secs 
Total CPU time to MAP completion:   56 secs 

Mapping completed.
See MAP report file "pr2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high pr2_map.ncd pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: pr2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        1 out of 8      12
   Number of External IOBs                  15 out of 173     8
      Number of LOCed IOBs                  15 out of 15    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1477 out of 7680   19
      Number of SLICEMs                    247 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 12396 unrouted;      REAL time: 11 secs 

Phase  2  : 10878 unrouted;      REAL time: 12 secs 

Phase  3  : 3367 unrouted;      REAL time: 15 secs 

Phase  4  : 3662 unrouted; (Par is working to improve performance)     REAL time: 20 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 31 secs 

Updating file: pr2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 34 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 5 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 6 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 7 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 8 secs 

Total REAL time to Router completion: 1 mins 8 secs 
Total CPU time to Router completion: 48 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           Clk_BUFGP |      BUFGMUX3| No   | 1194 |  0.411     |  1.024      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|     9.218ns|     N/A|           0
  _BUFGP                                    | HOLD        |     0.666ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 11 secs 
Total CPU time to PAR completion: 49 secs 

Peak Memory Usage:  4464 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file pr2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml pr2.twx pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml pr2.twx pr2.ncd
pr2.pcf


Design file:              pr2.ncd
Physical constraint file: pr2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Wed Oct 18 16:01:42 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 5 secs 


xflow done!
touch __xps/pr2_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/pr2.par
Analyzing implementation/pr2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut pr2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file pr2.pcf.

Wed Oct 18 16:01:48 2023

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "pr2.bit".
Bitstream generation is complete.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Oct 19 10:22:37 2023
 make -f pr2.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Thu Oct 19 10:33:42 2023
 make -f pr2.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp pr2.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/pr2.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp pr2.xmp -report SDK\SDK_Export\hw/pr2.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_gpio_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing xps_gpio_1.jpg.....
Rasterizing pr2_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Thu Oct 19 10:33:55 2023
 xsdk.exe -hwspec D:\23-24\SE\Practicas\Practica2\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Thu Oct 19 11:21:38 2023
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: D:/23-24/SE/Practicas/Practica2/SE/implementation/fpga.flw 
Using Option File(s): 
 D:/23-24/SE/Practicas/Practica2/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2.ngc" -uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2.ngc -uc pr2.ucf pr2.ngd

Reading NGO file "D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2.ngc" ...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_microblaze_0_wrapper.ngc"
...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_plb_v46_0_wrapper.ngc"...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_bram_if_cntlr_0_wrapp
er.ngc"...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_bram_block_0_wrapper.ngc"
...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_gpio_0_wrapper.ngc"..
.
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_uartlite_0_wrapper.ng
c"...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_gpio_1_wrapper.ngc"..
.
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET Sw<3> LOC=J4;> [pr2.ucf(25)]: NET
   "Sw<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Sw<3> LOC=J4;> [pr2.ucf(25)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET "Sw<3>" FLOAT;> [pr2.ucf(28)]: NET
   "Sw<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings:   6

Total REAL time to NGDBUILD completion:  47 sec
Total CPU time to NGDBUILD completion:   44 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "pr2.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu Oct 19 11:50:07 2023
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: D:/23-24/SE/Practicas/Practica2/SE/implementation/fpga.flw 
Using Option File(s): 
 D:/23-24/SE/Practicas/Practica2/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2.ngc" -uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2.ngc -uc pr2.ucf pr2.ngd

Reading NGO file "D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2.ngc" ...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_microblaze_0_wrapper.ngc"
...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_plb_v46_0_wrapper.ngc"...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_bram_if_cntlr_0_wrapp
er.ngc"...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_bram_block_0_wrapper.ngc"
...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_gpio_0_wrapper.ngc"..
.
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_uartlite_0_wrapper.ng
c"...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_gpio_1_wrapper.ngc"..
.
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  37 sec
Total CPU time to NGDBUILD completion:   36 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is DMA, on host DESKTOP-3KRDQN2.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      147.96.85.88
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\Xilinx\14.1\ISE_DS\ISE\/data\*.lic;C:\Xilin
x\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.1\ISE_DS\ISE\/c
oregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.1\ISE_DS\EDK/data\*.lic;C:\Xili
nx\14.1\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-96,491.  System Error: 2 ""
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      147.96.85.88
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\Xilinx\14.1\ISE_DS\ISE\/data\*.lic;C:\Xilin
x\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.1\ISE_DS\ISE\/c
oregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.1\ISE_DS\EDK/data\*.lic;C:\Xili
nx\14.1\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-96,491
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu Oct 19 11:55:51 2023
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: D:/23-24/SE/Practicas/Practica2/SE/implementation/fpga.flw 
Using Option File(s): 
 D:/23-24/SE/Practicas/Practica2/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2.ngc" -uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2.ngc -uc pr2.ucf pr2.ngd

Reading NGO file "D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2.ngc" ...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_microblaze_0_wrapper.ngc"
...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_plb_v46_0_wrapper.ngc"...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_bram_if_cntlr_0_wrapp
er.ngc"...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_bram_block_0_wrapper.ngc"
...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_gpio_0_wrapper.ngc"..
.
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_uartlite_0_wrapper.ng
c"...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_gpio_1_wrapper.ngc"..
.
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  46 sec
Total CPU time to NGDBUILD completion:   46 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file pr2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 11 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:82d3ba01) REAL time: 16 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:82d3ba01) REAL time: 16 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:82d3ba01) REAL time: 16 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:ec92a9c9) REAL time: 17 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:ec92a9c9) REAL time: 17 secs 

Phase 6.4  Local Placement Optimization
..................................
Phase 6.4  Local Placement Optimization (Checksum:ec92a9c9) REAL time: 21 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:ec92a9c9) REAL time: 21 secs 

Phase 8.8  Global Placement
.........................................
............
............................................................................
...............................................
.....................................................
Phase 8.8  Global Placement (Checksum:41aecc68) REAL time: 34 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:41aecc68) REAL time: 34 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:41aecc68) REAL time: 34 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:6e7f6afd) REAL time: 1 mins 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:6e7f6afd) REAL time: 1 mins 

Total REAL time to Placer completion: 1 mins 
Total CPU  time to Placer completion: 56 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,142 out of  15,360    7
  Number of 4 input LUTs:             2,214 out of  15,360   14
Logic Distribution:
  Number of occupied Slices:          1,477 out of   7,680   19
    Number of Slices containing only related logic:   1,477 out of   1,477 100
    Number of Slices containing unrelated logic:          0 out of   1,477   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,255 out of  15,360   14
    Number used as logic:             1,735
    Number used as a route-thru:         41
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      95

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 15 out of     173    8
    IOB Flip Flops:                      12
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     1 out of       8   12

Average Fanout of Non-Clock Nets:                4.09

Peak Memory Usage:  4490 MB
Total REAL time to MAP completion:  1 mins 2 secs 
Total CPU time to MAP completion:   58 secs 

Mapping completed.
See MAP report file "pr2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high pr2_map.ncd pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: pr2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        1 out of 8      12
   Number of External IOBs                  15 out of 173     8
      Number of LOCed IOBs                  15 out of 15    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1477 out of 7680   19
      Number of SLICEMs                    247 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 12396 unrouted;      REAL time: 9 secs 

Phase  2  : 10878 unrouted;      REAL time: 10 secs 

Phase  3  : 3367 unrouted;      REAL time: 13 secs 

Phase  4  : 3662 unrouted; (Par is working to improve performance)     REAL time: 17 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 27 secs 

Updating file: pr2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 30 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 58 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 59 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 59 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 1 secs 

Total REAL time to Router completion: 1 mins 1 secs 
Total CPU time to Router completion: 57 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           Clk_BUFGP |      BUFGMUX0| No   | 1194 |  0.411     |  1.024      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|     9.218ns|     N/A|           0
  _BUFGP                                    | HOLD        |     0.666ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 3 secs 
Total CPU time to PAR completion: 59 secs 

Peak Memory Usage:  4444 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file pr2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml pr2.twx pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml pr2.twx pr2.ncd
pr2.pcf


Design file:              pr2.ncd
Physical constraint file: pr2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Thu Oct 19 11:58:58 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 5 secs 


xflow done!
touch __xps/pr2_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/pr2.par
Analyzing implementation/pr2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut pr2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file pr2.pcf.

Thu Oct 19 11:59:04 2023

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "pr2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Oct 19 12:18:20 2023
 make -f pr2.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Thu Oct 19 12:18:21 2023
 xsdk.exe -hwspec D:\23-24\SE\Practicas\Practica2\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Oct 19 12:19:06 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Thu Oct 19 12:19:06 2023
 xsdk.exe -hwspec D:\23-24\SE\Practicas\Practica2\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\23-24\SE\Practicas\Practica2\SE\etc\pr2.filters
Done writing Tab View settings to:
	D:\23-24\SE\Practicas\Practica2\SE\etc\pr2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sat Oct 21 11:35:40 2023
 make -f pr2.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: D:/23-24/SE/Practicas/Practica2/SE/implementation/fpga.flw 
Using Option File(s): 
 D:/23-24/SE/Practicas/Practica2/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2.ngc" -uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2.ngc -uc pr2.ucf pr2.ngd

Reading NGO file "D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2.ngc" ...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_microblaze_0_wrapper.ngc"
...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_plb_v46_0_wrapper.ngc"...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_bram_if_cntlr_0_wrapp
er.ngc"...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_bram_block_0_wrapper.ngc"
...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_gpio_0_wrapper.ngc"..
.
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_uartlite_0_wrapper.ng
c"...
Loading design module
"D:/23-24/SE/Practicas/Practica2/SE/implementation/pr2_xps_gpio_1_wrapper.ngc"..
.
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  47 sec
Total CPU time to NGDBUILD completion:   44 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file pr2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 11 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:24f5e5c7) REAL time: 16 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:24f5e5c7) REAL time: 16 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:24f5e5c7) REAL time: 16 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:71ca3def) REAL time: 17 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:71ca3def) REAL time: 17 secs 

Phase 6.4  Local Placement Optimization
..................................
Phase 6.4  Local Placement Optimization (Checksum:71ca3def) REAL time: 21 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:71ca3def) REAL time: 21 secs 

Phase 8.8  Global Placement
.........................................
............
............................................................................
...............................................
.....................................................
Phase 8.8  Global Placement (Checksum:c6e6608e) REAL time: 34 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:c6e6608e) REAL time: 34 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:c6e6608e) REAL time: 34 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:f3b6ff23) REAL time: 59 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:f3b6ff23) REAL time: 1 mins 

Total REAL time to Placer completion: 1 mins 
Total CPU  time to Placer completion: 54 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,142 out of  15,360    7
  Number of 4 input LUTs:             2,214 out of  15,360   14
Logic Distribution:
  Number of occupied Slices:          1,477 out of   7,680   19
    Number of Slices containing only related logic:   1,477 out of   1,477 100
    Number of Slices containing unrelated logic:          0 out of   1,477   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,255 out of  15,360   14
    Number used as logic:             1,735
    Number used as a route-thru:         41
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      95

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 15 out of     173    8
    IOB Flip Flops:                      12
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     1 out of       8   12

Average Fanout of Non-Clock Nets:                4.09

Peak Memory Usage:  4490 MB
Total REAL time to MAP completion:  1 mins 2 secs 
Total CPU time to MAP completion:   56 secs 

Mapping completed.
See MAP report file "pr2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high pr2_map.ncd pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: pr2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        1 out of 8      12
   Number of External IOBs                  15 out of 173     8
      Number of LOCed IOBs                  15 out of 15    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1477 out of 7680   19
      Number of SLICEMs                    247 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 12396 unrouted;      REAL time: 9 secs 

Phase  2  : 10878 unrouted;      REAL time: 10 secs 

Phase  3  : 3367 unrouted;      REAL time: 13 secs 

Phase  4  : 3662 unrouted; (Par is working to improve performance)     REAL time: 17 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 27 secs 

Updating file: pr2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 30 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 58 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 59 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 59 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 1 secs 

Total REAL time to Router completion: 1 mins 1 secs 
Total CPU time to Router completion: 55 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           Clk_BUFGP |      BUFGMUX3| No   | 1194 |  0.411     |  1.024      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|     9.218ns|     N/A|           0
  _BUFGP                                    | HOLD        |     0.666ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 3 secs 
Total CPU time to PAR completion: 57 secs 

Peak Memory Usage:  4444 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file pr2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml pr2.twx pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml pr2.twx pr2.ncd
pr2.pcf


Design file:              pr2.ncd
Physical constraint file: pr2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Sat Oct 21 11:38:48 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 5 secs 


xflow done!
touch __xps/pr2_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/pr2.par
Analyzing implementation/pr2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut pr2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file pr2.pcf.

Sat Oct 21 11:38:54 2023

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "pr2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sat Oct 21 11:39:16 2023
 xsdk.exe -hwspec D:\23-24\SE\Practicas\Practica2\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Sat Oct 21 13:03:13 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Sat Oct 21 13:03:13 2023
 xsdk.exe -hwspec D:\23-24\SE\Practicas\Practica2\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\23-24\SE\Practicas\Practica2\SE\etc\pr2.filters
Done writing Tab View settings to:
	D:\23-24\SE\Practicas\Practica2\SE\etc\pr2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\23-24\SE\Practicas\Practica2\SE\etc\pr2.filters
Done writing Tab View settings to:
	D:\23-24\SE\Practicas\Practica2\SE\etc\pr2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Assigned Driver banner 1.00.a for instance banner_0
banner_0 has been added to the project
WARNING:EDK:2137 - Peripheral banner_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral banner_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance banner_0 port col_serial_out external with net as port name
Instance banner_0 port col_serial_out connector undefined, using banner_0_col_serial_out
Make instance banner_0 port col_clk external with net as port name
Instance banner_0 port col_clk connector undefined, using banner_0_col_clk
Make instance banner_0 port row_serial_out external with net as port name
Instance banner_0 port row_serial_out connector undefined, using banner_0_row_serial_out
Make instance banner_0 port row_clk external with net as port name
Instance banner_0 port row_clk connector undefined, using banner_0_row_clk
Make instance banner_0 port reset_out external with net as port name
Instance banner_0 port reset_out connector undefined, using banner_0_reset_out
Make instance banner_0 port reset2_out external with net as port name
Instance banner_0 port reset2_out connector undefined, using banner_0_reset2_out
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5800000-0xc580ffff) banner_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Wed Dec 13 10:42:37 2023
 make -f pr2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst pr2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst pr2.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '8080@licalu.fdi.ucm.es'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/pr2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5800000-0xc580ffff) banner_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v
   1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite
   _v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: banner_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 19 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 34 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 44 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 50 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 60 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_1 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 72 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 44 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 27 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:banner_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:Xst:2585 - Port <col_clk> of instance <banner_0> does not exist in definition <banner>. Please compare the definition of block <banner> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <col_serial_out> of instance <banner_0> does not exist in definition <banner>. Please compare the definition of block <banner> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <reset2_out> of instance <banner_0> does not exist in definition <banner>. Please compare the definition of block <banner> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <reset_out> of instance <banner_0> does not exist in definition <banner>. Please compare the definition of block <banner> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <row_clk> of instance <banner_0> does not exist in definition <banner>. Please compare the definition of block <banner> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <row_serial_out> of instance <banner_0> does not exist in definition <banner>. Please compare the definition of block <banner> to its component declaration to detect the mismatch.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\synthesis\pr2_banner_0_w
   rapper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/pr2.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/pr2.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui

********************************************************************************
At Local date and time: Wed Dec 13 10:49:10 2023
 make -f pr2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst pr2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst pr2.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '8080@licalu.fdi.ucm.es'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/pr2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5800000-0xc580ffff) banner_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v
   1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite
   _v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: banner_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 19 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 27 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 34 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 44 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 50 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 60 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_1 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 72 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 44 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:banner_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/pr2.ucf file.

Rebuilding cache ...

Total run time: 37.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "pr2_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  30 sec
Total CPU time to NGDBUILD completion:   29 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file pr2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 16 secs 
Total CPU  time at the beginning of Placer: 7 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5c9118c3) REAL time: 19 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 21 IOs, 15 are locked
   and 6 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:5c9118c3) REAL time: 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5c9118c3) REAL time: 19 secs 

Phase 4.2  Initial Clock and IO Placement
.....
Phase 4.2  Initial Clock and IO Placement (Checksum:3138a527) REAL time: 20 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:3138a527) REAL time: 20 secs 

Phase 6.3  Local Placement Optimization
....
Phase 6.3  Local Placement Optimization (Checksum:3775d625) REAL time: 20 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:3775d625) REAL time: 20 secs 

Phase 8.4  Local Placement Optimization
...................................
........................
Phase 8.4  Local Placement Optimization (Checksum:3775d625) REAL time: 27 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:3775d625) REAL time: 27 secs 

Phase 10.8  Global Placement
....................................
...........................
............
.................................................................................................................................................................
..............................................
..............................................................................................................
Phase 10.8  Global Placement (Checksum:52fc44ec) REAL time: 43 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:52fc44ec) REAL time: 43 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:52fc44ec) REAL time: 43 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:a32d64d5) REAL time: 1 mins 14 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:a32d64d5) REAL time: 1 mins 14 secs 

Total REAL time to Placer completion: 1 mins 14 secs 
Total CPU  time to Placer completion: 1 mins 4 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,421 out of  15,360    9
  Number of 4 input LUTs:             2,910 out of  15,360   18
Logic Distribution:
  Number of occupied Slices:          1,908 out of   7,680   24
    Number of Slices containing only related logic:   1,908 out of   1,908 100
    Number of Slices containing unrelated logic:          0 out of   1,908   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,979 out of  15,360   19
    Number used as logic:             2,111
    Number used as a route-thru:         69
    Number used for Dual Port RAMs:     704
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      95

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 21 out of     173   12
    IOB Flip Flops:                      15
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                4.07

Peak Memory Usage:  4509 MB
Total REAL time to MAP completion:  1 mins 17 secs 
Total CPU time to MAP completion:   1 mins 6 secs 

Mapping completed.
See MAP report file "pr2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high pr2_map.ncd pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: pr2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  21 out of 173    12
      Number of LOCed IOBs                  15 out of 21     71

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       1908 out of 7680   24
      Number of SLICEMs                    411 out of 3840   10



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 16211 unrouted;      REAL time: 14 secs 

Phase  2  : 13697 unrouted;      REAL time: 15 secs 

Phase  3  : 4060 unrouted;      REAL time: 17 secs 

Phase  4  : 4556 unrouted; (Par is working to improve performance)     REAL time: 21 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 44 secs 

Updating file: pr2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 48 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 48 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 49 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 50 secs 

Total REAL time to Router completion: 1 mins 50 secs 
Total CPU time to Router completion: 1 mins 41 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           Clk_BUFGP |      BUFGMUX3| No   | 1546 |  0.440     |  1.051      |
+---------------------+--------------+------+------+------------+-------------+
|banner_0/banner_0/US |              |      |      |            |             |
|ER_LOGIC_I/mybanner/ |              |      |      |            |             |
|             reloj12 |      BUFGMUX4| No   |   59 |  0.349     |  0.971      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.422ns|     N/A|           0
  _BUFGP                                    | HOLD        |     0.687ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net ban | SETUP       |         N/A|     6.018ns|     N/A|           0
  ner_0/banner_0/USER_LOGIC_I/mybanner/relo | HOLD        |     0.866ns|            |       0|           0
  j12                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 52 secs 
Total CPU time to PAR completion: 1 mins 42 secs 

Peak Memory Usage:  4471 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file pr2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml pr2.twx pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml pr2.twx
pr2.ncd pr2.pcf


Design file:              pr2.ncd
Physical constraint file: pr2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Wed Dec 13 10:55:59 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 4 secs 


xflow done!
touch __xps/pr2_routed
xilperl C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/pr2.par
Analyzing implementation/pr2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut pr2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file pr2.pcf.

Wed Dec 13 10:56:04 2023

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "pr2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 13 10:59:28 2023
 make -f pr2.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp pr2.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/pr2.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp pr2.xmp -report SDK\SDK_Export\hw/pr2.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_gpio_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing xps_gpio_1.jpg.....
Rasterizing banner_0.jpg.....
Rasterizing pr2_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Wed Dec 13 10:59:49 2023
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Dec 13 18:58:59 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Dec 13 18:59:00 2023
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Dec 13 19:09:42 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Dec 13 19:09:43 2023
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Assigned Driver keypad 1.00.a for instance keypad_0
keypad_0 has been added to the project
WARNING:EDK:2137 - Peripheral keypad_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral keypad_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Make instance keypad_0 port S external with net as port name
Instance keypad_0 port S connector undefined, using keypad_0_S
Make instance keypad_0 port R external with net as port name
Instance keypad_0 port R connector undefined, using keypad_0_R
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5800000-0xc580ffff) banner_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
Generated Addresses Successfully
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Dec 14 10:29:47 2023
 make -f pr2.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp pr2.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/pr2.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp pr2.xmp -report SDK\SDK_Export\hw/pr2.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_gpio_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing xps_gpio_1.jpg.....
Rasterizing banner_0.jpg.....
Rasterizing keypad_0.jpg.....
Rasterizing pr2_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst pr2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst pr2.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '8080@licalu.fdi.ucm.es'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/pr2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5800000-0xc580ffff) banner_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v
   1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite
   _v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: banner_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 21 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 36 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 46 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 52 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 62 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_1 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 74 - Copying
cache implementation netlist
IPNAME:banner INSTANCE:banner_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 84 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 46 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 29 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:banner_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 84 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:keypad_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 98 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/pr2.ucf file.

Rebuilding cache ...

Total run time: 69.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "pr2_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  33 sec
Total CPU time to NGDBUILD completion:   33 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file pr2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 19 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1dceceec) REAL time: 22 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 29 IOs, 15 are locked
   and 14 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:1dceceec) REAL time: 22 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:1dceceec) REAL time: 22 secs 

Phase 4.2  Initial Clock and IO Placement
....
Phase 4.2  Initial Clock and IO Placement (Checksum:ce8c7971) REAL time: 22 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:ce8c7971) REAL time: 22 secs 

Phase 6.3  Local Placement Optimization
....
Phase 6.3  Local Placement Optimization (Checksum:fa07a273) REAL time: 23 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:fa07a273) REAL time: 23 secs 

Phase 8.4  Local Placement Optimization
.....................................
......................
Phase 8.4  Local Placement Optimization (Checksum:fa07a273) REAL time: 29 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:fa07a273) REAL time: 29 secs 

Phase 10.8  Global Placement
..................................
.............
..........
.............................................................
........................................
...............................................
Phase 10.8  Global Placement (Checksum:735a8c82) REAL time: 43 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:735a8c82) REAL time: 43 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:735a8c82) REAL time: 43 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:19a34304) REAL time: 1 mins 15 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:19a34304) REAL time: 1 mins 15 secs 

Total REAL time to Placer completion: 1 mins 15 secs 
Total CPU  time to Placer completion: 1 mins 3 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,594 out of  15,360   10
  Number of 4 input LUTs:             3,047 out of  15,360   19
Logic Distribution:
  Number of occupied Slices:          2,087 out of   7,680   27
    Number of Slices containing only related logic:   2,087 out of   2,087 100
    Number of Slices containing unrelated logic:          0 out of   2,087   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,116 out of  15,360   20
    Number used as logic:             2,248
    Number used as a route-thru:         69
    Number used for Dual Port RAMs:     704
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      95

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 29 out of     173   16
    IOB Flip Flops:                      15
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     3 out of       8   37

Average Fanout of Non-Clock Nets:                3.99

Peak Memory Usage:  4509 MB
Total REAL time to MAP completion:  1 mins 18 secs 
Total CPU time to MAP completion:   1 mins 5 secs 

Mapping completed.
See MAP report file "pr2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high pr2_map.ncd pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: pr2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 8      37
   Number of External IOBs                  29 out of 173    16
      Number of LOCed IOBs                  15 out of 29     51

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       2087 out of 7680   27
      Number of SLICEMs                    411 out of 3840   10



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 17052 unrouted;      REAL time: 14 secs 

Phase  2  : 14448 unrouted;      REAL time: 15 secs 

Phase  3  : 4225 unrouted;      REAL time: 18 secs 

Phase  4  : 4694 unrouted; (Par is working to improve performance)     REAL time: 20 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 38 secs 

Updating file: pr2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 41 secs 
Overriding Xilinx file <TextEditor.cfg> with local file <C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/TextEditor.cfg>

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 28 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 28 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 30 secs 

Total REAL time to Router completion: 1 mins 30 secs 
Total CPU time to Router completion: 1 mins 18 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           Clk_BUFGP |      BUFGMUX3| No   | 1654 |  0.471     |  1.083      |
+---------------------+--------------+------+------+------------+-------------+
|banner_0/banner_0/US |              |      |      |            |             |
|ER_LOGIC_I/mybanner/ |              |      |      |            |             |
|             reloj12 |      BUFGMUX4| No   |   55 |  0.316     |  0.963      |
+---------------------+--------------+------+------+------------+-------------+
|keypad_0/keypad_0/US |              |      |      |            |             |
|  ER_LOGIC_I/reloj12 |      BUFGMUX7| No   |   23 |  0.274     |  0.888      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.157ns|     N/A|           0
  _BUFGP                                    | HOLD        |     0.617ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net ban | SETUP       |         N/A|     5.984ns|     N/A|           0
  ner_0/banner_0/USER_LOGIC_I/mybanner/relo | HOLD        |     0.826ns|            |       0|           0
  j12                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net key | SETUP       |         N/A|     5.655ns|     N/A|           0
  pad_0/keypad_0/USER_LOGIC_I/reloj12       | HOLD        |     0.823ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 31 secs 
Total CPU time to PAR completion: 1 mins 19 secs 

Peak Memory Usage:  4462 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file pr2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml pr2.twx pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml pr2.twx
pr2.ncd pr2.pcf


Design file:              pr2.ncd
Physical constraint file: pr2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Thu Dec 14 10:37:07 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 4 secs 


xflow done!
touch __xps/pr2_routed
xilperl C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/pr2.par
Analyzing implementation/pr2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut pr2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file pr2.pcf.

Thu Dec 14 10:37:12 2023

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "pr2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 14 10:37:38 2023
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Assigned Driver ledsrgb 1.00.a for instance ledsrgb_0
ledsrgb_0 has been added to the project
WARNING:EDK:2137 - Peripheral ledsrgb_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ledsrgb_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance ledsrgb_0 port red external with net as port name
Instance ledsrgb_0 port red connector undefined, using ledsrgb_0_red
Make instance ledsrgb_0 port blue external with net as port name
Instance ledsrgb_0 port blue connector undefined, using ledsrgb_0_blue
Make instance ledsrgb_0 port green external with net as port name
Instance ledsrgb_0 port green connector undefined, using ledsrgb_0_green
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5800000-0xc580ffff) banner_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb200000-0xcb20ffff) ledsrgb_0	plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui

********************************************************************************
At Local date and time: Thu Dec 14 11:30:43 2023
 make -f pr2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst pr2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst pr2.mhs 

ERROR:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is
   set to '8080@licalu.fdi.ucm.es'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:9b - No 'XPS' feature version 2012.04 was available for part
   'xc3s1000'.
   ERROR:Security:12 - No 'xc3s1000' feature version 2012.04 was available
   (-96),
        so 'XPS_TDP' may not be used.

   License server machine is down or not responding.
    See the system adminstrator about starting the license server system, or
    make sure you're referring to the right host (see LM_LICENSE_FILE).
   Feature:       XPS
   Hostname:      147.96.85.88
   License path: 
   8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data\*.li
   c;C:\xilinEmpotrado\14.1\ISE_DS\ISE/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\
   ISE/coregen/core_licenses\Xilinx.lic;C:\xilinEmpotrado\14.1\ISE_DS\ISE/corege
   n/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_li
   censes\Xilinx.lic;
   FLEXnet Licensing error:-96,491.  System Error: 11001 ""
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".License server machine is down or not
   responding.
    See the system adminstrator about starting the license server system, or
    make sure you're referring to the right host (see LM_LICENSE_FILE).
   Feature:       xc3s1000
   Hostname:      147.96.85.88
   License path: 
   8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data\*.li
   c;C:\xilinEmpotrado\14.1\ISE_DS\ISE/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\
   ISE/coregen/core_licenses\Xilinx.lic;C:\xilinEmpotrado\14.1\ISE_DS\ISE/corege
   n/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_li
   censes\Xilinx.lic;
   FLEXnet Licensing error:-96,491.  System Error: 11001 ""
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/pr2.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Thu Dec 14 11:32:14 2023
 make -f pr2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst pr2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst pr2.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '8080@licalu.fdi.ucm.es'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/pr2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5800000-0xc580ffff) banner_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb200000-0xcb20ffff) ledsrgb_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 7 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v
   1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite
   _v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: banner_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: ledsrgb_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 24 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 39 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 49 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 55 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 65 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_1 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 77 - Copying
cache implementation netlist
IPNAME:banner INSTANCE:banner_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 87 - Copying
cache implementation netlist
IPNAME:keypad INSTANCE:keypad_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 101 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 49 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 32 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:banner_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 87 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:keypad_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 101 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ledsrgb_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:Xst:2585 - Port <blue> of instance <ledsrgb_0> does not exist in definition <ledsrgb>. Please compare the definition of block <ledsrgb> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <green> of instance <ledsrgb_0> does not exist in definition <ledsrgb>. Please compare the definition of block <ledsrgb> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <red> of instance <ledsrgb_0> does not exist in definition <ledsrgb>. Please compare the definition of block <ledsrgb> to its component declaration to detect the mismatch.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\synthesis\pr2_ledsrgb_0_
   wrapper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/pr2.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/pr2.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui

********************************************************************************
At Local date and time: Thu Dec 14 11:37:50 2023
 make -f pr2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst pr2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst pr2.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '8080@licalu.fdi.ucm.es'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/pr2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5800000-0xc580ffff) banner_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb200000-0xcb20ffff) ledsrgb_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 7 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v
   1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite
   _v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: banner_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: ledsrgb_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 24 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 32 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 39 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 49 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 55 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 65 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_1 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 77 - Copying
cache implementation netlist
IPNAME:banner INSTANCE:banner_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 87 - Copying
cache implementation netlist
IPNAME:keypad INSTANCE:keypad_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 101 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 49 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:banner_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 87 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:keypad_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 101 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ledsrgb_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/pr2.ucf file.

Rebuilding cache ...

Total run time: 71.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "pr2_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <net col_serial_out_pin loc=P12;>
   [pr2.ucf(37)]: NET "col_serial_out_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net col_serial_out_pin loc=P12;> [pr2.ucf(37)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net col_serial_out_pin iostandard =
   LVCMOS25 ;> [pr2.ucf(38)]: NET "col_serial_out_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net col_clk_pin loc =J1;> [pr2.ucf(39)]:
   NET "col_clk_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net col_clk_pin loc =J1;> [pr2.ucf(39)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net col_clk_pin iostandard = LVCMOS25 ;>
   [pr2.ucf(40)]: NET "col_clk_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net row_serial_out_pin loc=H3;>
   [pr2.ucf(41)]: NET "row_serial_out_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net row_serial_out_pin loc=H3;> [pr2.ucf(41)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net row_serial_out_pin iostandard =
   LVCMOS25 ;> [pr2.ucf(42)]: NET "row_serial_out_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net row_clk_pin loc =G2;> [pr2.ucf(43)]:
   NET "row_clk_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net row_clk_pin loc =G2;> [pr2.ucf(43)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net row_clk_pin iostandard = LVCMOS25 ;>
   [pr2.ucf(44)]: NET "row_clk_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net reset_out_pin loc = H1 ;>
   [pr2.ucf(45)]: NET "reset_out_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net reset_out_pin loc = H1 ;> [pr2.ucf(45)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net reset_out_pin iostandard = LVCMOS25
   ;> [pr2.ucf(46)]: NET "reset_out_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<3> loc=F2;> [pr2.ucf(49)]: NET
   "S_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net S_pin<3> loc=F2;> [pr2.ucf(49)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<3> iostandard=LVCMOS25;>
   [pr2.ucf(50)]: NET "S_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<2> loc=G4;> [pr2.ucf(51)]: NET
   "S_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net S_pin<2> loc=G4;> [pr2.ucf(51)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<2> iostandard=LVCMOS25;>
   [pr2.ucf(52)]: NET "S_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<1> loc=G3;> [pr2.ucf(53)]: NET
   "S_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net S_pin<1> loc=G3;> [pr2.ucf(53)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<1> iostandard=LVCMOS25;>
   [pr2.ucf(54)]: NET "S_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<0> loc=G1;> [pr2.ucf(55)]: NET
   "S_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net S_pin<0> loc=G1;> [pr2.ucf(55)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<0> iostandard=LVCMOS25;>
   [pr2.ucf(56)]: NET "S_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<3> loc=J14;> [pr2.ucf(57)]:
   NET "R_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net R_pin<3> loc=J14;> [pr2.ucf(57)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<3> iostandard=LVCMOS25;>
   [pr2.ucf(58)]: NET "R_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<2> loc=H14;> [pr2.ucf(59)]:
   NET "R_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net R_pin<2> loc=H14;> [pr2.ucf(59)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<2> iostandard=LVCMOS25;>
   [pr2.ucf(60)]: NET "R_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<1> loc=M4;> [pr2.ucf(61)]: NET
   "R_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net R_pin<1> loc=M4;> [pr2.ucf(61)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<1> iostandard=LVCMOS25;>
   [pr2.ucf(62)]: NET "R_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<0> loc=P1;> [pr2.ucf(63)]: NET
   "R_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net R_pin<0> loc=P1;> [pr2.ucf(63)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<0> iostandard=LVCMOS25;>
   [pr2.ucf(64)]: NET "R_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_red_pin LOC=P12;>
   [pr2.ucf(68)]: NET "led_rgb_0_red_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_red_pin LOC=P12;> [pr2.ucf(68)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_green_pin LOC=H1;>
   [pr2.ucf(69)]: NET "led_rgb_0_green_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_green_pin LOC=H1;> [pr2.ucf(69)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_blue_pin LOC=J1;>
   [pr2.ucf(70)]: NET "led_rgb_0_blue_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_blue_pin LOC=J1;> [pr2.ucf(70)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_red_pin LOC=E15;>
   [pr2.ucf(71)]: NET "led_rgb_0_red_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_red_pin LOC=E15;> [pr2.ucf(71)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_green_pin LOC=D16;>
   [pr2.ucf(72)]: NET "led_rgb_0_green_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_green_pin LOC=D16;> [pr2.ucf(72)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_blue_pin LOC=J16;>
   [pr2.ucf(73)]: NET "led_rgb_0_blue_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_blue_pin LOC=J16;> [pr2.ucf(73)]' could not be found and so
   the Locate constraint will be removed.

Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    32
  Number of warnings:  26

Total REAL time to NGDBUILD completion:  37 sec
Total CPU time to NGDBUILD completion:   36 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "pr2.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui

********************************************************************************
At Local date and time: Thu Dec 14 12:03:58 2023
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <net col_serial_out_pin loc=P12;>
   [pr2.ucf(37)]: NET "col_serial_out_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net col_serial_out_pin loc=P12;> [pr2.ucf(37)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net col_serial_out_pin iostandard =
   LVCMOS25 ;> [pr2.ucf(38)]: NET "col_serial_out_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net col_clk_pin loc =J1;> [pr2.ucf(39)]:
   NET "col_clk_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net col_clk_pin loc =J1;> [pr2.ucf(39)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net col_clk_pin iostandard = LVCMOS25 ;>
   [pr2.ucf(40)]: NET "col_clk_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net row_serial_out_pin loc=H3;>
   [pr2.ucf(41)]: NET "row_serial_out_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net row_serial_out_pin loc=H3;> [pr2.ucf(41)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net row_serial_out_pin iostandard =
   LVCMOS25 ;> [pr2.ucf(42)]: NET "row_serial_out_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net row_clk_pin loc =G2;> [pr2.ucf(43)]:
   NET "row_clk_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net row_clk_pin loc =G2;> [pr2.ucf(43)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net row_clk_pin iostandard = LVCMOS25 ;>
   [pr2.ucf(44)]: NET "row_clk_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net reset_out_pin loc = H1 ;>
   [pr2.ucf(45)]: NET "reset_out_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net reset_out_pin loc = H1 ;> [pr2.ucf(45)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net reset_out_pin iostandard = LVCMOS25
   ;> [pr2.ucf(46)]: NET "reset_out_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<3> loc=F2;> [pr2.ucf(49)]: NET
   "S_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net S_pin<3> loc=F2;> [pr2.ucf(49)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<3> iostandard=LVCMOS25;>
   [pr2.ucf(50)]: NET "S_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<2> loc=G4;> [pr2.ucf(51)]: NET
   "S_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net S_pin<2> loc=G4;> [pr2.ucf(51)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<2> iostandard=LVCMOS25;>
   [pr2.ucf(52)]: NET "S_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<1> loc=G3;> [pr2.ucf(53)]: NET
   "S_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net S_pin<1> loc=G3;> [pr2.ucf(53)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<1> iostandard=LVCMOS25;>
   [pr2.ucf(54)]: NET "S_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<0> loc=G1;> [pr2.ucf(55)]: NET
   "S_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net S_pin<0> loc=G1;> [pr2.ucf(55)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<0> iostandard=LVCMOS25;>
   [pr2.ucf(56)]: NET "S_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<3> loc=J14;> [pr2.ucf(57)]:
   NET "R_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net R_pin<3> loc=J14;> [pr2.ucf(57)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<3> iostandard=LVCMOS25;>
   [pr2.ucf(58)]: NET "R_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<2> loc=H14;> [pr2.ucf(59)]:
   NET "R_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net R_pin<2> loc=H14;> [pr2.ucf(59)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<2> iostandard=LVCMOS25;>
   [pr2.ucf(60)]: NET "R_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<1> loc=M4;> [pr2.ucf(61)]: NET
   "R_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net R_pin<1> loc=M4;> [pr2.ucf(61)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<1> iostandard=LVCMOS25;>
   [pr2.ucf(62)]: NET "R_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<0> loc=P1;> [pr2.ucf(63)]: NET
   "R_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net R_pin<0> loc=P1;> [pr2.ucf(63)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<0> iostandard=LVCMOS25;>
   [pr2.ucf(64)]: NET "R_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_red_pin LOC=P12;>
   [pr2.ucf(68)]: NET "led_rgb_0_red_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_red_pin LOC=P12;> [pr2.ucf(68)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_green_pin LOC=H1;>
   [pr2.ucf(69)]: NET "led_rgb_0_green_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_green_pin LOC=H1;> [pr2.ucf(69)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_blue_pin LOC=J1;>
   [pr2.ucf(70)]: NET "led_rgb_0_blue_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_blue_pin LOC=J1;> [pr2.ucf(70)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_red_pin LOC=E15;>
   [pr2.ucf(71)]: NET "led_rgb_0_red_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_red_pin LOC=E15;> [pr2.ucf(71)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_green_pin LOC=D16;>
   [pr2.ucf(72)]: NET "led_rgb_0_green_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_green_pin LOC=D16;> [pr2.ucf(72)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_blue_pin LOC=J16;>
   [pr2.ucf(73)]: NET "led_rgb_0_blue_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_blue_pin LOC=J16;> [pr2.ucf(73)]' could not be found and so
   the Locate constraint will be removed.

Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    32
  Number of warnings:  26

Total REAL time to NGDBUILD completion:  28 sec
Total CPU time to NGDBUILD completion:   27 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "pr2.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui

********************************************************************************
At Local date and time: Thu Dec 14 12:18:18 2023
 make -f pr2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst pr2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst pr2.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '8080@licalu.fdi.ucm.es'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/pr2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5800000-0xc580ffff) banner_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb200000-0xcb20ffff) ledsrgb_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 7 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v
   1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite
   _v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: banner_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: ledsrgb_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 24 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 32 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 39 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 49 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 55 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 65 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_1 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 77 - Copying
cache implementation netlist
IPNAME:banner INSTANCE:banner_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 87 - Copying
cache implementation netlist
IPNAME:keypad INSTANCE:keypad_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 101 - Copying
cache implementation netlist
IPNAME:ledsrgb INSTANCE:ledsrgb_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 111 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 49 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:banner_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 87 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:keypad_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 101 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ledsrgb_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/pr2.ucf file.

Rebuilding cache ...

Total run time: 80.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "pr2_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <net col_serial_out_pin loc=P12;>
   [pr2.ucf(37)]: NET "col_serial_out_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net col_serial_out_pin loc=P12;> [pr2.ucf(37)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net col_serial_out_pin iostandard =
   LVCMOS25 ;> [pr2.ucf(38)]: NET "col_serial_out_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net col_clk_pin loc =J1;> [pr2.ucf(39)]:
   NET "col_clk_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net col_clk_pin loc =J1;> [pr2.ucf(39)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net col_clk_pin iostandard = LVCMOS25 ;>
   [pr2.ucf(40)]: NET "col_clk_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net row_serial_out_pin loc=H3;>
   [pr2.ucf(41)]: NET "row_serial_out_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net row_serial_out_pin loc=H3;> [pr2.ucf(41)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net row_serial_out_pin iostandard =
   LVCMOS25 ;> [pr2.ucf(42)]: NET "row_serial_out_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net row_clk_pin loc =G2;> [pr2.ucf(43)]:
   NET "row_clk_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net row_clk_pin loc =G2;> [pr2.ucf(43)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net row_clk_pin iostandard = LVCMOS25 ;>
   [pr2.ucf(44)]: NET "row_clk_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net reset_out_pin loc = H1 ;>
   [pr2.ucf(45)]: NET "reset_out_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net reset_out_pin loc = H1 ;> [pr2.ucf(45)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net reset_out_pin iostandard = LVCMOS25
   ;> [pr2.ucf(46)]: NET "reset_out_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<3> loc=F2;> [pr2.ucf(49)]: NET
   "S_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net S_pin<3> loc=F2;> [pr2.ucf(49)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<3> iostandard=LVCMOS25;>
   [pr2.ucf(50)]: NET "S_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<2> loc=G4;> [pr2.ucf(51)]: NET
   "S_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net S_pin<2> loc=G4;> [pr2.ucf(51)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<2> iostandard=LVCMOS25;>
   [pr2.ucf(52)]: NET "S_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<1> loc=G3;> [pr2.ucf(53)]: NET
   "S_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net S_pin<1> loc=G3;> [pr2.ucf(53)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<1> iostandard=LVCMOS25;>
   [pr2.ucf(54)]: NET "S_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<0> loc=G1;> [pr2.ucf(55)]: NET
   "S_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net S_pin<0> loc=G1;> [pr2.ucf(55)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<0> iostandard=LVCMOS25;>
   [pr2.ucf(56)]: NET "S_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<3> loc=J14;> [pr2.ucf(57)]:
   NET "R_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net R_pin<3> loc=J14;> [pr2.ucf(57)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<3> iostandard=LVCMOS25;>
   [pr2.ucf(58)]: NET "R_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<2> loc=H14;> [pr2.ucf(59)]:
   NET "R_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net R_pin<2> loc=H14;> [pr2.ucf(59)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<2> iostandard=LVCMOS25;>
   [pr2.ucf(60)]: NET "R_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<1> loc=M4;> [pr2.ucf(61)]: NET
   "R_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net R_pin<1> loc=M4;> [pr2.ucf(61)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<1> iostandard=LVCMOS25;>
   [pr2.ucf(62)]: NET "R_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<0> loc=P1;> [pr2.ucf(63)]: NET
   "R_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net R_pin<0> loc=P1;> [pr2.ucf(63)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<0> iostandard=LVCMOS25;>
   [pr2.ucf(64)]: NET "R_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_red_pin LOC=P12;>
   [pr2.ucf(68)]: NET "led_rgb_0_red_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_red_pin LOC=P12;> [pr2.ucf(68)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_green_pin LOC=H1;>
   [pr2.ucf(69)]: NET "led_rgb_0_green_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_green_pin LOC=H1;> [pr2.ucf(69)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_blue_pin LOC=J1;>
   [pr2.ucf(70)]: NET "led_rgb_0_blue_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_blue_pin LOC=J1;> [pr2.ucf(70)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_red_pin LOC=E15;>
   [pr2.ucf(71)]: NET "led_rgb_0_red_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_red_pin LOC=E15;> [pr2.ucf(71)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_green_pin LOC=D16;>
   [pr2.ucf(72)]: NET "led_rgb_0_green_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_green_pin LOC=D16;> [pr2.ucf(72)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_blue_pin LOC=J16;>
   [pr2.ucf(73)]: NET "led_rgb_0_blue_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_blue_pin LOC=J16;> [pr2.ucf(73)]' could not be found and so
   the Locate constraint will be removed.

Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    32
  Number of warnings:  26

Total REAL time to NGDBUILD completion:  41 sec
Total CPU time to NGDBUILD completion:   41 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "pr2.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui

********************************************************************************
At Local date and time: Thu Dec 14 12:28:58 2023
 make -f pr2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst pr2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst pr2.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '8080@licalu.fdi.ucm.es'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/pr2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5800000-0xc580ffff) banner_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb200000-0xcb20ffff) ledsrgb_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 7 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v
   1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite
   _v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: banner_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: ledsrgb_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 24 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 32 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 39 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 49 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 55 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 65 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_1 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 77 - Copying
cache implementation netlist
IPNAME:banner INSTANCE:banner_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 87 - Copying
cache implementation netlist
IPNAME:keypad INSTANCE:keypad_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 101 - Copying
cache implementation netlist
IPNAME:ledsrgb INSTANCE:ledsrgb_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 111 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 49 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:banner_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 87 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:keypad_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 101 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ledsrgb_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/pr2.ucf file.

Rebuilding cache ...

Total run time: 78.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "pr2_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <net col_serial_out_pin loc=P12;>
   [pr2.ucf(37)]: NET "col_serial_out_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net col_serial_out_pin loc=P12;> [pr2.ucf(37)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net col_serial_out_pin iostandard =
   LVCMOS25 ;> [pr2.ucf(38)]: NET "col_serial_out_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net col_clk_pin loc =J1;> [pr2.ucf(39)]:
   NET "col_clk_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net col_clk_pin loc =J1;> [pr2.ucf(39)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net col_clk_pin iostandard = LVCMOS25 ;>
   [pr2.ucf(40)]: NET "col_clk_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net row_serial_out_pin loc=H3;>
   [pr2.ucf(41)]: NET "row_serial_out_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net row_serial_out_pin loc=H3;> [pr2.ucf(41)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net row_serial_out_pin iostandard =
   LVCMOS25 ;> [pr2.ucf(42)]: NET "row_serial_out_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net row_clk_pin loc =G2;> [pr2.ucf(43)]:
   NET "row_clk_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net row_clk_pin loc =G2;> [pr2.ucf(43)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net row_clk_pin iostandard = LVCMOS25 ;>
   [pr2.ucf(44)]: NET "row_clk_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net reset_out_pin loc = H1 ;>
   [pr2.ucf(45)]: NET "reset_out_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net reset_out_pin loc = H1 ;> [pr2.ucf(45)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net reset_out_pin iostandard = LVCMOS25
   ;> [pr2.ucf(46)]: NET "reset_out_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<3> loc=F2;> [pr2.ucf(49)]: NET
   "S_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net S_pin<3> loc=F2;> [pr2.ucf(49)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<3> iostandard=LVCMOS25;>
   [pr2.ucf(50)]: NET "S_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<2> loc=G4;> [pr2.ucf(51)]: NET
   "S_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net S_pin<2> loc=G4;> [pr2.ucf(51)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<2> iostandard=LVCMOS25;>
   [pr2.ucf(52)]: NET "S_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<1> loc=G3;> [pr2.ucf(53)]: NET
   "S_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net S_pin<1> loc=G3;> [pr2.ucf(53)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<1> iostandard=LVCMOS25;>
   [pr2.ucf(54)]: NET "S_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<0> loc=G1;> [pr2.ucf(55)]: NET
   "S_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net S_pin<0> loc=G1;> [pr2.ucf(55)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net S_pin<0> iostandard=LVCMOS25;>
   [pr2.ucf(56)]: NET "S_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<3> loc=J14;> [pr2.ucf(57)]:
   NET "R_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net R_pin<3> loc=J14;> [pr2.ucf(57)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<3> iostandard=LVCMOS25;>
   [pr2.ucf(58)]: NET "R_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<2> loc=H14;> [pr2.ucf(59)]:
   NET "R_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net R_pin<2> loc=H14;> [pr2.ucf(59)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<2> iostandard=LVCMOS25;>
   [pr2.ucf(60)]: NET "R_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<1> loc=M4;> [pr2.ucf(61)]: NET
   "R_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net R_pin<1> loc=M4;> [pr2.ucf(61)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<1> iostandard=LVCMOS25;>
   [pr2.ucf(62)]: NET "R_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<0> loc=P1;> [pr2.ucf(63)]: NET
   "R_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net R_pin<0> loc=P1;> [pr2.ucf(63)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net R_pin<0> iostandard=LVCMOS25;>
   [pr2.ucf(64)]: NET "R_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_red_pin LOC=P12;>
   [pr2.ucf(68)]: NET "led_rgb_0_red_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_red_pin LOC=P12;> [pr2.ucf(68)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_green_pin LOC=H1;>
   [pr2.ucf(69)]: NET "led_rgb_0_green_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_green_pin LOC=H1;> [pr2.ucf(69)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_blue_pin LOC=J1;>
   [pr2.ucf(70)]: NET "led_rgb_0_blue_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_blue_pin LOC=J1;> [pr2.ucf(70)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_red_pin LOC=E15;>
   [pr2.ucf(71)]: NET "led_rgb_0_red_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_red_pin LOC=E15;> [pr2.ucf(71)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_green_pin LOC=D16;>
   [pr2.ucf(72)]: NET "led_rgb_0_green_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_green_pin LOC=D16;> [pr2.ucf(72)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET led_rgb_0_blue_pin LOC=J16;>
   [pr2.ucf(73)]: NET "led_rgb_0_blue_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET led_rgb_0_blue_pin LOC=J16;> [pr2.ucf(73)]' could not be found and so
   the Locate constraint will be removed.

Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    32
  Number of warnings:  26

Total REAL time to NGDBUILD completion:  30 sec
Total CPU time to NGDBUILD completion:   29 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "pr2.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui

********************************************************************************
At Local date and time: Thu Dec 14 12:38:42 2023
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  38 sec
Total CPU time to NGDBUILD completion:   38 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file pr2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 15 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ac1ef3) REAL time: 17 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 32 IOs, 31 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:ac1ef3) REAL time: 17 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ac1ef3) REAL time: 17 secs 

Phase 4.2  Initial Clock and IO Placement
....
Phase 4.2  Initial Clock and IO Placement (Checksum:f047a32a) REAL time: 18 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:f047a32a) REAL time: 18 secs 

Phase 6.3  Local Placement Optimization
.....
Phase 6.3  Local Placement Optimization (Checksum:f9ed0357) REAL time: 18 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:f9ed0357) REAL time: 18 secs 

Phase 8.4  Local Placement Optimization
......................................
..............................
Phase 8.4  Local Placement Optimization (Checksum:f9ed0357) REAL time: 25 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:f9ed0357) REAL time: 25 secs 

Phase 10.8  Global Placement
...................................
...............
.............
......................................................................................................................
.......................................
...............................................
Phase 10.8  Global Placement (Checksum:d4302a64) REAL time: 39 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:d4302a64) REAL time: 39 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:d4302a64) REAL time: 39 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:980d76a3) REAL time: 1 mins 12 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:980d76a3) REAL time: 1 mins 12 secs 

Total REAL time to Placer completion: 1 mins 12 secs 
Total CPU  time to Placer completion: 1 mins 5 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,826 out of  15,360   11
  Number of 4 input LUTs:             3,207 out of  15,360   20
Logic Distribution:
  Number of occupied Slices:          2,295 out of   7,680   29
    Number of Slices containing only related logic:   2,295 out of   2,295 100
    Number of Slices containing unrelated logic:          0 out of   2,295   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,297 out of  15,360   21
    Number used as logic:             2,408
    Number used as a route-thru:         90
    Number used for Dual Port RAMs:     704
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      95

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 32 out of     173   18
    IOB Flip Flops:                      15
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     3 out of       8   37

Average Fanout of Non-Clock Nets:                3.96

Peak Memory Usage:  4515 MB
Total REAL time to MAP completion:  1 mins 14 secs 
Total CPU time to MAP completion:   1 mins 7 secs 

Mapping completed.
See MAP report file "pr2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high pr2_map.ncd pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: pr2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 8      37
   Number of External IOBs                  32 out of 173    18
      Number of LOCed IOBs                  31 out of 32     96

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       2295 out of 7680   29
      Number of SLICEMs                    411 out of 3840   10



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 13 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 18276 unrouted;      REAL time: 13 secs 

Phase  2  : 15478 unrouted;      REAL time: 15 secs 

Phase  3  : 4602 unrouted;      REAL time: 18 secs 

Phase  4  : 4958 unrouted; (Par is working to improve performance)     REAL time: 24 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 36 secs 

Updating file: pr2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 38 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 16 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 17 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 18 secs 

Total REAL time to Router completion: 1 mins 18 secs 
Total CPU time to Router completion: 1 mins 10 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           Clk_BUFGP |      BUFGMUX3| No   | 1825 |  0.479     |  1.091      |
+---------------------+--------------+------+------+------------+-------------+
|keypad_0/keypad_0/US |              |      |      |            |             |
|  ER_LOGIC_I/reloj12 |      BUFGMUX7| No   |   23 |  0.224     |  0.875      |
+---------------------+--------------+------+------+------------+-------------+
|banner_0/banner_0/US |              |      |      |            |             |
|ER_LOGIC_I/mybanner/ |              |      |      |            |             |
|             reloj12 |      BUFGMUX4| No   |   60 |  0.343     |  0.974      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.356ns|     N/A|           0
  _BUFGP                                    | HOLD        |     0.632ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net key | SETUP       |         N/A|     4.949ns|     N/A|           0
  pad_0/keypad_0/USER_LOGIC_I/reloj12       | HOLD        |     0.880ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net ban | SETUP       |         N/A|     6.238ns|     N/A|           0
  ner_0/banner_0/USER_LOGIC_I/mybanner/relo | HOLD        |     0.765ns|            |       0|           0
  j12                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 20 secs 
Total CPU time to PAR completion: 1 mins 12 secs 

Peak Memory Usage:  4462 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file pr2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml pr2.twx pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml pr2.twx
pr2.ncd pr2.pcf


Design file:              pr2.ncd
Physical constraint file: pr2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Thu Dec 14 12:42:10 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 4 secs 


xflow done!
touch __xps/pr2_routed
xilperl C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/pr2.par
Analyzing implementation/pr2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut pr2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file pr2.pcf.

Thu Dec 14 12:42:15 2023

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "pr2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 14 12:43:09 2023
 make -f pr2.make bits started...
make: No se hace nada para `bits'.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Thu Dec 14 12:53:44 2023
 make -f pr2.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Thu Dec 14 12:53:54 2023
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  27 sec
Total CPU time to NGDBUILD completion:   27 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file pr2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 16 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ac1ef3) REAL time: 18 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 32 IOs, 31 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:ac1ef3) REAL time: 18 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ac1ef3) REAL time: 18 secs 

Phase 4.2  Initial Clock and IO Placement
....
Phase 4.2  Initial Clock and IO Placement (Checksum:f047a32a) REAL time: 19 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:f047a32a) REAL time: 19 secs 

Phase 6.3  Local Placement Optimization
.....
Phase 6.3  Local Placement Optimization (Checksum:f9ed0357) REAL time: 19 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:f9ed0357) REAL time: 19 secs 

Phase 8.4  Local Placement Optimization
......................................
..............................
Phase 8.4  Local Placement Optimization (Checksum:f9ed0357) REAL time: 26 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:f9ed0357) REAL time: 26 secs 

Phase 10.8  Global Placement
...................................
...............
.............
......................................................................................................................
.......................................
...............................................
Phase 10.8  Global Placement (Checksum:d4302a64) REAL time: 41 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:d4302a64) REAL time: 41 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:d4302a64) REAL time: 41 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:980d76a3) REAL time: 1 mins 16 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:980d76a3) REAL time: 1 mins 16 secs 

Total REAL time to Placer completion: 1 mins 16 secs 
Total CPU  time to Placer completion: 1 mins 8 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,826 out of  15,360   11
  Number of 4 input LUTs:             3,207 out of  15,360   20
Logic Distribution:
  Number of occupied Slices:          2,295 out of   7,680   29
    Number of Slices containing only related logic:   2,295 out of   2,295 100
    Number of Slices containing unrelated logic:          0 out of   2,295   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,297 out of  15,360   21
    Number used as logic:             2,408
    Number used as a route-thru:         90
    Number used for Dual Port RAMs:     704
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      95

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 32 out of     173   18
    IOB Flip Flops:                      15
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     3 out of       8   37

Average Fanout of Non-Clock Nets:                3.96

Peak Memory Usage:  4534 MB
Total REAL time to MAP completion:  1 mins 19 secs 
Total CPU time to MAP completion:   1 mins 11 secs 

Mapping completed.
See MAP report file "pr2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high pr2_map.ncd pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: pr2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 8      37
   Number of External IOBs                  32 out of 173    18
      Number of LOCed IOBs                  31 out of 32     96

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       2295 out of 7680   29
      Number of SLICEMs                    411 out of 3840   10



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 18276 unrouted;      REAL time: 13 secs 

Phase  2  : 15478 unrouted;      REAL time: 15 secs 

Phase  3  : 4602 unrouted;      REAL time: 18 secs 

Phase  4  : 4958 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 35 secs 

Updating file: pr2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 38 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 14 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 15 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 16 secs 

Total REAL time to Router completion: 1 mins 16 secs 
Total CPU time to Router completion: 1 mins 8 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           Clk_BUFGP |      BUFGMUX3| No   | 1825 |  0.479     |  1.091      |
+---------------------+--------------+------+------+------------+-------------+
|keypad_0/keypad_0/US |              |      |      |            |             |
|  ER_LOGIC_I/reloj12 |      BUFGMUX7| No   |   23 |  0.224     |  0.875      |
+---------------------+--------------+------+------+------------+-------------+
|banner_0/banner_0/US |              |      |      |            |             |
|ER_LOGIC_I/mybanner/ |              |      |      |            |             |
|             reloj12 |      BUFGMUX4| No   |   60 |  0.343     |  0.974      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.356ns|     N/A|           0
  _BUFGP                                    | HOLD        |     0.632ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net key | SETUP       |         N/A|     4.949ns|     N/A|           0
  pad_0/keypad_0/USER_LOGIC_I/reloj12       | HOLD        |     0.880ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net ban | SETUP       |         N/A|     6.238ns|     N/A|           0
  ner_0/banner_0/USER_LOGIC_I/mybanner/relo | HOLD        |     0.765ns|            |       0|           0
  j12                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 18 secs 
Total CPU time to PAR completion: 1 mins 9 secs 

Peak Memory Usage:  4462 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file pr2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml pr2.twx pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml pr2.twx
pr2.ncd pr2.pcf


Design file:              pr2.ncd
Physical constraint file: pr2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Thu Dec 14 12:57:13 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 4 secs 


xflow done!
touch __xps/pr2_routed
xilperl C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/pr2.par
Analyzing implementation/pr2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut pr2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file pr2.pcf.

Thu Dec 14 12:57:18 2023

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "pr2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 14 12:57:53 2023
 make -f pr2.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp pr2.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/pr2.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp pr2.xmp -report SDK\SDK_Export\hw/pr2.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_gpio_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing xps_gpio_1.jpg.....
Rasterizing banner_0.jpg.....
Rasterizing keypad_0.jpg.....
Rasterizing ledsrgb_0.jpg.....
Rasterizing pr2_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Thu Dec 14 12:58:12 2023
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Dec 14 14:52:08 2023
 make -f pr2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst pr2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst pr2.mhs 

ERROR:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is
   set to '8080@licalu.fdi.ucm.es'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:9b - No 'XPS' feature version 2012.04 was available for part
   'xc3s1000'.
   ERROR:Security:12 - No 'xc3s1000' feature version 2012.04 was available
   (-96),
        so 'XPS_TDP' may not be used.

   License server machine is down or not responding.
    See the system adminstrator about starting the license server system, or
    make sure you're referring to the right host (see LM_LICENSE_FILE).
   Feature:       XPS
   Hostname:      147.96.85.88
   License path: 
   8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data\*.li
   c;C:\xilinEmpotrado\14.1\ISE_DS\ISE/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\
   ISE/coregen/core_licenses\Xilinx.lic;C:\xilinEmpotrado\14.1\ISE_DS\ISE/corege
   n/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_li
   censes\Xilinx.lic;
   FLEXnet Licensing error:-96,491.  System Error: 11001 ""
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".License server machine is down or not
   responding.
    See the system adminstrator about starting the license server system, or
    make sure you're referring to the right host (see LM_LICENSE_FILE).
   Feature:       xc3s1000
   Hostname:      147.96.85.88
   License path: 
   8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data\*.li
   c;C:\xilinEmpotrado\14.1\ISE_DS\ISE/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\
   ISE/coregen/core_licenses\Xilinx.lic;C:\xilinEmpotrado\14.1\ISE_DS\ISE/corege
   n/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_li
   censes\Xilinx.lic;
   FLEXnet Licensing error:-96,491.  System Error: 11001 ""
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/pr2.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Thu Dec 14 14:53:10 2023
 make -f pr2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst pr2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst pr2.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '8080@licalu.fdi.ucm.es'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/pr2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5800000-0xc580ffff) banner_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb200000-0xcb20ffff) ledsrgb_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 7 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v
   1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite
   _v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: banner_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: ledsrgb_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 23 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 31 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 38 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 48 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 54 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 64 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_1 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 76 - Copying
cache implementation netlist
IPNAME:banner INSTANCE:banner_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 86 - Copying
cache implementation netlist
IPNAME:keypad INSTANCE:keypad_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 99 - Copying
cache implementation netlist
IPNAME:ledsrgb INSTANCE:ledsrgb_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 109 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 48 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:banner_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:keypad_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ledsrgb_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 109 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/pr2.ucf file.

Rebuilding cache ...

Total run time: 61.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "pr2_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  23 sec
Total CPU time to NGDBUILD completion:   22 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file pr2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 14 secs 
Total CPU  time at the beginning of Placer: 7 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:3cd45134) REAL time: 16 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:3cd45134) REAL time: 16 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:3cd45134) REAL time: 16 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:237f82d1) REAL time: 17 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:237f82d1) REAL time: 17 secs 

Phase 6.4  Local Placement Optimization
.....................................
.....................
Phase 6.4  Local Placement Optimization (Checksum:237f82d1) REAL time: 22 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:237f82d1) REAL time: 22 secs 

Phase 8.8  Global Placement
....................................
...............................................
...........
..................................................................................................................................................................
......................................
.............................................................
Phase 8.8  Global Placement (Checksum:aa34be8f) REAL time: 35 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:aa34be8f) REAL time: 35 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:aa34be8f) REAL time: 35 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:9caa3119) REAL time: 1 mins 5 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:9caa3119) REAL time: 1 mins 5 secs 

Total REAL time to Placer completion: 1 mins 6 secs 
Total CPU  time to Placer completion: 56 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,826 out of  15,360   11
  Number of 4 input LUTs:             3,207 out of  15,360   20
Logic Distribution:
  Number of occupied Slices:          2,283 out of   7,680   29
    Number of Slices containing only related logic:   2,283 out of   2,283 100
    Number of Slices containing unrelated logic:          0 out of   2,283   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,297 out of  15,360   21
    Number used as logic:             2,408
    Number used as a route-thru:         90
    Number used for Dual Port RAMs:     704
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      95

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 31 out of     173   17
    IOB Flip Flops:                      15
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     3 out of       8   37

Average Fanout of Non-Clock Nets:                3.96

Peak Memory Usage:  4515 MB
Total REAL time to MAP completion:  1 mins 8 secs 
Total CPU time to MAP completion:   58 secs 

Mapping completed.
See MAP report file "pr2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high pr2_map.ncd pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: pr2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 8      37
   Number of External IOBs                  31 out of 173    17
      Number of LOCed IOBs                  31 out of 31    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       2283 out of 7680   29
      Number of SLICEMs                    411 out of 3840   10



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 18318 unrouted;      REAL time: 13 secs 

Phase  2  : 15494 unrouted;      REAL time: 14 secs 

Phase  3  : 4584 unrouted;      REAL time: 18 secs 

Phase  4  : 4996 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 42 secs 

Updating file: pr2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 44 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 45 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 46 secs 

Total REAL time to Router completion: 46 secs 
Total CPU time to Router completion: 36 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           Clk_BUFGP |      BUFGMUX3| No   | 1852 |  0.471     |  1.082      |
+---------------------+--------------+------+------+------------+-------------+
|keypad_0/keypad_0/US |              |      |      |            |             |
|  ER_LOGIC_I/reloj12 |      BUFGMUX7| No   |   24 |  0.216     |  0.881      |
+---------------------+--------------+------+------+------------+-------------+
|banner_0/banner_0/US |              |      |      |            |             |
|ER_LOGIC_I/mybanner/ |              |      |      |            |             |
|             reloj12 |      BUFGMUX4| No   |   53 |  0.313     |  0.974      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.485ns|     N/A|           0
  _BUFGP                                    | HOLD        |     0.571ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net key | SETUP       |         N/A|     5.029ns|     N/A|           0
  pad_0/keypad_0/USER_LOGIC_I/reloj12       | HOLD        |     0.669ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net ban | SETUP       |         N/A|     6.309ns|     N/A|           0
  ner_0/banner_0/USER_LOGIC_I/mybanner/relo | HOLD        |     0.830ns|            |       0|           0
  j12                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 37 secs 

Peak Memory Usage:  4491 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file pr2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml pr2.twx pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml pr2.twx
pr2.ncd pr2.pcf


Design file:              pr2.ncd
Physical constraint file: pr2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Thu Dec 14 14:58:34 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 4 secs 


xflow done!
touch __xps/pr2_routed
xilperl C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/pr2.par
Analyzing implementation/pr2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut pr2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file pr2.pcf.

Thu Dec 14 14:58:39 2023

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "pr2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 14 14:59:13 2023
 make -f pr2.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp pr2.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/pr2.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 413 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp pr2.xmp -report SDK\SDK_Export\hw/pr2.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_gpio_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing xps_gpio_1.jpg.....
Rasterizing banner_0.jpg.....
Rasterizing keypad_0.jpg.....
Rasterizing ledsrgb_0.jpg.....
Rasterizing pr2_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Thu Dec 14 14:59:41 2023
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Dec 14 15:01:57 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Thu Dec 14 15:01:58 2023
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Dec 14 15:06:27 2023
 make -f pr2.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Thu Dec 14 15:06:35 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Thu Dec 14 15:06:36 2023
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Make instance banner_0 port reset2_out external with net as port name
Instance banner_0 port reset2_out connector undefined, using banner_0_reset2_out
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui

********************************************************************************
At Local date and time: Thu Dec 14 15:12:46 2023
 make -f pr2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst pr2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst pr2.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '8080@licalu.fdi.ucm.es'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/pr2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5800000-0xc580ffff) banner_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb200000-0xcb20ffff) ledsrgb_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 7 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v
   1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite
   _v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: banner_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: ledsrgb_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 24 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 32 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 39 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 49 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 55 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 65 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_1 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 77 - Copying
cache implementation netlist
IPNAME:banner INSTANCE:banner_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 87 - Copying
cache implementation netlist
IPNAME:keypad INSTANCE:keypad_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 101 - Copying
cache implementation netlist
IPNAME:ledsrgb INSTANCE:ledsrgb_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 111 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 49 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:banner_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 87 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:keypad_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 101 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ledsrgb_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/pr2.ucf file.

Rebuilding cache ...

Total run time: 93.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "pr2_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  22 sec
Total CPU time to NGDBUILD completion:   21 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file pr2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 14 secs 
Total CPU  time at the beginning of Placer: 7 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a04d52bb) REAL time: 16 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a04d52bb) REAL time: 16 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a04d52bb) REAL time: 16 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:8fe8d6f2) REAL time: 17 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:8fe8d6f2) REAL time: 17 secs 

Phase 6.4  Local Placement Optimization
....................................
..........................
Phase 6.4  Local Placement Optimization (Checksum:8fe8d6f2) REAL time: 23 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:8fe8d6f2) REAL time: 23 secs 

Phase 8.8  Global Placement
...................................
................
..............
..............................................................
...............................
...............................
Phase 8.8  Global Placement (Checksum:728ff7f5) REAL time: 34 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:728ff7f5) REAL time: 34 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:728ff7f5) REAL time: 34 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:dc897d2b) REAL time: 56 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:dc897d2b) REAL time: 56 secs 

Total REAL time to Placer completion: 56 secs 
Total CPU  time to Placer completion: 46 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,826 out of  15,360   11
  Number of 4 input LUTs:             3,207 out of  15,360   20
Logic Distribution:
  Number of occupied Slices:          2,326 out of   7,680   30
    Number of Slices containing only related logic:   2,326 out of   2,326 100
    Number of Slices containing unrelated logic:          0 out of   2,326   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,297 out of  15,360   21
    Number used as logic:             2,408
    Number used as a route-thru:         90
    Number used for Dual Port RAMs:     704
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      95

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 32 out of     173   18
    IOB Flip Flops:                      15
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     3 out of       8   37

Average Fanout of Non-Clock Nets:                3.96

Peak Memory Usage:  4544 MB
Total REAL time to MAP completion:  58 secs 
Total CPU time to MAP completion:   48 secs 

Mapping completed.
See MAP report file "pr2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high pr2_map.ncd pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: pr2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 8      37
   Number of External IOBs                  32 out of 173    18
      Number of LOCed IOBs                  32 out of 32    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       2326 out of 7680   30
      Number of SLICEMs                    411 out of 3840   10



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 18353 unrouted;      REAL time: 11 secs 

Phase  2  : 15472 unrouted;      REAL time: 12 secs 

Phase  3  : 4286 unrouted;      REAL time: 15 secs 

Phase  4  : 4729 unrouted; (Par is working to improve performance)     REAL time: 22 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 40 secs 

Updating file: pr2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 42 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 6 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 6 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 8 secs 

Total REAL time to Router completion: 1 mins 8 secs 
Total CPU time to Router completion: 57 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           Clk_BUFGP |      BUFGMUX3| No   | 1863 |  0.411     |  1.022      |
+---------------------+--------------+------+------+------------+-------------+
|keypad_0/keypad_0/US |              |      |      |            |             |
|  ER_LOGIC_I/reloj12 |      BUFGMUX7| No   |   24 |  0.265     |  0.876      |
+---------------------+--------------+------+------+------------+-------------+
|banner_0/banner_0/US |              |      |      |            |             |
|ER_LOGIC_I/mybanner/ |              |      |      |            |             |
|             reloj12 |      BUFGMUX4| No   |   58 |  0.303     |  0.974      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.377ns|     N/A|           0
  _BUFGP                                    | HOLD        |     0.576ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net key | SETUP       |         N/A|     5.566ns|     N/A|           0
  pad_0/keypad_0/USER_LOGIC_I/reloj12       | HOLD        |     0.997ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net ban | SETUP       |         N/A|     7.291ns|     N/A|           0
  ner_0/banner_0/USER_LOGIC_I/mybanner/relo | HOLD        |     0.815ns|            |       0|           0
  j12                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 9 secs 
Total CPU time to PAR completion: 59 secs 

Peak Memory Usage:  4462 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file pr2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml pr2.twx pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml pr2.twx
pr2.ncd pr2.pcf


Design file:              pr2.ncd
Physical constraint file: pr2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Thu Dec 14 15:20:18 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 4 secs 


xflow done!
touch __xps/pr2_routed
xilperl C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/pr2.par
Analyzing implementation/pr2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut pr2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file pr2.pcf.

Thu Dec 14 15:20:24 2023

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "pr2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 14 15:21:15 2023
 make -f pr2.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp pr2.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/pr2.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp pr2.xmp -report SDK\SDK_Export\hw/pr2.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_gpio_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing xps_gpio_1.jpg.....
Rasterizing banner_0.jpg.....
Rasterizing keypad_0.jpg.....
Rasterizing ledsrgb_0.jpg.....
Rasterizing pr2_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Thu Dec 14 15:21:32 2023
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Dec 14 16:45:20 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Thu Dec 14 16:45:21 2023
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Assigned Driver altavoz 1.00.a for instance altavoz_0
altavoz_0 has been added to the project
WARNING:EDK:2137 - Peripheral altavoz_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral altavoz_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance altavoz_0 port sonido external with net as port name
Instance altavoz_0 port sonido connector undefined, using altavoz_0_sonido
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5800000-0xc580ffff) banner_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb200000-0xcb20ffff) ledsrgb_0	plb_v46_0
  (0xcee00000-0xcee0ffff) altavoz_0	plb_v46_0
Generated Addresses Successfully
Overriding Xilinx file <TextEditor.cfg> with local file <C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui

********************************************************************************
At Local date and time: Sat Dec 16 12:51:30 2023
 make -f pr2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst pr2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst pr2.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '8080@licalu.fdi.ucm.es'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/pr2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5800000-0xc580ffff) banner_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb200000-0xcb20ffff) ledsrgb_0	plb_v46_0
  (0xcee00000-0xcee0ffff) altavoz_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v
   1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite
   _v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavoz, INSTANCE:altavoz_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\altavoz_v1_00_a\d
   ata\altavoz_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavoz, INSTANCE:altavoz_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\altavoz_v1_00_a\d
   ata\altavoz_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavoz, INSTANCE:altavoz_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\altavoz_v1_00_a\d
   ata\altavoz_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 8 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: banner_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: ledsrgb_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavoz_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 25 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 40 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 50 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 56 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 66 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_1 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 78 - Copying
cache implementation netlist
IPNAME:banner INSTANCE:banner_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 88 - Copying
cache implementation netlist
IPNAME:keypad INSTANCE:keypad_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 102 - Copying
cache implementation netlist
IPNAME:ledsrgb INSTANCE:ledsrgb_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 112 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 50 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 33 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:banner_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 88 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:keypad_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ledsrgb_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 112 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavoz_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 123 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:Xst:2585 - Port <sonido> of instance <altavoz_0> does not exist in definition <altavoz>. Please compare the definition of block <altavoz> to its component declaration to detect the mismatch.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\synthesis\pr2_altavoz_0_
   wrapper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/pr2.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/pr2.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui

********************************************************************************
At Local date and time: Sat Dec 16 13:06:52 2023
 make -f pr2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst pr2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst pr2.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '8080@licalu.fdi.ucm.es'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/pr2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5800000-0xc580ffff) banner_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb200000-0xcb20ffff) ledsrgb_0	plb_v46_0
  (0xcee00000-0xcee0ffff) altavoz_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v
   1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite
   _v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavoz, INSTANCE:altavoz_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\altavoz_v1_00_a\d
   ata\altavoz_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavoz, INSTANCE:altavoz_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\altavoz_v1_00_a\d
   ata\altavoz_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavoz, INSTANCE:altavoz_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\altavoz_v1_00_a\d
   ata\altavoz_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 8 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: banner_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: ledsrgb_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavoz_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 25 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 33 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 40 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 50 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 56 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 66 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_1 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 78 - Copying
cache implementation netlist
IPNAME:banner INSTANCE:banner_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 88 - Copying
cache implementation netlist
IPNAME:keypad INSTANCE:keypad_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 102 - Copying
cache implementation netlist
IPNAME:ledsrgb INSTANCE:ledsrgb_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 112 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 50 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:banner_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 88 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:keypad_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ledsrgb_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 112 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavoz_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 123 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/pr2.ucf file.

Rebuilding cache ...

Total run time: 86.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "pr2_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  43 sec
Total CPU time to NGDBUILD completion:   42 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file pr2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 16 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5cee8251) REAL time: 19 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5cee8251) REAL time: 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5cee8251) REAL time: 19 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:d3b329a) REAL time: 20 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:d3b329a) REAL time: 20 secs 

Phase 6.4  Local Placement Optimization
....................................
...........................
Phase 6.4  Local Placement Optimization (Checksum:d3b329a) REAL time: 28 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:d3b329a) REAL time: 28 secs 

Phase 8.8  Global Placement
................................
......................
.........
...............................................................
...............................................
............................................................
Phase 8.8  Global Placement (Checksum:bbfedad6) REAL time: 45 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:bbfedad6) REAL time: 45 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:bbfedad6) REAL time: 45 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:8a95ac53) REAL time: 1 mins 22 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:8a95ac53) REAL time: 1 mins 22 secs 

Total REAL time to Placer completion: 1 mins 23 secs 
Total CPU  time to Placer completion: 1 mins 15 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,992 out of  15,360   12
  Number of 4 input LUTs:             3,323 out of  15,360   21
Logic Distribution:
  Number of occupied Slices:          2,413 out of   7,680   31
    Number of Slices containing only related logic:   2,413 out of   2,413 100
    Number of Slices containing unrelated logic:          0 out of   2,413   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,444 out of  15,360   22
    Number used as logic:             2,524
    Number used as a route-thru:        121
    Number used for Dual Port RAMs:     704
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      95

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 33 out of     173   19
    IOB Flip Flops:                      15
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     3 out of       8   37

Average Fanout of Non-Clock Nets:                3.89

Peak Memory Usage:  4531 MB
Total REAL time to MAP completion:  1 mins 25 secs 
Total CPU time to MAP completion:   1 mins 18 secs 

Mapping completed.
See MAP report file "pr2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high pr2_map.ncd pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: pr2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 8      37
   Number of External IOBs                  33 out of 173    19
      Number of LOCed IOBs                  33 out of 33    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       2413 out of 7680   31
      Number of SLICEMs                    411 out of 3840   10



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 19060 unrouted;      REAL time: 13 secs 

Phase  2  : 16154 unrouted;      REAL time: 15 secs 

Phase  3  : 4798 unrouted;      REAL time: 18 secs 

Phase  4  : 5224 unrouted; (Par is working to improve performance)     REAL time: 29 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 55 secs 

Updating file: pr2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 57 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 2 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 3 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 4 secs 

Total REAL time to Router completion: 2 mins 4 secs 
Total CPU time to Router completion: 1 mins 54 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           Clk_BUFGP |      BUFGMUX3| No   | 1943 |  0.452     |  1.063      |
+---------------------+--------------+------+------+------------+-------------+
|keypad_0/keypad_0/US |              |      |      |            |             |
|  ER_LOGIC_I/reloj12 |      BUFGMUX7| No   |   22 |  0.207     |  0.975      |
+---------------------+--------------+------+------+------------+-------------+
|banner_0/banner_0/US |              |      |      |            |             |
|ER_LOGIC_I/mybanner/ |              |      |      |            |             |
|             reloj12 |      BUFGMUX4| No   |   60 |  0.362     |  0.974      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    11.290ns|     N/A|           0
  _BUFGP                                    | HOLD        |     0.643ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net key | SETUP       |         N/A|     5.307ns|     N/A|           0
  pad_0/keypad_0/USER_LOGIC_I/reloj12       | HOLD        |     0.845ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net ban | SETUP       |         N/A|     6.227ns|     N/A|           0
  ner_0/banner_0/USER_LOGIC_I/mybanner/relo | HOLD        |     0.843ns|            |       0|           0
  j12                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 6 secs 
Total CPU time to PAR completion: 1 mins 56 secs 

Peak Memory Usage:  4479 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file pr2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml pr2.twx pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml pr2.twx
pr2.ncd pr2.pcf


Design file:              pr2.ncd
Physical constraint file: pr2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Sat Dec 16 13:15:23 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 5 secs 


xflow done!
touch __xps/pr2_routed
xilperl C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/pr2.par
Analyzing implementation/pr2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut pr2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file pr2.pcf.

Sat Dec 16 13:15:29 2023

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "pr2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sat Dec 16 13:16:16 2023
 make -f pr2.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp pr2.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/pr2.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 8 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp pr2.xmp -report SDK\SDK_Export\hw/pr2.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_gpio_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing xps_gpio_1.jpg.....
Rasterizing banner_0.jpg.....
Rasterizing keypad_0.jpg.....
Rasterizing ledsrgb_0.jpg.....
Rasterizing altavoz_0.jpg.....
Rasterizing pr2_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Sat Dec 16 13:16:37 2023
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Sat Dec 16 13:25:52 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Sat Dec 16 13:25:53 2023
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Assigned Driver motor_hw 1.00.a for instance motor_hw_0
motor_hw_0 has been added to the project
WARNING:EDK:2137 - Peripheral motor_hw_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral motor_hw_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance motor_hw_0 port control_motor external with net as port name
Instance motor_hw_0 port control_motor connector undefined, using motor_hw_0_control_motor
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc0a00000-0xc0a0ffff) motor_hw_0	plb_v46_0
  (0xc5800000-0xc580ffff) banner_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb200000-0xcb20ffff) ledsrgb_0	plb_v46_0
  (0xcee00000-0xcee0ffff) altavoz_0	plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui

********************************************************************************
At Local date and time: Sun Dec 17 12:27:52 2023
 make -f pr2.make bits started...
make: *** No hay ninguna regla para construir el objetivo `bits'.  Alto.
Done!

********************************************************************************
At Local date and time: Sun Dec 17 12:27:59 2023
 make -f pr2.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst pr2.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst pr2.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '8080@licalu.fdi.ucm.es'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/pr2.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc0a00000-0xc0a0ffff) motor_hw_0	plb_v46_0
  (0xc5800000-0xc580ffff) banner_0	plb_v46_0
  (0xc9600000-0xc960ffff) keypad_0	plb_v46_0
  (0xcb200000-0xcb20ffff) ledsrgb_0	plb_v46_0
  (0xcee00000-0xcee0ffff) altavoz_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 9 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_0
   5_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v
   1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite
   _v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_
   00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: banner, INSTANCE:banner_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\banner_v1_00_a\da
   ta\banner_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: keypad, INSTANCE:keypad_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\keypad_v1_00_a\da
   ta\keypad_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ledsrgb, INSTANCE:ledsrgb_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\ledsrgb_v1_00_a\d
   ata\ledsrgb_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavoz, INSTANCE:altavoz_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\altavoz_v1_00_a\d
   ata\altavoz_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavoz, INSTANCE:altavoz_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\altavoz_v1_00_a\d
   ata\altavoz_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavoz, INSTANCE:altavoz_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\altavoz_v1_00_a\d
   ata\altavoz_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: motor_hw, INSTANCE:motor_hw_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\motor_hw_v1_00_a\
   data\motor_hw_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: motor_hw, INSTANCE:motor_hw_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\motor_hw_v1_00_a\
   data\motor_hw_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: motor_hw, INSTANCE:motor_hw_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pcores\motor_hw_v1_00_a\
   data\motor_hw_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 9 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: banner_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: ledsrgb_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavoz_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: motor_hw_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 26 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 41 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 51 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 57 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 67 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:xps_gpio_1 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 79 - Copying
cache implementation netlist
IPNAME:banner INSTANCE:banner_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 89 - Copying
cache implementation netlist
IPNAME:keypad INSTANCE:keypad_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 103 - Copying
cache implementation netlist
IPNAME:ledsrgb INSTANCE:ledsrgb_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 113 - Copying
cache implementation netlist
IPNAME:altavoz INSTANCE:altavoz_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 124 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 51 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 34 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:banner_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:keypad_0 - C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs
line 103 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ledsrgb_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 113 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavoz_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 124 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:motor_hw_0 -
C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2.mhs line 133 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/pr2.ucf file.

Rebuilding cache ...

Total run time: 126.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "pr2_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  35 sec
Total CPU time to NGDBUILD completion:   31 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file pr2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 20 secs 
Total CPU  time at the beginning of Placer: 11 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:db70a014) REAL time: 23 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 37 IOs, 33 are locked
   and 4 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:db70a014) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:db70a014) REAL time: 23 secs 

Phase 4.2  Initial Clock and IO Placement
......
Phase 4.2  Initial Clock and IO Placement (Checksum:f250bda9) REAL time: 25 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:f250bda9) REAL time: 25 secs 

Phase 6.3  Local Placement Optimization
.....
Phase 6.3  Local Placement Optimization (Checksum:f6b21e78) REAL time: 25 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:f6b21e78) REAL time: 25 secs 

Phase 8.4  Local Placement Optimization
......................................
............................
Phase 8.4  Local Placement Optimization (Checksum:f6b21e78) REAL time: 31 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:f6b21e78) REAL time: 32 secs 

Phase 10.8  Global Placement
......................................
...........................................
..............
..................................................................................................................................................
..............................................................................................
......................................................................................................
Phase 10.8  Global Placement (Checksum:a723c2ce) REAL time: 50 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:a723c2ce) REAL time: 50 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:a723c2ce) REAL time: 50 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:87260325) REAL time: 1 mins 47 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:87260325) REAL time: 1 mins 47 secs 

Total REAL time to Placer completion: 1 mins 47 secs 
Total CPU  time to Placer completion: 1 mins 28 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         2,164 out of  15,360   14
  Number of 4 input LUTs:             3,474 out of  15,360   22
Logic Distribution:
  Number of occupied Slices:          2,541 out of   7,680   33
    Number of Slices containing only related logic:   2,541 out of   2,541 100
    Number of Slices containing unrelated logic:          0 out of   2,541   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,624 out of  15,360   23
    Number used as logic:             2,675
    Number used as a route-thru:        150
    Number used for Dual Port RAMs:     704
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      95

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 37 out of     173   21
    IOB Flip Flops:                      15
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     3 out of       8   37

Average Fanout of Non-Clock Nets:                3.84

Peak Memory Usage:  4532 MB
Total REAL time to MAP completion:  1 mins 50 secs 
Total CPU time to MAP completion:   1 mins 31 secs 

Mapping completed.
See MAP report file "pr2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high pr2_map.ncd pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: pr2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 8      37
   Number of External IOBs                  37 out of 173    21
      Number of LOCed IOBs                  33 out of 37     89

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       2541 out of 7680   33
      Number of SLICEMs                    411 out of 3840   10



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 19898 unrouted;      REAL time: 14 secs 

Phase  2  : 16834 unrouted;      REAL time: 15 secs 

Phase  3  : 4921 unrouted;      REAL time: 18 secs 

Phase  4  : 5256 unrouted; (Par is working to improve performance)     REAL time: 21 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 37 secs 

Updating file: pr2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 40 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 24 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 25 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 27 secs 
WARNING:Route:455 - CLK Net:motor_hw_0/motor_hw_0/USER_LOGIC_I/divisor_frec/co may have excessive skew because 
      0 CLK pins and 2 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 mins 27 secs 
Total CPU time to Router completion: 1 mins 11 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           Clk_BUFGP |      BUFGMUX3| No   | 2089 |  0.494     |  1.106      |
+---------------------+--------------+------+------+------------+-------------+
|keypad_0/keypad_0/US |              |      |      |            |             |
|  ER_LOGIC_I/reloj12 |      BUFGMUX7| No   |   24 |  0.261     |  0.931      |
+---------------------+--------------+------+------+------------+-------------+
|banner_0/banner_0/US |              |      |      |            |             |
|ER_LOGIC_I/mybanner/ |              |      |      |            |             |
|             reloj12 |      BUFGMUX4| No   |   58 |  0.363     |  0.974      |
+---------------------+--------------+------+------+------------+-------------+
|motor_hw_0/motor_hw_ |              |      |      |            |             |
|0/USER_LOGIC_I/divis |              |      |      |            |             |
|          or_frec/co |         Local|      |    4 |  0.000     |  1.936      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.172ns|     N/A|           0
  _BUFGP                                    | HOLD        |     0.439ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net key | SETUP       |         N/A|     5.480ns|     N/A|           0
  pad_0/keypad_0/USER_LOGIC_I/reloj12       | HOLD        |     0.837ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net ban | SETUP       |         N/A|     5.958ns|     N/A|           0
  ner_0/banner_0/USER_LOGIC_I/mybanner/relo | HOLD        |     0.786ns|            |       0|           0
  j12                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net mot | SETUP       |         N/A|     1.822ns|     N/A|           0
  or_hw_0/motor_hw_0/USER_LOGIC_I/divisor_f | HOLD        |     0.797ns|            |       0|           0
  rec/co                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 28 secs 
Total CPU time to PAR completion: 1 mins 13 secs 

Peak Memory Usage:  4463 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file pr2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml pr2.twx pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml pr2.twx
pr2.ncd pr2.pcf


Design file:              pr2.ncd
Physical constraint file: pr2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Sun Dec 17 12:36:40 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 5 secs 


xflow done!
touch __xps/pr2_routed
xilperl C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/pr2.par
Analyzing implementation/pr2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut pr2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file pr2.pcf.

Sun Dec 17 12:36:46 2023

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "pr2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sun Dec 17 12:37:42 2023
 make -f pr2.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp pr2.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/pr2.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 9 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\xilinEmpotrado\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v
   8_30_a\data\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp pr2.xmp -report SDK\SDK_Export\hw/pr2.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_gpio_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing xps_gpio_1.jpg.....
Rasterizing banner_0.jpg.....
Rasterizing keypad_0.jpg.....
Rasterizing ledsrgb_0.jpg.....
Rasterizing altavoz_0.jpg.....
Rasterizing motor_hw_0.jpg.....
Rasterizing pr2_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Sun Dec 17 12:38:05 2023
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sun Dec 17 12:55:56 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Sun Dec 17 12:55:57 2023
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Dec 18 16:32:30 2023
 make -f pr2.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Mon Dec 18 16:32:41 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Dec 18 16:32:42 2023
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Dec 20 16:51:48 2023
 make -f pr2.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Wed Dec 20 16:51:57 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Dec 20 16:51:58 2023
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Dec 20 17:04:33 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Dec 20 17:04:34 2023
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Dec 20 17:40:46 2023
 make -f pr2.make netlist started...
make: No se hace nada para `netlist'.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui

********************************************************************************
At Local date and time: Wed Dec 20 17:41:10 2023
 make -f pr2.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Wed Dec 20 17:41:15 2023
 make -f pr2.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Wed Dec 20 17:41:30 2023
 make -f pr2.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Wed Dec 20 17:41:46 2023
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Dec 20 17:41:46 2023
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui

********************************************************************************
At Local date and time: Tue Jan 23 11:48:02 2024
 make -f pr2.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Tue Jan 23 11:48:19 2024
 make -f pr2.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Tue Jan 23 11:48:25 2024
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Tue Jan 23 11:48:26 2024
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Jan 23 11:49:08 2024
 make -f pr2.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Tue Jan 23 11:49:08 2024
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui

********************************************************************************
At Local date and time: Tue Jan 23 12:15:03 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   32 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Jan 23 12:17:06 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  45 sec
Total CPU time to NGDBUILD completion:   43 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Jan 23 12:18:18 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  54 sec
Total CPU time to NGDBUILD completion:   51 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Jan 23 12:19:57 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  53 sec
Total CPU time to NGDBUILD completion:   51 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Jan 23 12:23:38 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  45 sec
Total CPU time to NGDBUILD completion:   42 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Jan 23 12:25:05 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  42 sec
Total CPU time to NGDBUILD completion:   40 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Jan 23 12:26:37 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  1 sec
Total CPU time to NGDBUILD completion:   58 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Jan 23 12:28:53 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  37 sec
Total CPU time to NGDBUILD completion:   35 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!
ERROR:EDK:909 - Could not open C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\pr2_incl.make for writing

********************************************************************************
At Local date and time: Tue Jan 23 12:30:39 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  45 sec
Total CPU time to NGDBUILD completion:   43 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Jan 23 12:31:57 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  46 sec
Total CPU time to NGDBUILD completion:   42 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Jan 23 12:34:02 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  51 sec
Total CPU time to NGDBUILD completion:   47 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Jan 23 12:35:23 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  40 sec
Total CPU time to NGDBUILD completion:   37 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Jan 23 12:37:15 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  45 sec
Total CPU time to NGDBUILD completion:   42 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Jan 23 12:40:42 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  42 sec
Total CPU time to NGDBUILD completion:   38 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Jan 23 12:43:16 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   47 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui

********************************************************************************
At Local date and time: Tue Jan 23 13:12:06 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  55 sec
Total CPU time to NGDBUILD completion:   51 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Jan 23 13:15:11 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  56 sec
Total CPU time to NGDBUILD completion:   52 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Jan 23 13:16:33 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  55 sec
Total CPU time to NGDBUILD completion:   51 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Jan 23 13:17:54 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  45 sec
Total CPU time to NGDBUILD completion:   42 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Jan 23 13:19:47 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  47 sec
Total CPU time to NGDBUILD completion:   43 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:Security:68a - user is marti, on host DESKTOP-U1FDTF8.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:9c - No 'ISE' nor 'WebPack' feature version 2012.04 was available
for part 'xc3s1000'.
----------------------------------------------------------------------
License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       WebPack
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".License server machine is down or not responding.
 See the system adminstrator about starting the license server system, or
 make sure you're referring to the right host (see LM_LICENSE_FILE).
Feature:       ISE
Hostname:      licalu.fdi.ucm.es
License path: 
8080@licalu.fdi.ucm.es;C:/.Xilinx;C:\xilinEmpotrado\14.1\ISE_DS\ISE\/data\*.lic;
C:\xilinEmpotrado\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\xilinEmpo
trado\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\xilinEmpotrado\14
.1\ISE_DS\EDK/data\*.lic;C:\xilinEmpotrado\14.1\ISE_DS\EDK/data/core_licenses\Xi
linx.lic;
FLEXnet Licensing error:-96,7.  System Error: 11001 "WinSock: Host not found
(HOST_NOT_FOUND)"
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
ERROR:Map:258 - A problem was encountered attempting to get the license for this
   architecture. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Jan 23 13:24:45 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  24 sec
Total CPU time to NGDBUILD completion:   23 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file pr2_map.ngm...
Running directed packing...
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=L15) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "motor_hw_0_control_motor_pin_0_OBUF" (Output Signal =
   motor_hw_0_control_motor_pin<0>)
   	PAD symbol "motor_hw_0_control_motor_pin<0>" (Pad Signal =
   motor_hw_0_control_motor_pin<0>)
   	PAD symbol "leds<5>" (Pad Signal = leds<5>)

Mapping completed.
See MAP report file "pr2_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/pr2_routed] Error 1
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui

********************************************************************************
At Local date and time: Tue Jan 23 13:27:08 2024
 make -f pr2.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt pr2.ngc  
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
-uc pr2.ucf pr2.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm pr2.bmm
C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc -uc
pr2.ucf pr2.ngd

Reading NGO file
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2.ngc"
...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_plb_v46
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_bra
m_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_bram_bl
ock_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_uar
tlite_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_xps_gpi
o_1_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_banner_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_keypad_
0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_ledsrgb
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_altavoz
_0_wrapper.ngc"...
Loading design module
"C:/Users/marti/OneDrive/Documentos/4/proyectFinal/SE/implementation/pr2_motor_h
w_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pr2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "pr2.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'banner_0/banner_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "pr2.ngd" ...
Total REAL time to NGDBUILD completion:  26 sec
Total CPU time to NGDBUILD completion:   25 sec

Writing NGDBUILD log file "pr2.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o pr2_map.ncd -pr b -ol high -timing -detail pr2.ngd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file pr2_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 17 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7b47dbb0) REAL time: 20 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 37 IOs, 29 are locked
   and 8 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:7b47dbb0) REAL time: 20 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7b47dbb0) REAL time: 20 secs 

Phase 4.2  Initial Clock and IO Placement
.....
Phase 4.2  Initial Clock and IO Placement (Checksum:9227f945) REAL time: 21 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:9227f945) REAL time: 21 secs 

Phase 6.3  Local Placement Optimization
......
Phase 6.3  Local Placement Optimization (Checksum:ff640af0) REAL time: 21 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:ff640af0) REAL time: 21 secs 

Phase 8.4  Local Placement Optimization
.....................................
.......................
Phase 8.4  Local Placement Optimization (Checksum:ff640af0) REAL time: 28 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:ff640af0) REAL time: 28 secs 

Phase 10.8  Global Placement
....................................
..................
...........
..........................................................................................
......................................
...................................................................
Phase 10.8  Global Placement (Checksum:26cf035e) REAL time: 49 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:26cf035e) REAL time: 49 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:26cf035e) REAL time: 49 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:ec5abb97) REAL time: 1 mins 46 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:ec5abb97) REAL time: 1 mins 46 secs 

Total REAL time to Placer completion: 1 mins 47 secs 
Total CPU  time to Placer completion: 1 mins 33 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         2,164 out of  15,360   14
  Number of 4 input LUTs:             3,474 out of  15,360   22
Logic Distribution:
  Number of occupied Slices:          2,550 out of   7,680   33
    Number of Slices containing only related logic:   2,550 out of   2,550 100
    Number of Slices containing unrelated logic:          0 out of   2,550   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,624 out of  15,360   23
    Number used as logic:             2,675
    Number used as a route-thru:        150
    Number used for Dual Port RAMs:     704
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      95

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 37 out of     173   21
    IOB Flip Flops:                      15
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     3 out of       8   37

Average Fanout of Non-Clock Nets:                3.84

Peak Memory Usage:  4532 MB
Total REAL time to MAP completion:  1 mins 52 secs 
Total CPU time to MAP completion:   1 mins 37 secs 

Mapping completed.
See MAP report file "pr2_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high pr2_map.ncd pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: pr2.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 8      37
   Number of External IOBs                  37 out of 173    21
      Number of LOCed IOBs                  29 out of 37     78

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       2550 out of 7680   33
      Number of SLICEMs                    411 out of 3840   10



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 17 secs 
Finished initial Timing Analysis.  REAL time: 17 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 19854 unrouted;      REAL time: 20 secs 

Phase  2  : 16794 unrouted;      REAL time: 22 secs 

Phase  3  : 4866 unrouted;      REAL time: 27 secs 

Phase  4  : 5147 unrouted; (Par is working to improve performance)     REAL time: 31 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 56 secs 

Updating file: pr2.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 2 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 3 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 5 secs 
WARNING:Route:455 - CLK Net:motor_hw_0/motor_hw_0/USER_LOGIC_I/divisor_frec/co may have excessive skew because 
      2 CLK pins and 2 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 2 mins 5 secs 
Total CPU time to Router completion: 1 mins 50 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           Clk_BUFGP |      BUFGMUX3| No   | 2078 |  0.452     |  1.063      |
+---------------------+--------------+------+------+------------+-------------+
|keypad_0/keypad_0/US |              |      |      |            |             |
|  ER_LOGIC_I/reloj12 |      BUFGMUX7| No   |   23 |  0.166     |  0.875      |
+---------------------+--------------+------+------+------------+-------------+
|banner_0/banner_0/US |              |      |      |            |             |
|ER_LOGIC_I/mybanner/ |              |      |      |            |             |
|             reloj12 |      BUFGMUX4| No   |   53 |  0.312     |  0.974      |
+---------------------+--------------+------+------+------------+-------------+
|motor_hw_0/motor_hw_ |              |      |      |            |             |
|0/USER_LOGIC_I/divis |              |      |      |            |             |
|          or_frec/co |         Local|      |    4 |  0.000     |  1.595      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|     9.845ns|     N/A|           0
  _BUFGP                                    | HOLD        |     0.653ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net key | SETUP       |         N/A|     4.985ns|     N/A|           0
  pad_0/keypad_0/USER_LOGIC_I/reloj12       | HOLD        |     0.770ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net ban | SETUP       |         N/A|     5.828ns|     N/A|           0
  ner_0/banner_0/USER_LOGIC_I/mybanner/relo | HOLD        |     0.788ns|            |       0|           0
  j12                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net mot | SETUP       |         N/A|     1.780ns|     N/A|           0
  or_hw_0/motor_hw_0/USER_LOGIC_I/divisor_f | HOLD        |     0.735ns|            |       0|           0
  rec/co                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 6 secs 
Total CPU time to PAR completion: 1 mins 51 secs 

Peak Memory Usage:  4463 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file pr2.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml pr2.twx pr2.ncd pr2.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml pr2.twx
pr2.ncd pr2.pcf


Design file:              pr2.ncd
Physical constraint file: pr2.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Tue Jan 23 13:31:48 2024
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 4 secs 


xflow done!
touch __xps/pr2_routed
xilperl C:/xilinEmpotrado/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/pr2.par
Analyzing implementation/pr2.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut pr2 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/xilinEmpotrado/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/xilinEmpotrado/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\xilinEmpotrado\14.1\ISE_DS\ISE\;C:\xilinEmpotrado\14.1\ISE_DS\EDK.
   "pr2" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file pr2.pcf.

Tue Jan 23 13:31:54 2024

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8080@licalu.fdi.ucm.es'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "pr2.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Jan 23 13:32:25 2024
 make -f pr2.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Tue Jan 23 13:32:26 2024
 xsdk.exe -hwspec C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\SDK\SDK_Export\hw\pr2.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.filters
Done writing Tab View settings to:
	C:\Users\marti\OneDrive\Documentos\4\proyectFinal\SE\etc\pr2.gui
