digraph "CFG for '_Z21matrixMultiplyAndTanhPfS_S_S_iiiiii' function" {
	label="CFG for '_Z21matrixMultiplyAndTanhPfS_S_S_iiiiii' function";

	Node0x5988a40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%10:\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %15 = shl nsw i32 %12, 4\l  %16 = add nsw i32 %15, %14\l  %17 = shl nsw i32 %11, 4\l  %18 = add nsw i32 %17, %13\l  %19 = icmp slt i32 %5, -14\l  br i1 %19, label %60, label %20\l|{<s0>T|<s1>F}}"];
	Node0x5988a40:s0 -> Node0x598b490;
	Node0x5988a40:s1 -> Node0x598b520;
	Node0x598b520 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%20:\l20:                                               \l  %21 = add nsw i32 %5, -1\l  %22 = sdiv i32 %21, 16\l  %23 = icmp slt i32 %16, %4\l  %24 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_M, i32 0, i32\l... %14, i32 %13\l  %25 = mul nsw i32 %16, %5\l  %26 = icmp slt i32 %18, %7\l  %27 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_N, i32 0, i32\l... %14, i32 %13\l  %28 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_M, i32 0, i32\l... %14, i32 0\l  %29 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_N, i32 0, i32 0,\l... i32 %13\l  %30 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_M, i32 0, i32\l... %14, i32 1\l  %31 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_N, i32 0, i32 1,\l... i32 %13\l  %32 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_M, i32 0, i32\l... %14, i32 2\l  %33 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_N, i32 0, i32 2,\l... i32 %13\l  %34 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_M, i32 0, i32\l... %14, i32 3\l  %35 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_N, i32 0, i32 3,\l... i32 %13\l  %36 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_M, i32 0, i32\l... %14, i32 4\l  %37 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_N, i32 0, i32 4,\l... i32 %13\l  %38 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_M, i32 0, i32\l... %14, i32 5\l  %39 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_N, i32 0, i32 5,\l... i32 %13\l  %40 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_M, i32 0, i32\l... %14, i32 6\l  %41 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_N, i32 0, i32 6,\l... i32 %13\l  %42 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_M, i32 0, i32\l... %14, i32 7\l  %43 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_N, i32 0, i32 7,\l... i32 %13\l  %44 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_M, i32 0, i32\l... %14, i32 8\l  %45 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_N, i32 0, i32 8,\l... i32 %13\l  %46 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_M, i32 0, i32\l... %14, i32 9\l  %47 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_N, i32 0, i32 9,\l... i32 %13\l  %48 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_M, i32 0, i32\l... %14, i32 10\l  %49 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_N, i32 0, i32 10,\l... i32 %13\l  %50 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_M, i32 0, i32\l... %14, i32 11\l  %51 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_N, i32 0, i32 11,\l... i32 %13\l  %52 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_M, i32 0, i32\l... %14, i32 12\l  %53 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_N, i32 0, i32 12,\l... i32 %13\l  %54 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_M, i32 0, i32\l... %14, i32 13\l  %55 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_N, i32 0, i32 13,\l... i32 %13\l  %56 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_M, i32 0, i32\l... %14, i32 14\l  %57 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_N, i32 0, i32 14,\l... i32 %13\l  %58 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_M, i32 0, i32\l... %14, i32 15\l  %59 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ21matrixMultiplyAndTanhPfS_S_S_iiiiiiE4ds_N, i32 0, i32 15,\l... i32 %13\l  br label %65\l}"];
	Node0x598b520 -> Node0x598b8c0;
	Node0x598b490 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%60:\l60:                                               \l  %61 = phi float [ 0.000000e+00, %10 ], [ %154, %89 ]\l  %62 = icmp slt i32 %16, %8\l  %63 = icmp slt i32 %18, %9\l  %64 = select i1 %62, i1 %63, i1 false\l  br i1 %64, label %157, label %196\l|{<s0>T|<s1>F}}"];
	Node0x598b490:s0 -> Node0x598c0b0;
	Node0x598b490:s1 -> Node0x598c140;
	Node0x598b8c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%65:\l65:                                               \l  %66 = phi i32 [ 0, %20 ], [ %155, %89 ]\l  %67 = phi float [ 0.000000e+00, %20 ], [ %154, %89 ]\l  br i1 %23, label %68, label %77\l|{<s0>T|<s1>F}}"];
	Node0x598b8c0:s0 -> Node0x598ef30;
	Node0x598b8c0:s1 -> Node0x598efc0;
	Node0x598ef30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%68:\l68:                                               \l  %69 = shl nsw i32 %66, 4\l  %70 = add nuw i32 %69, %13\l  %71 = icmp slt i32 %70, %5\l  br i1 %71, label %72, label %77\l|{<s0>T|<s1>F}}"];
	Node0x598ef30:s0 -> Node0x598f2b0;
	Node0x598ef30:s1 -> Node0x598efc0;
	Node0x598f2b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2907270",label="{%72:\l72:                                               \l  %73 = add i32 %70, %25\l  %74 = sext i32 %73 to i64\l  %75 = getelementptr inbounds float, float addrspace(1)* %0, i64 %74\l  %76 = load float, float addrspace(1)* %75, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  br label %77\l}"];
	Node0x598f2b0 -> Node0x598efc0;
	Node0x598efc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%77:\l77:                                               \l  %78 = phi float [ %76, %72 ], [ 0.000000e+00, %68 ], [ 0.000000e+00, %65 ]\l  store float %78, float addrspace(3)* %24, align 4, !tbaa !5\l  br i1 %26, label %79, label %89\l|{<s0>T|<s1>F}}"];
	Node0x598efc0:s0 -> Node0x5990050;
	Node0x598efc0:s1 -> Node0x598e680;
	Node0x5990050 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%79:\l79:                                               \l  %80 = shl nsw i32 %66, 4\l  %81 = add nuw nsw i32 %80, %14\l  %82 = icmp slt i32 %81, %6\l  br i1 %82, label %83, label %89\l|{<s0>T|<s1>F}}"];
	Node0x5990050:s0 -> Node0x5990300;
	Node0x5990050:s1 -> Node0x598e680;
	Node0x5990300 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2907270",label="{%83:\l83:                                               \l  %84 = mul nsw i32 %81, %7\l  %85 = add nsw i32 %84, %18\l  %86 = sext i32 %85 to i64\l  %87 = getelementptr inbounds float, float addrspace(1)* %1, i64 %86\l  %88 = load float, float addrspace(1)* %87, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  br label %89\l}"];
	Node0x5990300 -> Node0x598e680;
	Node0x598e680 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%89:\l89:                                               \l  %90 = phi float [ %88, %83 ], [ 0.000000e+00, %79 ], [ 0.000000e+00, %77 ]\l  store float %90, float addrspace(3)* %27, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %91 = load float, float addrspace(3)* %28, align 16, !tbaa !5\l  %92 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %93 = fmul contract float %91, %92\l  %94 = fadd contract float %67, %93\l  %95 = load float, float addrspace(3)* %30, align 4, !tbaa !5\l  %96 = load float, float addrspace(3)* %31, align 4, !tbaa !5\l  %97 = fmul contract float %95, %96\l  %98 = fadd contract float %94, %97\l  %99 = load float, float addrspace(3)* %32, align 8, !tbaa !5\l  %100 = load float, float addrspace(3)* %33, align 4, !tbaa !5\l  %101 = fmul contract float %99, %100\l  %102 = fadd contract float %98, %101\l  %103 = load float, float addrspace(3)* %34, align 4, !tbaa !5\l  %104 = load float, float addrspace(3)* %35, align 4, !tbaa !5\l  %105 = fmul contract float %103, %104\l  %106 = fadd contract float %102, %105\l  %107 = load float, float addrspace(3)* %36, align 16, !tbaa !5\l  %108 = load float, float addrspace(3)* %37, align 4, !tbaa !5\l  %109 = fmul contract float %107, %108\l  %110 = fadd contract float %106, %109\l  %111 = load float, float addrspace(3)* %38, align 4, !tbaa !5\l  %112 = load float, float addrspace(3)* %39, align 4, !tbaa !5\l  %113 = fmul contract float %111, %112\l  %114 = fadd contract float %110, %113\l  %115 = load float, float addrspace(3)* %40, align 8, !tbaa !5\l  %116 = load float, float addrspace(3)* %41, align 4, !tbaa !5\l  %117 = fmul contract float %115, %116\l  %118 = fadd contract float %114, %117\l  %119 = load float, float addrspace(3)* %42, align 4, !tbaa !5\l  %120 = load float, float addrspace(3)* %43, align 4, !tbaa !5\l  %121 = fmul contract float %119, %120\l  %122 = fadd contract float %118, %121\l  %123 = load float, float addrspace(3)* %44, align 16, !tbaa !5\l  %124 = load float, float addrspace(3)* %45, align 4, !tbaa !5\l  %125 = fmul contract float %123, %124\l  %126 = fadd contract float %122, %125\l  %127 = load float, float addrspace(3)* %46, align 4, !tbaa !5\l  %128 = load float, float addrspace(3)* %47, align 4, !tbaa !5\l  %129 = fmul contract float %127, %128\l  %130 = fadd contract float %126, %129\l  %131 = load float, float addrspace(3)* %48, align 8, !tbaa !5\l  %132 = load float, float addrspace(3)* %49, align 4, !tbaa !5\l  %133 = fmul contract float %131, %132\l  %134 = fadd contract float %130, %133\l  %135 = load float, float addrspace(3)* %50, align 4, !tbaa !5\l  %136 = load float, float addrspace(3)* %51, align 4, !tbaa !5\l  %137 = fmul contract float %135, %136\l  %138 = fadd contract float %134, %137\l  %139 = load float, float addrspace(3)* %52, align 16, !tbaa !5\l  %140 = load float, float addrspace(3)* %53, align 4, !tbaa !5\l  %141 = fmul contract float %139, %140\l  %142 = fadd contract float %138, %141\l  %143 = load float, float addrspace(3)* %54, align 4, !tbaa !5\l  %144 = load float, float addrspace(3)* %55, align 4, !tbaa !5\l  %145 = fmul contract float %143, %144\l  %146 = fadd contract float %142, %145\l  %147 = load float, float addrspace(3)* %56, align 8, !tbaa !5\l  %148 = load float, float addrspace(3)* %57, align 4, !tbaa !5\l  %149 = fmul contract float %147, %148\l  %150 = fadd contract float %146, %149\l  %151 = load float, float addrspace(3)* %58, align 4, !tbaa !5\l  %152 = load float, float addrspace(3)* %59, align 4, !tbaa !5\l  %153 = fmul contract float %151, %152\l  %154 = fadd contract float %150, %153\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %155 = add nuw nsw i32 %66, 1\l  %156 = icmp eq i32 %66, %22\l  br i1 %156, label %60, label %65, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x598e680:s0 -> Node0x598b490;
	Node0x598e680:s1 -> Node0x598b8c0;
	Node0x598c0b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%157:\l157:                                              \l  %158 = sext i32 %16 to i64\l  %159 = getelementptr inbounds float, float addrspace(1)* %3, i64 %158\l  %160 = load float, float addrspace(1)* %159, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %161 = fadd contract float %61, %160\l  %162 = tail call float @llvm.fabs.f32(float %161)\l  %163 = fcmp olt float %162, 6.250000e-01\l  br i1 %163, label %164, label %172\l|{<s0>T|<s1>F}}"];
	Node0x598c0b0:s0 -> Node0x5993df0;
	Node0x598c0b0:s1 -> Node0x5993e80;
	Node0x5993df0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%164:\l164:                                              \l  %165 = fmul float %161, %161\l  %166 = tail call float @llvm.fmuladd.f32(float %165, float\l... 0xBF7758E7A0000000, float 0x3F95211920000000)\l  %167 = tail call float @llvm.fmuladd.f32(float %165, float %166, float\l... 0xBFAB8389C0000000)\l  %168 = tail call float @llvm.fmuladd.f32(float %165, float %167, float\l... 0x3FC1107040000000)\l  %169 = tail call float @llvm.fmuladd.f32(float %165, float %168, float\l... 0xBFD5555320000000)\l  %170 = fmul float %162, %169\l  %171 = tail call float @llvm.fmuladd.f32(float %165, float %170, float %162)\l  br label %189\l}"];
	Node0x5993df0 -> Node0x5994960;
	Node0x5993e80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%172:\l172:                                              \l  %173 = fmul float %162, 2.000000e+00\l  %174 = fmul float %173, 0x3FF7154760000000\l  %175 = tail call float @llvm.rint.f32(float %174)\l  %176 = fcmp ogt float %173, 0x40562E4300000000\l  %177 = fneg float %174\l  %178 = tail call float @llvm.fma.f32(float %173, float 0x3FF7154760000000,\l... float %177)\l  %179 = tail call float @llvm.fma.f32(float %173, float 0x3E54AE0BE0000000,\l... float %178)\l  %180 = fsub float %174, %175\l  %181 = fadd float %179, %180\l  %182 = tail call float @llvm.exp2.f32(float %181)\l  %183 = fptosi float %175 to i32\l  %184 = tail call float @llvm.amdgcn.ldexp.f32(float %182, i32 %183)\l  %185 = fadd float %184, 1.000000e+00\l  %186 = select i1 %176, float 0x7FF0000000000000, float %185\l  %187 = tail call float @llvm.amdgcn.rcp.f32(float %186)\l  %188 = tail call float @llvm.fmuladd.f32(float %187, float -2.000000e+00,\l... float 1.000000e+00)\l  br label %189\l}"];
	Node0x5993e80 -> Node0x5994960;
	Node0x5994960 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%189:\l189:                                              \l  %190 = phi float [ %171, %164 ], [ %188, %172 ]\l  %191 = tail call float @llvm.copysign.f32(float %190, float %161)\l  %192 = mul nsw i32 %16, %9\l  %193 = add nsw i32 %192, %18\l  %194 = sext i32 %193 to i64\l  %195 = getelementptr inbounds float, float addrspace(1)* %2, i64 %194\l  store float %191, float addrspace(1)* %195, align 4, !tbaa !5\l  br label %196\l}"];
	Node0x5994960 -> Node0x598c140;
	Node0x598c140 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%196:\l196:                                              \l  ret void\l}"];
}
