

================================================================
== Vivado HLS Report for 'bn'
================================================================
* Date:           Thu Mar  2 16:04:56 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BN
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  120|  120|  120|  120|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  107|  107|        45|          1|          1|    64|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 45


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 58
* Pipeline : 1
  Pipeline-0 : II = 1, D = 45, States = { 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 54 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 9 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%out_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_V)"   --->   Operation 59 'read' 'out_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%moving_variance_V_re = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %moving_variance_V)"   --->   Operation 60 'read' 'moving_variance_V_re' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%moving_mean_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %moving_mean_V)"   --->   Operation 61 'read' 'moving_mean_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%gamma_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %gamma_V)"   --->   Operation 62 'read' 'gamma_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%beta_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %beta_V)"   --->   Operation 63 'read' 'beta_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%in_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_V)"   --->   Operation 64 'read' 'in_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%out_V1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_V_read, i32 2, i32 31)"   --->   Operation 65 'partselect' 'out_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%moving_variance_V9 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %moving_variance_V_re, i32 2, i32 31)"   --->   Operation 66 'partselect' 'moving_variance_V9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%moving_mean_V7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %moving_mean_V_read, i32 2, i32 31)"   --->   Operation 67 'partselect' 'moving_mean_V7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%gamma_V5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %gamma_V_read, i32 2, i32 31)"   --->   Operation 68 'partselect' 'gamma_V5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%beta_V3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %beta_V_read, i32 2, i32 31)"   --->   Operation 69 'partselect' 'beta_V3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%in_V1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %in_V_read, i32 2, i32 31)"   --->   Operation 70 'partselect' 'in_V1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%empty_26 = zext i30 %moving_variance_V9 to i64"   --->   Operation 71 'zext' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%M_V_addr = getelementptr i32* %M_V, i64 %empty_26"   --->   Operation 72 'getelementptr' 'M_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%empty_27 = zext i30 %moving_mean_V7 to i64"   --->   Operation 73 'zext' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%M_M_addr = getelementptr i32* %M_M, i64 %empty_27"   --->   Operation 74 'getelementptr' 'M_M_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%empty_28 = zext i30 %gamma_V5 to i64"   --->   Operation 75 'zext' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%GAMMA_addr = getelementptr i32* %GAMMA, i64 %empty_28"   --->   Operation 76 'getelementptr' 'GAMMA_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%empty_29 = zext i30 %beta_V3 to i64"   --->   Operation 77 'zext' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%BETA_addr = getelementptr i32* %BETA, i64 %empty_29"   --->   Operation 78 'getelementptr' 'BETA_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%empty_30 = zext i30 %in_V1 to i64"   --->   Operation 79 'zext' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%IN_addr = getelementptr i32* %IN_r, i64 %empty_30"   --->   Operation 80 'getelementptr' 'IN_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [7/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %IN_addr, i32 64)" [BN/bn.cpp:274]   --->   Operation 81 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 82 [7/7] (8.75ns)   --->   "%BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BETA_addr, i32 64)" [BN/bn.cpp:275]   --->   Operation 82 'readreq' 'BETA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 83 [7/7] (8.75ns)   --->   "%GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %GAMMA_addr, i32 64)" [BN/bn.cpp:276]   --->   Operation 83 'readreq' 'GAMMA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 84 [7/7] (8.75ns)   --->   "%M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_M_addr, i32 64)" [BN/bn.cpp:277]   --->   Operation 84 'readreq' 'M_M_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 85 [7/7] (8.75ns)   --->   "%M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_V_addr, i32 64)" [BN/bn.cpp:278]   --->   Operation 85 'readreq' 'M_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 86 [6/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %IN_addr, i32 64)" [BN/bn.cpp:274]   --->   Operation 86 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 87 [6/7] (8.75ns)   --->   "%BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BETA_addr, i32 64)" [BN/bn.cpp:275]   --->   Operation 87 'readreq' 'BETA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 88 [6/7] (8.75ns)   --->   "%GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %GAMMA_addr, i32 64)" [BN/bn.cpp:276]   --->   Operation 88 'readreq' 'GAMMA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 89 [6/7] (8.75ns)   --->   "%M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_M_addr, i32 64)" [BN/bn.cpp:277]   --->   Operation 89 'readreq' 'M_M_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 90 [6/7] (8.75ns)   --->   "%M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_V_addr, i32 64)" [BN/bn.cpp:278]   --->   Operation 90 'readreq' 'M_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 91 [5/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %IN_addr, i32 64)" [BN/bn.cpp:274]   --->   Operation 91 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 92 [5/7] (8.75ns)   --->   "%BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BETA_addr, i32 64)" [BN/bn.cpp:275]   --->   Operation 92 'readreq' 'BETA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 93 [5/7] (8.75ns)   --->   "%GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %GAMMA_addr, i32 64)" [BN/bn.cpp:276]   --->   Operation 93 'readreq' 'GAMMA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 94 [5/7] (8.75ns)   --->   "%M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_M_addr, i32 64)" [BN/bn.cpp:277]   --->   Operation 94 'readreq' 'M_M_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 95 [5/7] (8.75ns)   --->   "%M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_V_addr, i32 64)" [BN/bn.cpp:278]   --->   Operation 95 'readreq' 'M_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 96 [4/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %IN_addr, i32 64)" [BN/bn.cpp:274]   --->   Operation 96 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 97 [4/7] (8.75ns)   --->   "%BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BETA_addr, i32 64)" [BN/bn.cpp:275]   --->   Operation 97 'readreq' 'BETA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 98 [4/7] (8.75ns)   --->   "%GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %GAMMA_addr, i32 64)" [BN/bn.cpp:276]   --->   Operation 98 'readreq' 'GAMMA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 99 [4/7] (8.75ns)   --->   "%M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_M_addr, i32 64)" [BN/bn.cpp:277]   --->   Operation 99 'readreq' 'M_M_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 100 [4/7] (8.75ns)   --->   "%M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_V_addr, i32 64)" [BN/bn.cpp:278]   --->   Operation 100 'readreq' 'M_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 101 [3/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %IN_addr, i32 64)" [BN/bn.cpp:274]   --->   Operation 101 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 102 [3/7] (8.75ns)   --->   "%BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BETA_addr, i32 64)" [BN/bn.cpp:275]   --->   Operation 102 'readreq' 'BETA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 103 [3/7] (8.75ns)   --->   "%GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %GAMMA_addr, i32 64)" [BN/bn.cpp:276]   --->   Operation 103 'readreq' 'GAMMA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 104 [3/7] (8.75ns)   --->   "%M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_M_addr, i32 64)" [BN/bn.cpp:277]   --->   Operation 104 'readreq' 'M_M_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 105 [3/7] (8.75ns)   --->   "%M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_V_addr, i32 64)" [BN/bn.cpp:278]   --->   Operation 105 'readreq' 'M_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 106 [2/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %IN_addr, i32 64)" [BN/bn.cpp:274]   --->   Operation 106 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 107 [2/7] (8.75ns)   --->   "%BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BETA_addr, i32 64)" [BN/bn.cpp:275]   --->   Operation 107 'readreq' 'BETA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 108 [2/7] (8.75ns)   --->   "%GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %GAMMA_addr, i32 64)" [BN/bn.cpp:276]   --->   Operation 108 'readreq' 'GAMMA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 109 [2/7] (8.75ns)   --->   "%M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_M_addr, i32 64)" [BN/bn.cpp:277]   --->   Operation 109 'readreq' 'M_M_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 110 [2/7] (8.75ns)   --->   "%M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_V_addr, i32 64)" [BN/bn.cpp:278]   --->   Operation 110 'readreq' 'M_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%empty = zext i30 %out_V1 to i64"   --->   Operation 111 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%OUT_addr = getelementptr i32* %OUT_r, i64 %empty"   --->   Operation 112 'getelementptr' 'OUT_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUT_r), !map !231"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %M_V), !map !237"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %M_M), !map !241"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %GAMMA), !map !245"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %BETA), !map !249"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %IN_r), !map !253"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([3 x i8]* @bn_str) nounwind"   --->   Operation 119 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:249]   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %IN_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [3 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:251]   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:251]   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %BETA, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [5 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:252]   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %beta_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle2, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:252]   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %GAMMA, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [6 x i8]* @p_str7, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:253]   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %gamma_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:253]   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %M_M, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [4 x i8]* @p_str8, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:254]   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %moving_mean_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:254]   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %M_V, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [4 x i8]* @p_str9, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:255]   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %moving_variance_V, [10 x i8]* @mode7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle8, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:255]   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %OUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [4 x i8]* @p_str10, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:256]   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_V, [10 x i8]* @mode9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle10, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:256]   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %IN_addr, i32 64)" [BN/bn.cpp:274]   --->   Operation 133 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 134 [1/7] (8.75ns)   --->   "%BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BETA_addr, i32 64)" [BN/bn.cpp:275]   --->   Operation 134 'readreq' 'BETA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 135 [1/7] (8.75ns)   --->   "%GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %GAMMA_addr, i32 64)" [BN/bn.cpp:276]   --->   Operation 135 'readreq' 'GAMMA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 136 [1/7] (8.75ns)   --->   "%M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_M_addr, i32 64)" [BN/bn.cpp:277]   --->   Operation 136 'readreq' 'M_M_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 137 [1/7] (8.75ns)   --->   "%M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_V_addr, i32 64)" [BN/bn.cpp:278]   --->   Operation 137 'readreq' 'M_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 138 [1/1] (8.75ns)   --->   "%OUT_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %OUT_addr, i32 64)" [BN/bn.cpp:296]   --->   Operation 138 'writereq' 'OUT_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 139 [1/1] (1.76ns)   --->   "br label %0" [BN/bn.cpp:272]   --->   Operation 139 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 1.87>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %arrayctor.loop1.preheader ], [ %i, %hls_label_0 ]"   --->   Operation 140 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (1.48ns)   --->   "%icmp_ln272 = icmp eq i7 %i_0, -64" [BN/bn.cpp:272]   --->   Operation 141 'icmp' 'icmp_ln272' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 142 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [BN/bn.cpp:272]   --->   Operation 143 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln272, label %1, label %hls_label_0" [BN/bn.cpp:272]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 145 [1/1] (8.75ns)   --->   "%M_V_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %M_V_addr)" [BN/bn.cpp:278]   --->   Operation 145 'read' 'M_V_addr_read' <Predicate = (!icmp_ln272)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i32 %M_V_addr_read to i16" [BN/bn.cpp:288]   --->   Operation 146 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_79_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %M_V_addr_read, i32 16, i32 31)" [BN/bn.cpp:288]   --->   Operation 147 'partselect' 'p_Result_79_1' <Predicate = (!icmp_ln272)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.03>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %trunc_ln647 to i17" [BN/bn.cpp:290]   --->   Operation 148 'sext' 'sext_ln703' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (2.07ns)   --->   "%add_ln1192 = add nsw i17 1, %sext_ln703" [BN/bn.cpp:290]   --->   Operation 149 'add' 'add_ln1192' <Predicate = (!icmp_ln272)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192, i32 16)" [BN/bn.cpp:290]   --->   Operation 150 'bitselect' 'tmp_31' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 1, %trunc_ln647" [BN/bn.cpp:290]   --->   Operation 151 'add' 'add_ln703' <Predicate = (!icmp_ln272)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703, i32 15)" [BN/bn.cpp:290]   --->   Operation 152 'bitselect' 'tmp_32' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_32, true" [BN/bn.cpp:290]   --->   Operation 153 'xor' 'xor_ln786' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp_31, %xor_ln786" [BN/bn.cpp:290]   --->   Operation 154 'and' 'and_ln786' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%xor_ln340_1 = xor i1 %tmp_31, %tmp_32" [BN/bn.cpp:290]   --->   Operation 155 'xor' 'xor_ln340_1' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%xor_ln340 = xor i1 %tmp_31, true" [BN/bn.cpp:290]   --->   Operation 156 'xor' 'xor_ln340' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%or_ln340 = or i1 %tmp_32, %xor_ln340" [BN/bn.cpp:290]   --->   Operation 157 'or' 'or_ln340' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%select_ln340 = select i1 %xor_ln340_1, i16 32767, i16 %add_ln703" [BN/bn.cpp:290]   --->   Operation 158 'select' 'select_ln340' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i16 -32768, i16 %add_ln703" [BN/bn.cpp:290]   --->   Operation 159 'select' 'select_ln388' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_V = select i1 %or_ln340, i16 %select_ln340, i16 %select_ln388" [BN/bn.cpp:290]   --->   Operation 160 'select' 'x_V' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i16 %p_Result_79_1 to i17" [BN/bn.cpp:290]   --->   Operation 161 'sext' 'sext_ln703_5' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (2.07ns)   --->   "%add_ln1192_2 = add nsw i17 1, %sext_ln703_5" [BN/bn.cpp:290]   --->   Operation 162 'add' 'add_ln1192_2' <Predicate = (!icmp_ln272)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_2, i32 16)" [BN/bn.cpp:290]   --->   Operation 163 'bitselect' 'tmp_41' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (2.07ns)   --->   "%add_ln703_18 = add i16 1, %p_Result_79_1" [BN/bn.cpp:290]   --->   Operation 164 'add' 'add_ln703_18' <Predicate = (!icmp_ln272)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_18, i32 15)" [BN/bn.cpp:290]   --->   Operation 165 'bitselect' 'tmp_42' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %tmp_42, true" [BN/bn.cpp:290]   --->   Operation 166 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_5 = and i1 %tmp_41, %xor_ln786_3" [BN/bn.cpp:290]   --->   Operation 167 'and' 'and_ln786_5' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node x_V_1)   --->   "%xor_ln340_4 = xor i1 %tmp_41, %tmp_42" [BN/bn.cpp:290]   --->   Operation 168 'xor' 'xor_ln340_4' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node x_V_1)   --->   "%xor_ln340_3 = xor i1 %tmp_41, true" [BN/bn.cpp:290]   --->   Operation 169 'xor' 'xor_ln340_3' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node x_V_1)   --->   "%or_ln340_6 = or i1 %tmp_42, %xor_ln340_3" [BN/bn.cpp:290]   --->   Operation 170 'or' 'or_ln340_6' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node x_V_1)   --->   "%select_ln340_3 = select i1 %xor_ln340_4, i16 32767, i16 %add_ln703_18" [BN/bn.cpp:290]   --->   Operation 171 'select' 'select_ln340_3' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_5, i16 -32768, i16 %add_ln703_18" [BN/bn.cpp:290]   --->   Operation 172 'select' 'select_ln388_3' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_V_1 = select i1 %or_ln340_6, i16 %select_ln340_3, i16 %select_ln388_3" [BN/bn.cpp:290]   --->   Operation 173 'select' 'x_V_1' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.98>
ST_12 : Operation 174 [9/9] (7.98ns)   --->   "%x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291]   --->   Operation 174 'call' 'x_sqrt_V' <Predicate = (!icmp_ln272)> <Delay = 7.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 175 [9/9] (7.98ns)   --->   "%x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291]   --->   Operation 175 'call' 'x_sqrt_V_1' <Predicate = (!icmp_ln272)> <Delay = 7.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 8.27>
ST_13 : Operation 176 [8/9] (8.27ns)   --->   "%x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291]   --->   Operation 176 'call' 'x_sqrt_V' <Predicate = (!icmp_ln272)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 177 [8/9] (8.27ns)   --->   "%x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291]   --->   Operation 177 'call' 'x_sqrt_V_1' <Predicate = (!icmp_ln272)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 8.27>
ST_14 : Operation 178 [7/9] (8.27ns)   --->   "%x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291]   --->   Operation 178 'call' 'x_sqrt_V' <Predicate = (!icmp_ln272)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 179 [7/9] (8.27ns)   --->   "%x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291]   --->   Operation 179 'call' 'x_sqrt_V_1' <Predicate = (!icmp_ln272)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 8.27>
ST_15 : Operation 180 [6/9] (8.27ns)   --->   "%x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291]   --->   Operation 180 'call' 'x_sqrt_V' <Predicate = (!icmp_ln272)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 181 [6/9] (8.27ns)   --->   "%x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291]   --->   Operation 181 'call' 'x_sqrt_V_1' <Predicate = (!icmp_ln272)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 8.27>
ST_16 : Operation 182 [5/9] (8.27ns)   --->   "%x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291]   --->   Operation 182 'call' 'x_sqrt_V' <Predicate = (!icmp_ln272)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 183 [5/9] (8.27ns)   --->   "%x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291]   --->   Operation 183 'call' 'x_sqrt_V_1' <Predicate = (!icmp_ln272)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 8.27>
ST_17 : Operation 184 [4/9] (8.27ns)   --->   "%x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291]   --->   Operation 184 'call' 'x_sqrt_V' <Predicate = (!icmp_ln272)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 185 [4/9] (8.27ns)   --->   "%x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291]   --->   Operation 185 'call' 'x_sqrt_V_1' <Predicate = (!icmp_ln272)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 186 [1/1] (8.75ns)   --->   "%IN_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %IN_addr)" [BN/bn.cpp:274]   --->   Operation 186 'read' 'IN_addr_read' <Predicate = (!icmp_ln272)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 187 [1/1] (8.75ns)   --->   "%GAMMA_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %GAMMA_addr)" [BN/bn.cpp:276]   --->   Operation 187 'read' 'GAMMA_addr_read' <Predicate = (!icmp_ln272)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 188 [1/1] (8.75ns)   --->   "%M_M_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %M_M_addr)" [BN/bn.cpp:277]   --->   Operation 188 'read' 'M_M_addr_read' <Predicate = (!icmp_ln272)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%in_m_0_V = trunc i32 %IN_addr_read to i16" [BN/bn.cpp:284]   --->   Operation 189 'trunc' 'in_m_0_V' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%gamma_m_0_V = trunc i32 %GAMMA_addr_read to i16" [BN/bn.cpp:286]   --->   Operation 190 'trunc' 'gamma_m_0_V' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%moving_mean_m_0_V = trunc i32 %M_M_addr_read to i16" [BN/bn.cpp:287]   --->   Operation 191 'trunc' 'moving_mean_m_0_V' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_18 : Operation 192 [3/9] (8.27ns)   --->   "%x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291]   --->   Operation 192 'call' 'x_sqrt_V' <Predicate = (!icmp_ln272)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%in_m_1_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %IN_addr_read, i32 16, i32 31)" [BN/bn.cpp:284]   --->   Operation 193 'partselect' 'in_m_1_V' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%gamma_m_1_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %GAMMA_addr_read, i32 16, i32 31)" [BN/bn.cpp:286]   --->   Operation 194 'partselect' 'gamma_m_1_V' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%moving_mean_m_1_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %M_M_addr_read, i32 16, i32 31)" [BN/bn.cpp:287]   --->   Operation 195 'partselect' 'moving_mean_m_1_V' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_18 : Operation 196 [3/9] (8.27ns)   --->   "%x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291]   --->   Operation 196 'call' 'x_sqrt_V_1' <Predicate = (!icmp_ln272)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 8.27>
ST_19 : Operation 197 [2/9] (8.27ns)   --->   "%x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291]   --->   Operation 197 'call' 'x_sqrt_V' <Predicate = (!icmp_ln272)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i16 %in_m_0_V to i17" [BN/bn.cpp:292]   --->   Operation 198 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_19 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i16 %moving_mean_m_0_V to i17" [BN/bn.cpp:292]   --->   Operation 199 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_19 : Operation 200 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1118)   --->   "%sub_ln1193 = sub i17 %sext_ln703_1, %sext_ln703_2" [BN/bn.cpp:292]   --->   Operation 200 'sub' 'sub_ln1193' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 201 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1118)   --->   "%sext_ln1116 = sext i17 %sub_ln1193 to i33" [BN/bn.cpp:292]   --->   Operation 201 'sext' 'sext_ln1116' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_19 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %gamma_m_0_V to i33" [BN/bn.cpp:292]   --->   Operation 202 'sext' 'sext_ln1118' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_19 : Operation 203 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118 = mul nsw i33 %sext_ln1118, %sext_ln1116" [BN/bn.cpp:292]   --->   Operation 203 'mul' 'mul_ln1118' <Predicate = (!icmp_ln272)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %mul_ln1118, i32 31)" [BN/bn.cpp:292]   --->   Operation 204 'bitselect' 'tmp_33' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %mul_ln1118, i32 10, i32 25)" [BN/bn.cpp:292]   --->   Operation 205 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %mul_ln1118, i32 9)" [BN/bn.cpp:292]   --->   Operation 206 'bitselect' 'tmp_35' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_19 : Operation 207 [1/1] (0.00ns)   --->   "%p_Result_4 = call i6 @_ssdm_op_PartSelect.i6.i33.i32.i32(i33 %mul_ln1118, i32 27, i32 32)" [BN/bn.cpp:292]   --->   Operation 207 'partselect' 'p_Result_4' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%p_Result_5 = call i7 @_ssdm_op_PartSelect.i7.i33.i32.i32(i33 %mul_ln1118, i32 26, i32 32)" [BN/bn.cpp:292]   --->   Operation 208 'partselect' 'p_Result_5' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_19 : Operation 209 [2/9] (8.27ns)   --->   "%x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291]   --->   Operation 209 'call' 'x_sqrt_V_1' <Predicate = (!icmp_ln272)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i16 %in_m_1_V to i17" [BN/bn.cpp:292]   --->   Operation 210 'sext' 'sext_ln703_6' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i16 %moving_mean_m_1_V to i17" [BN/bn.cpp:292]   --->   Operation 211 'sext' 'sext_ln703_7' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1118_1)   --->   "%sub_ln1193_1 = sub i17 %sext_ln703_6, %sext_ln703_7" [BN/bn.cpp:292]   --->   Operation 212 'sub' 'sub_ln1193_1' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 213 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1118_1)   --->   "%sext_ln1116_1 = sext i17 %sub_ln1193_1 to i33" [BN/bn.cpp:292]   --->   Operation 213 'sext' 'sext_ln1116_1' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %gamma_m_1_V to i33" [BN/bn.cpp:292]   --->   Operation 214 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_19 : Operation 215 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul nsw i33 %sext_ln1118_1, %sext_ln1116_1" [BN/bn.cpp:292]   --->   Operation 215 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln272)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %mul_ln1118_1, i32 31)" [BN/bn.cpp:292]   --->   Operation 216 'bitselect' 'tmp_43' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_19 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %mul_ln1118_1, i32 10, i32 25)" [BN/bn.cpp:292]   --->   Operation 217 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_19 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %mul_ln1118_1, i32 9)" [BN/bn.cpp:292]   --->   Operation 218 'bitselect' 'tmp_45' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_19 : Operation 219 [1/1] (0.00ns)   --->   "%p_Result_86_1 = call i6 @_ssdm_op_PartSelect.i6.i33.i32.i32(i33 %mul_ln1118_1, i32 27, i32 32)" [BN/bn.cpp:292]   --->   Operation 219 'partselect' 'p_Result_86_1' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_19 : Operation 220 [1/1] (0.00ns)   --->   "%p_Result_87_1 = call i7 @_ssdm_op_PartSelect.i7.i33.i32.i32(i33 %mul_ln1118_1, i32 26, i32 32)" [BN/bn.cpp:292]   --->   Operation 220 'partselect' 'p_Result_87_1' <Predicate = (!icmp_ln272)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 221 [1/1] (8.75ns)   --->   "%BETA_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %BETA_addr)" [BN/bn.cpp:275]   --->   Operation 221 'read' 'BETA_addr_read' <Predicate = (!icmp_ln272)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 222 [1/9] (7.80ns)   --->   "%x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291]   --->   Operation 222 'call' 'x_sqrt_V' <Predicate = (!icmp_ln272)> <Delay = 7.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %mul_ln1118, i32 25)" [BN/bn.cpp:292]   --->   Operation 223 'bitselect' 'tmp_34' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_35 to i16" [BN/bn.cpp:292]   --->   Operation 224 'zext' 'zext_ln415' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_20 : Operation 225 [1/1] (2.07ns)   --->   "%add_ln415 = add i16 %zext_ln415, %trunc_ln2" [BN/bn.cpp:292]   --->   Operation 225 'add' 'add_ln415' <Predicate = (!icmp_ln272)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)" [BN/bn.cpp:292]   --->   Operation 226 'bitselect' 'tmp_36' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_20 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416 = xor i1 %tmp_36, true" [BN/bn.cpp:292]   --->   Operation 227 'xor' 'xor_ln416' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 228 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_34, %xor_ln416" [BN/bn.cpp:292]   --->   Operation 228 'and' 'and_ln416' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)" [BN/bn.cpp:292]   --->   Operation 229 'bitselect' 'tmp_37' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_20 : Operation 230 [1/1] (1.42ns)   --->   "%icmp_ln879 = icmp eq i6 %p_Result_4, -1" [BN/bn.cpp:292]   --->   Operation 230 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln272)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 231 [1/1] (1.48ns)   --->   "%icmp_ln879_1 = icmp eq i7 %p_Result_5, -1" [BN/bn.cpp:292]   --->   Operation 231 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln272)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 232 [1/1] (1.48ns)   --->   "%icmp_ln768 = icmp eq i7 %p_Result_5, 0" [BN/bn.cpp:292]   --->   Operation 232 'icmp' 'icmp_ln768' <Predicate = (!icmp_ln272)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_1, i1 %icmp_ln768" [BN/bn.cpp:292]   --->   Operation 233 'select' 'select_ln777' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %mul_ln1118, i32 26)" [BN/bn.cpp:292]   --->   Operation 234 'bitselect' 'tmp_38' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_20 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779 = xor i1 %tmp_38, true" [BN/bn.cpp:292]   --->   Operation 235 'xor' 'xor_ln779' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779 = and i1 %icmp_ln879, %xor_ln779" [BN/bn.cpp:292]   --->   Operation 236 'and' 'and_ln779' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_1" [BN/bn.cpp:292]   --->   Operation 237 'select' 'select_ln416' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 238 [1/1] (0.97ns)   --->   "%and_ln781 = and i1 %and_ln416, %icmp_ln879_1" [BN/bn.cpp:292]   --->   Operation 238 'and' 'and_ln781' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%xor_ln785 = xor i1 %select_ln777, true" [BN/bn.cpp:292]   --->   Operation 239 'xor' 'xor_ln785' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%or_ln785 = or i1 %tmp_37, %xor_ln785" [BN/bn.cpp:292]   --->   Operation 240 'or' 'or_ln785' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 241 [1/1] (0.97ns)   --->   "%xor_ln785_1 = xor i1 %tmp_33, true" [BN/bn.cpp:292]   --->   Operation 241 'xor' 'xor_ln785_1' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785_1" [BN/bn.cpp:292]   --->   Operation 242 'and' 'and_ln785' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 243 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %tmp_37, %select_ln416" [BN/bn.cpp:292]   --->   Operation 243 'and' 'and_ln786_2' <Predicate = (!icmp_ln272)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%or_ln786_2 = or i1 %and_ln781, %and_ln786_2" [BN/bn.cpp:292]   --->   Operation 244 'or' 'or_ln786_2' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln786_1 = xor i1 %or_ln786_2, true" [BN/bn.cpp:292]   --->   Operation 245 'xor' 'xor_ln786_1' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 246 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %tmp_33, %xor_ln786_1" [BN/bn.cpp:292]   --->   Operation 246 'and' 'and_ln786_3' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 247 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_1 = or i1 %and_ln786_3, %and_ln785" [BN/bn.cpp:292]   --->   Operation 247 'or' 'or_ln340_1' <Predicate = (!icmp_ln272)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_2 = or i1 %and_ln786_2, %xor_ln785_1" [BN/bn.cpp:292]   --->   Operation 248 'or' 'or_ln340_2' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_3 = or i1 %or_ln340_2, %and_ln781" [BN/bn.cpp:292]   --->   Operation 249 'or' 'or_ln340_3' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 250 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_1, i16 32767, i16 %add_ln415" [BN/bn.cpp:292]   --->   Operation 250 'select' 'select_ln340_1' <Predicate = (!icmp_ln272)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%select_ln388_1 = select i1 %and_ln786_3, i16 -32768, i16 %add_ln415" [BN/bn.cpp:292]   --->   Operation 251 'select' 'select_ln388_1' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 252 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_3, i16 %select_ln340_1, i16 %select_ln388_1" [BN/bn.cpp:292]   --->   Operation 252 'select' 'select_ln340_7' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 253 [1/9] (7.80ns)   --->   "%x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291]   --->   Operation 253 'call' 'x_sqrt_V_1' <Predicate = (!icmp_ln272)> <Delay = 7.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %mul_ln1118_1, i32 25)" [BN/bn.cpp:292]   --->   Operation 254 'bitselect' 'tmp_44' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln415_1 = zext i1 %tmp_45 to i16" [BN/bn.cpp:292]   --->   Operation 255 'zext' 'zext_ln415_1' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_20 : Operation 256 [1/1] (2.07ns)   --->   "%add_ln415_1 = add i16 %zext_ln415_1, %trunc_ln708_s" [BN/bn.cpp:292]   --->   Operation 256 'add' 'add_ln415_1' <Predicate = (!icmp_ln272)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)" [BN/bn.cpp:292]   --->   Operation 257 'bitselect' 'tmp_46' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%xor_ln416_1 = xor i1 %tmp_46, true" [BN/bn.cpp:292]   --->   Operation 258 'xor' 'xor_ln416_1' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 259 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_1 = and i1 %tmp_44, %xor_ln416_1" [BN/bn.cpp:292]   --->   Operation 259 'and' 'and_ln416_1' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)" [BN/bn.cpp:292]   --->   Operation 260 'bitselect' 'tmp_47' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_20 : Operation 261 [1/1] (1.42ns)   --->   "%icmp_ln879_2 = icmp eq i6 %p_Result_86_1, -1" [BN/bn.cpp:292]   --->   Operation 261 'icmp' 'icmp_ln879_2' <Predicate = (!icmp_ln272)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 262 [1/1] (1.48ns)   --->   "%icmp_ln879_3 = icmp eq i7 %p_Result_87_1, -1" [BN/bn.cpp:292]   --->   Operation 262 'icmp' 'icmp_ln879_3' <Predicate = (!icmp_ln272)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 263 [1/1] (1.48ns)   --->   "%icmp_ln768_1 = icmp eq i7 %p_Result_87_1, 0" [BN/bn.cpp:292]   --->   Operation 263 'icmp' 'icmp_ln768_1' <Predicate = (!icmp_ln272)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_3, i1 %icmp_ln768_1" [BN/bn.cpp:292]   --->   Operation 264 'select' 'select_ln777_1' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %mul_ln1118_1, i32 26)" [BN/bn.cpp:292]   --->   Operation 265 'bitselect' 'tmp_48' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_20 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%xor_ln779_1 = xor i1 %tmp_48, true" [BN/bn.cpp:292]   --->   Operation 266 'xor' 'xor_ln779_1' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%and_ln779_1 = and i1 %icmp_ln879_2, %xor_ln779_1" [BN/bn.cpp:292]   --->   Operation 267 'and' 'and_ln779_1' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%select_ln416_1 = select i1 %and_ln416_1, i1 %and_ln779_1, i1 %icmp_ln879_3" [BN/bn.cpp:292]   --->   Operation 268 'select' 'select_ln416_1' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 269 [1/1] (0.97ns)   --->   "%and_ln781_1 = and i1 %and_ln416_1, %icmp_ln879_3" [BN/bn.cpp:292]   --->   Operation 269 'and' 'and_ln781_1' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%xor_ln785_3 = xor i1 %select_ln777_1, true" [BN/bn.cpp:292]   --->   Operation 270 'xor' 'xor_ln785_3' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%or_ln785_2 = or i1 %tmp_47, %xor_ln785_3" [BN/bn.cpp:292]   --->   Operation 271 'or' 'or_ln785_2' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [1/1] (0.97ns)   --->   "%xor_ln785_4 = xor i1 %tmp_43, true" [BN/bn.cpp:292]   --->   Operation 272 'xor' 'xor_ln785_4' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%and_ln785_1 = and i1 %or_ln785_2, %xor_ln785_4" [BN/bn.cpp:292]   --->   Operation 273 'and' 'and_ln785_1' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_1 = and i1 %tmp_47, %select_ln416_1" [BN/bn.cpp:292]   --->   Operation 274 'and' 'and_ln786_1' <Predicate = (!icmp_ln272)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%or_ln786_3 = or i1 %and_ln781_1, %and_ln786_1" [BN/bn.cpp:292]   --->   Operation 275 'or' 'or_ln786_3' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%xor_ln786_4 = xor i1 %or_ln786_3, true" [BN/bn.cpp:292]   --->   Operation 276 'xor' 'xor_ln786_4' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 277 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_6 = and i1 %tmp_43, %xor_ln786_4" [BN/bn.cpp:292]   --->   Operation 277 'and' 'and_ln786_6' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 278 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_7 = or i1 %and_ln786_6, %and_ln785_1" [BN/bn.cpp:292]   --->   Operation 278 'or' 'or_ln340_7' <Predicate = (!icmp_ln272)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%or_ln340_8 = or i1 %and_ln786_1, %xor_ln785_4" [BN/bn.cpp:292]   --->   Operation 279 'or' 'or_ln340_8' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%or_ln340_9 = or i1 %or_ln340_8, %and_ln781_1" [BN/bn.cpp:292]   --->   Operation 280 'or' 'or_ln340_9' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 281 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_7, i16 32767, i16 %add_ln415_1" [BN/bn.cpp:292]   --->   Operation 281 'select' 'select_ln340_4' <Predicate = (!icmp_ln272)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%select_ln388_4 = select i1 %and_ln786_6, i16 -32768, i16 %add_ln415_1" [BN/bn.cpp:292]   --->   Operation 282 'select' 'select_ln388_4' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 283 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_10 = select i1 %or_ln340_9, i16 %select_ln340_4, i16 %select_ln388_4" [BN/bn.cpp:292]   --->   Operation 283 'select' 'select_ln340_10' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.26>
ST_21 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_1)   --->   "%beta_m_0_V = trunc i32 %BETA_addr_read to i16" [BN/bn.cpp:285]   --->   Operation 284 'trunc' 'beta_m_0_V' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_21 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_1)   --->   "%sext_ln703_3 = sext i16 %select_ln340_7 to i17" [BN/bn.cpp:293]   --->   Operation 285 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_21 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_1)   --->   "%sext_ln703_4 = sext i16 %beta_m_0_V to i17" [BN/bn.cpp:293]   --->   Operation 286 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_21 : Operation 287 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln1192_1 = add nsw i17 %sext_ln703_4, %sext_ln703_3" [BN/bn.cpp:293]   --->   Operation 287 'add' 'add_ln1192_1' <Predicate = (!icmp_ln272)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 288 [1/1] (0.00ns)   --->   "%shl_ln = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_1, i10 0)" [BN/bn.cpp:293]   --->   Operation 288 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_21 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i13 %x_sqrt_V to i27" [BN/bn.cpp:293]   --->   Operation 289 'zext' 'zext_ln1148' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_21 : Operation 290 [31/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 290 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_3)   --->   "%beta_m_1_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %BETA_addr_read, i32 16, i32 31)" [BN/bn.cpp:285]   --->   Operation 291 'partselect' 'beta_m_1_V' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_21 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_3)   --->   "%sext_ln703_8 = sext i16 %select_ln340_10 to i17" [BN/bn.cpp:293]   --->   Operation 292 'sext' 'sext_ln703_8' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_21 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_3)   --->   "%sext_ln703_9 = sext i16 %beta_m_1_V to i17" [BN/bn.cpp:293]   --->   Operation 293 'sext' 'sext_ln703_9' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_21 : Operation 294 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln1192_3 = add nsw i17 %sext_ln703_9, %sext_ln703_8" [BN/bn.cpp:293]   --->   Operation 294 'add' 'add_ln1192_3' <Predicate = (!icmp_ln272)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_3, i10 0)" [BN/bn.cpp:293]   --->   Operation 295 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_21 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1148_1 = zext i13 %x_sqrt_V_1 to i27" [BN/bn.cpp:293]   --->   Operation 296 'zext' 'zext_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_21 : Operation 297 [31/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 297 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.18>
ST_22 : Operation 298 [30/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 298 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 299 [30/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 299 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.18>
ST_23 : Operation 300 [29/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 300 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 301 [29/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 301 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.18>
ST_24 : Operation 302 [28/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 302 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 303 [28/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 303 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.18>
ST_25 : Operation 304 [27/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 304 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 305 [27/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 305 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.18>
ST_26 : Operation 306 [26/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 306 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 307 [26/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 307 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.18>
ST_27 : Operation 308 [25/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 308 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 309 [25/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 309 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.18>
ST_28 : Operation 310 [24/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 310 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 311 [24/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 311 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.18>
ST_29 : Operation 312 [23/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 312 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 313 [23/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 313 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.18>
ST_30 : Operation 314 [22/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 314 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 315 [22/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 315 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.18>
ST_31 : Operation 316 [21/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 316 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 317 [21/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 317 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.18>
ST_32 : Operation 318 [20/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 318 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 319 [20/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 319 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.18>
ST_33 : Operation 320 [19/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 320 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 321 [19/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 321 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.18>
ST_34 : Operation 322 [18/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 322 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 323 [18/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 323 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.18>
ST_35 : Operation 324 [17/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 324 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 325 [17/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 325 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.18>
ST_36 : Operation 326 [16/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 326 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 327 [16/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 327 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.18>
ST_37 : Operation 328 [15/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 328 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 329 [15/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 329 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.18>
ST_38 : Operation 330 [14/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 330 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 331 [14/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 331 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.18>
ST_39 : Operation 332 [13/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 332 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 333 [13/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 333 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.18>
ST_40 : Operation 334 [12/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 334 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 335 [12/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 335 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.18>
ST_41 : Operation 336 [11/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 336 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 337 [11/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 337 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.18>
ST_42 : Operation 338 [10/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 338 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 339 [10/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 339 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.18>
ST_43 : Operation 340 [9/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 340 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 341 [9/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 341 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.18>
ST_44 : Operation 342 [8/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 342 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 343 [8/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 343 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.18>
ST_45 : Operation 344 [7/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 344 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 345 [7/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 345 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.18>
ST_46 : Operation 346 [6/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 346 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 347 [6/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 347 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.18>
ST_47 : Operation 348 [5/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 348 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 349 [5/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 349 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.18>
ST_48 : Operation 350 [4/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 350 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 351 [4/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 351 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.18>
ST_49 : Operation 352 [3/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 352 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 353 [3/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 353 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.18>
ST_50 : Operation 354 [2/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 354 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 355 [2/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 355 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.04>
ST_51 : Operation 356 [1/31] (4.18ns)   --->   "%sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148" [BN/bn.cpp:293]   --->   Operation 356 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %sdiv_ln1148, i32 26)" [BN/bn.cpp:293]   --->   Operation 357 'bitselect' 'tmp_39' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_51 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i27 %sdiv_ln1148 to i16" [BN/bn.cpp:293]   --->   Operation 358 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_51 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %sdiv_ln1148, i32 15)" [BN/bn.cpp:293]   --->   Operation 359 'bitselect' 'tmp_40' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_51 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_1 = call i11 @_ssdm_op_PartSelect.i11.i27.i32.i32(i27 %sdiv_ln1148, i32 16, i32 26)" [BN/bn.cpp:293]   --->   Operation 360 'partselect' 'tmp_1' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_51 : Operation 361 [1/1] (1.88ns)   --->   "%icmp_ln785 = icmp ne i11 %tmp_1, 0" [BN/bn.cpp:293]   --->   Operation 361 'icmp' 'icmp_ln785' <Predicate = (!icmp_ln272)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_2)   --->   "%or_ln785_1 = or i1 %tmp_40, %icmp_ln785" [BN/bn.cpp:293]   --->   Operation 362 'or' 'or_ln785_1' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_2)   --->   "%xor_ln785_2 = xor i1 %tmp_39, true" [BN/bn.cpp:293]   --->   Operation 363 'xor' 'xor_ln785_2' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 364 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln785_2 = and i1 %or_ln785_1, %xor_ln785_2" [BN/bn.cpp:293]   --->   Operation 364 'and' 'and_ln785_2' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%xor_ln786_2 = xor i1 %tmp_40, true" [BN/bn.cpp:293]   --->   Operation 365 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 366 [1/1] (1.88ns)   --->   "%icmp_ln786 = icmp ne i11 %tmp_1, -1" [BN/bn.cpp:293]   --->   Operation 366 'icmp' 'icmp_ln786' <Predicate = (!icmp_ln272)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%or_ln786 = or i1 %icmp_ln786, %xor_ln786_2" [BN/bn.cpp:293]   --->   Operation 367 'or' 'or_ln786' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 368 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_4 = and i1 %or_ln786, %tmp_39" [BN/bn.cpp:293]   --->   Operation 368 'and' 'and_ln786_4' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 369 [1/31] (4.18ns)   --->   "%sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1" [BN/bn.cpp:293]   --->   Operation 369 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln272)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %sdiv_ln1148_1, i32 26)" [BN/bn.cpp:293]   --->   Operation 370 'bitselect' 'tmp_49' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_51 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i27 %sdiv_ln1148_1 to i16" [BN/bn.cpp:293]   --->   Operation 371 'trunc' 'trunc_ln703_1' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_51 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %sdiv_ln1148_1, i32 15)" [BN/bn.cpp:293]   --->   Operation 372 'bitselect' 'tmp_50' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_51 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_PartSelect.i11.i27.i32.i32(i27 %sdiv_ln1148_1, i32 16, i32 26)" [BN/bn.cpp:293]   --->   Operation 373 'partselect' 'tmp_2' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_51 : Operation 374 [1/1] (1.88ns)   --->   "%icmp_ln785_1 = icmp ne i11 %tmp_2, 0" [BN/bn.cpp:293]   --->   Operation 374 'icmp' 'icmp_ln785_1' <Predicate = (!icmp_ln272)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_3)   --->   "%or_ln785_3 = or i1 %tmp_50, %icmp_ln785_1" [BN/bn.cpp:293]   --->   Operation 375 'or' 'or_ln785_3' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_3)   --->   "%xor_ln785_5 = xor i1 %tmp_49, true" [BN/bn.cpp:293]   --->   Operation 376 'xor' 'xor_ln785_5' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 377 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln785_3 = and i1 %or_ln785_3, %xor_ln785_5" [BN/bn.cpp:293]   --->   Operation 377 'and' 'and_ln785_3' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln786_5 = xor i1 %tmp_50, true" [BN/bn.cpp:293]   --->   Operation 378 'xor' 'xor_ln786_5' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 379 [1/1] (1.88ns)   --->   "%icmp_ln786_1 = icmp ne i11 %tmp_2, -1" [BN/bn.cpp:293]   --->   Operation 379 'icmp' 'icmp_ln786_1' <Predicate = (!icmp_ln272)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%or_ln786_1 = or i1 %icmp_ln786_1, %xor_ln786_5" [BN/bn.cpp:293]   --->   Operation 380 'or' 'or_ln786_1' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 381 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %or_ln786_1, %tmp_49" [BN/bn.cpp:293]   --->   Operation 381 'and' 'and_ln786_7' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.95>
ST_52 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%or_ln340_4 = or i1 %and_ln786_4, %and_ln785_2" [BN/bn.cpp:293]   --->   Operation 382 'or' 'or_ln340_4' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%xor_ln340_2 = xor i1 %and_ln786_4, true" [BN/bn.cpp:293]   --->   Operation 383 'xor' 'xor_ln340_2' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%or_ln340_5 = or i1 %and_ln785_2, %xor_ln340_2" [BN/bn.cpp:293]   --->   Operation 384 'or' 'or_ln340_5' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 385 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340_4, i16 32767, i16 %trunc_ln703" [BN/bn.cpp:293]   --->   Operation 385 'select' 'select_ln340_2' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%select_ln388_2 = select i1 %and_ln786_4, i16 -32768, i16 %trunc_ln703" [BN/bn.cpp:293]   --->   Operation 386 'select' 'select_ln388_2' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 387 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %or_ln340_5, i16 %select_ln340_2, i16 %select_ln388_2" [BN/bn.cpp:293]   --->   Operation 387 'select' 'select_ln340_8' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%or_ln340_10 = or i1 %and_ln786_7, %and_ln785_3" [BN/bn.cpp:293]   --->   Operation 388 'or' 'or_ln340_10' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_11)   --->   "%xor_ln340_5 = xor i1 %and_ln786_7, true" [BN/bn.cpp:293]   --->   Operation 389 'xor' 'xor_ln340_5' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_11)   --->   "%or_ln340_11 = or i1 %and_ln785_3, %xor_ln340_5" [BN/bn.cpp:293]   --->   Operation 390 'or' 'or_ln340_11' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 391 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_10, i16 32767, i16 %trunc_ln703_1" [BN/bn.cpp:293]   --->   Operation 391 'select' 'select_ln340_5' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_11)   --->   "%select_ln388_5 = select i1 %and_ln786_7, i16 -32768, i16 %trunc_ln703_1" [BN/bn.cpp:293]   --->   Operation 392 'select' 'select_ln388_5' <Predicate = (!icmp_ln272)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 393 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_11 = select i1 %or_ln340_11, i16 %select_ln340_5, i16 %select_ln388_5" [BN/bn.cpp:293]   --->   Operation 393 'select' 'select_ln340_11' <Predicate = (!icmp_ln272)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 53 <SV = 52> <Delay = 8.75>
ST_53 : Operation 394 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [BN/bn.cpp:272]   --->   Operation 394 'specregionbegin' 'tmp' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_53 : Operation 395 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:273]   --->   Operation 395 'specpipeline' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_53 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %select_ln340_11, i16 %select_ln340_8)" [BN/bn.cpp:294]   --->   Operation 396 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_53 : Operation 397 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %OUT_addr, i32 %tmp_7, i4 -1)" [BN/bn.cpp:296]   --->   Operation 397 'write' <Predicate = (!icmp_ln272)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 398 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp)" [BN/bn.cpp:297]   --->   Operation 398 'specregionend' 'empty_32' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_53 : Operation 399 [1/1] (0.00ns)   --->   "br label %0" [BN/bn.cpp:272]   --->   Operation 399 'br' <Predicate = (!icmp_ln272)> <Delay = 0.00>

State 54 <SV = 9> <Delay = 8.75>
ST_54 : Operation 400 [5/5] (8.75ns)   --->   "%OUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUT_addr)" [BN/bn.cpp:296]   --->   Operation 400 'writeresp' 'OUT_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 10> <Delay = 8.75>
ST_55 : Operation 401 [4/5] (8.75ns)   --->   "%OUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUT_addr)" [BN/bn.cpp:296]   --->   Operation 401 'writeresp' 'OUT_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 11> <Delay = 8.75>
ST_56 : Operation 402 [3/5] (8.75ns)   --->   "%OUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUT_addr)" [BN/bn.cpp:296]   --->   Operation 402 'writeresp' 'OUT_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 12> <Delay = 8.75>
ST_57 : Operation 403 [2/5] (8.75ns)   --->   "%OUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUT_addr)" [BN/bn.cpp:296]   --->   Operation 403 'writeresp' 'OUT_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 13> <Delay = 8.75>
ST_58 : Operation 404 [1/5] (8.75ns)   --->   "%OUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUT_addr)" [BN/bn.cpp:296]   --->   Operation 404 'writeresp' 'OUT_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 405 [1/1] (0.00ns)   --->   "ret void" [BN/bn.cpp:299]   --->   Operation 405 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'out_V' [13]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('M_V_addr') [24]  (0 ns)
	bus request on port 'M_V' (BN/bn.cpp:278) [61]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'IN_r' (BN/bn.cpp:274) [57]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'IN_r' (BN/bn.cpp:274) [57]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'IN_r' (BN/bn.cpp:274) [57]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'IN_r' (BN/bn.cpp:274) [57]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'IN_r' (BN/bn.cpp:274) [57]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('OUT_addr') [21]  (0 ns)
	bus request on port 'OUT_r' (BN/bn.cpp:296) [62]  (8.75 ns)

 <State 9>: 1.87ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', BN/bn.cpp:272) [65]  (0 ns)
	'add' operation ('i', BN/bn.cpp:272) [68]  (1.87 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'M_V' (BN/bn.cpp:278) [77]  (8.75 ns)

 <State 11>: 4.03ns
The critical path consists of the following:
	'add' operation ('add_ln1192', BN/bn.cpp:290) [84]  (2.08 ns)
	'and' operation ('and_ln786', BN/bn.cpp:290) [89]  (0 ns)
	'select' operation ('select_ln388', BN/bn.cpp:290) [94]  (0.978 ns)
	'select' operation ('in.V', BN/bn.cpp:290) [95]  (0.978 ns)

 <State 12>: 7.98ns
The critical path consists of the following:
	'call' operation ('x_sqrt_V', E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291) to 'sqrt_fixed<16, 6>' [96]  (7.98 ns)

 <State 13>: 8.27ns
The critical path consists of the following:
	'call' operation ('x_sqrt_V', E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291) to 'sqrt_fixed<16, 6>' [96]  (8.27 ns)

 <State 14>: 8.27ns
The critical path consists of the following:
	'call' operation ('x_sqrt_V', E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291) to 'sqrt_fixed<16, 6>' [96]  (8.27 ns)

 <State 15>: 8.27ns
The critical path consists of the following:
	'call' operation ('x_sqrt_V', E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291) to 'sqrt_fixed<16, 6>' [96]  (8.27 ns)

 <State 16>: 8.27ns
The critical path consists of the following:
	'call' operation ('x_sqrt_V', E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291) to 'sqrt_fixed<16, 6>' [96]  (8.27 ns)

 <State 17>: 8.27ns
The critical path consists of the following:
	'call' operation ('x_sqrt_V', E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291) to 'sqrt_fixed<16, 6>' [96]  (8.27 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus read on port 'IN_r' (BN/bn.cpp:274) [73]  (8.75 ns)

 <State 19>: 8.27ns
The critical path consists of the following:
	'call' operation ('x_sqrt_V', E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:245->BN/bn.cpp:291) to 'sqrt_fixed<16, 6>' [96]  (8.27 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'BETA' (BN/bn.cpp:275) [74]  (8.75 ns)

 <State 21>: 6.27ns
The critical path consists of the following:
	'add' operation ('add_ln1192_1', BN/bn.cpp:293) [140]  (2.08 ns)
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 22>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 23>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 24>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 25>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 26>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 27>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 28>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 29>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 30>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 31>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 32>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 33>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 34>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 35>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 36>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 37>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 38>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 39>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 40>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 41>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 42>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 43>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 44>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 45>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 46>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 47>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 48>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 49>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 50>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)

 <State 51>: 7.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', BN/bn.cpp:293) [143]  (4.19 ns)
	'icmp' operation ('icmp_ln785', BN/bn.cpp:293) [148]  (1.88 ns)
	'or' operation ('or_ln785_1', BN/bn.cpp:293) [149]  (0 ns)
	'and' operation ('and_ln785_2', BN/bn.cpp:293) [151]  (0.978 ns)

 <State 52>: 1.96ns
The critical path consists of the following:
	'or' operation ('or_ln340_4', BN/bn.cpp:293) [156]  (0 ns)
	'select' operation ('select_ln340_2', BN/bn.cpp:293) [159]  (0.978 ns)
	'select' operation ('select_ln340_8', BN/bn.cpp:293) [161]  (0.978 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (BN/bn.cpp:296) [247]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (BN/bn.cpp:296) [251]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (BN/bn.cpp:296) [251]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (BN/bn.cpp:296) [251]  (8.75 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (BN/bn.cpp:296) [251]  (8.75 ns)

 <State 58>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (BN/bn.cpp:296) [251]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
