============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/SoftWare/FPGA/Anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Maxwiny
   Run Date =   Fri May 19 03:44:58 2023

   Run on =     MAXWINY-FA506QR
============================================================
RUN-1002 : start command "open_project SD_SDRAM_VGA.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll_clk.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll_clk.v(71)
HDL-1007 : analyze verilog file ../../rtl/hdmi_colorbar.v
HDL-1007 : analyze verilog file ../../rtl/vga_ctrl.v
HDL-1007 : analyze verilog file ../../rtl/vga_pic.v
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD_SDRAM_VGA_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/SoftWare/FPGA/Anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model hdmi_colorbar
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net hdmi_out_clk_dup_1 driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U_pll_clk/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U_pll_clk/pll_inst.
SYN-4025 : Tag rtl::Net hdmi_out_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model hdmi_colorbar.
RUN-1001 : There are total 213 instances
RUN-0007 : 47 luts, 28 seqs, 90 mslices, 12 lslices, 31 pads, 0 brams, 0 dsps
RUN-1001 : There are total 242 nets
RUN-1001 : 178 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     20      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |      8      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |   2   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 2
PHY-3001 : Initial placement ...
PHY-3001 : design contains 211 instances, 47 luts, 28 seqs, 102 slices, 21 macros(102 instances: 90 mslices 12 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 53171.2
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 211.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 32740.7, overlap = 0
PHY-3002 : Step(2): len = 27474.4, overlap = 0
PHY-3002 : Step(3): len = 19045.8, overlap = 0
PHY-3002 : Step(4): len = 16292, overlap = 0
PHY-3002 : Step(5): len = 13071.9, overlap = 0
PHY-3002 : Step(6): len = 10723.2, overlap = 0
PHY-3002 : Step(7): len = 9937.5, overlap = 0
PHY-3002 : Step(8): len = 9049, overlap = 0
PHY-3002 : Step(9): len = 8255.9, overlap = 0
PHY-3002 : Step(10): len = 7372.9, overlap = 0
PHY-3002 : Step(11): len = 6983.9, overlap = 0
PHY-3002 : Step(12): len = 6791.3, overlap = 0
PHY-3002 : Step(13): len = 6616.4, overlap = 1.75
PHY-3002 : Step(14): len = 6654.8, overlap = 0
PHY-3002 : Step(15): len = 6512.2, overlap = 0
PHY-3002 : Step(16): len = 6258.5, overlap = 0.75
PHY-3002 : Step(17): len = 5869.2, overlap = 1.5
PHY-3002 : Step(18): len = 5793.4, overlap = 3.5625
PHY-3002 : Step(19): len = 5179.2, overlap = 6.40625
PHY-3002 : Step(20): len = 5191.5, overlap = 9.46875
PHY-3002 : Step(21): len = 5038.3, overlap = 7.75
PHY-3002 : Step(22): len = 4859, overlap = 5.6875
PHY-3002 : Step(23): len = 4764.2, overlap = 5.5625
PHY-3002 : Step(24): len = 4577.2, overlap = 5.625
PHY-3002 : Step(25): len = 4591.4, overlap = 5.875
PHY-3002 : Step(26): len = 4597.4, overlap = 5.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002973s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (525.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.03956e-05
PHY-3002 : Step(27): len = 4414.8, overlap = 15.7812
PHY-3002 : Step(28): len = 4427.5, overlap = 15.7812
PHY-3002 : Step(29): len = 4452.9, overlap = 15.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.07912e-05
PHY-3002 : Step(30): len = 4597.7, overlap = 14.3438
PHY-3002 : Step(31): len = 4597.7, overlap = 14.3438
PHY-3002 : Step(32): len = 4487.7, overlap = 14.0625
PHY-3002 : Step(33): len = 4487.7, overlap = 14.0625
PHY-3002 : Step(34): len = 4589.6, overlap = 13.3125
PHY-3002 : Step(35): len = 4589.6, overlap = 13.3125
PHY-3002 : Step(36): len = 4523.8, overlap = 13.125
PHY-3002 : Step(37): len = 4523.8, overlap = 13.125
PHY-3002 : Step(38): len = 4567, overlap = 12.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.15824e-05
PHY-3002 : Step(39): len = 4637.7, overlap = 12.4375
PHY-3002 : Step(40): len = 4637.7, overlap = 12.4375
PHY-3002 : Step(41): len = 4635.4, overlap = 12.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.11385e-06
PHY-3002 : Step(42): len = 4840.2, overlap = 22.7812
PHY-3002 : Step(43): len = 4840.2, overlap = 22.7812
PHY-3002 : Step(44): len = 4771.8, overlap = 22.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.22277e-05
PHY-3002 : Step(45): len = 5014.8, overlap = 23.75
PHY-3002 : Step(46): len = 5014.8, overlap = 23.75
PHY-3002 : Step(47): len = 4954.3, overlap = 22.25
PHY-3002 : Step(48): len = 4954.3, overlap = 22.25
PHY-3002 : Step(49): len = 4937, overlap = 21.8125
PHY-3002 : Step(50): len = 4937, overlap = 21.8125
PHY-3002 : Step(51): len = 4958.1, overlap = 20.8125
PHY-3002 : Step(52): len = 4958.1, overlap = 20.8125
PHY-3002 : Step(53): len = 4939.8, overlap = 20.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.44554e-05
PHY-3002 : Step(54): len = 5156.1, overlap = 16.25
PHY-3002 : Step(55): len = 5156.1, overlap = 16.25
PHY-3002 : Step(56): len = 5135.1, overlap = 15.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.89108e-05
PHY-3002 : Step(57): len = 5325.6, overlap = 13.375
PHY-3002 : Step(58): len = 5325.6, overlap = 13.375
PHY-3002 : Step(59): len = 5324.3, overlap = 12.8438
PHY-3002 : Step(60): len = 5324.3, overlap = 12.8438
PHY-3002 : Step(61): len = 5335.3, overlap = 11.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.78215e-05
PHY-3002 : Step(62): len = 5449.5, overlap = 12.0938
PHY-3002 : Step(63): len = 5449.5, overlap = 12.0938
PHY-3002 : Step(64): len = 5431.4, overlap = 12.1875
PHY-3002 : Step(65): len = 5431.4, overlap = 12.1875
PHY-3002 : Step(66): len = 5470.7, overlap = 12.9375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 23.94 peak overflow 2.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/242.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 6208, over cnt = 14(0%), over = 29, worst = 4
PHY-1001 : End global iterations;  0.013478s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (115.9%)

PHY-1001 : Congestion index: top1 = 10.19, top5 = 3.45, top10 = 1.73, top15 = 1.16.
PHY-1001 : End incremental global routing;  0.061641s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (101.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hdmi_colorbar.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 800, tnet num: 240, tinst num: 211, tnode num: 892, tedge num: 1187.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.162704s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.226355s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (103.5%)

OPT-1001 : Current memory(MB): used = 140, reserve = 110, peak = 140.
OPT-1001 : End physical optimization;  0.229409s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 47 LUT to BLE ...
SYN-4008 : Packed 47 LUT and 12 SEQ to BLE.
SYN-4003 : Packing 16 remaining SEQ's ...
SYN-4005 : Packed 16 SEQ with LUT/SLICE
SYN-4006 : 28 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "hdmi_colorbar" (AL_USER_NORMAL) with 47/185 primitive instances ...
PHY-3001 : End packing;  0.002996s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model hdmi_colorbar.
RUN-1001 : There are total 164 instances
RUN-1001 : 90 mslices, 38 lslices, 31 pads, 0 brams, 0 dsps
RUN-1001 : There are total 231 nets
RUN-1001 : 167 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 162 instances, 128 slices, 21 macros(102 instances: 90 mslices 12 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 5531, Over = 10.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00013391
PHY-3002 : Step(67): len = 5589.5, overlap = 9.5
PHY-3002 : Step(68): len = 5589.5, overlap = 9.5
PHY-3002 : Step(69): len = 5536.2, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000267821
PHY-3002 : Step(70): len = 5611.8, overlap = 10
PHY-3002 : Step(71): len = 5611.8, overlap = 10
PHY-3002 : Step(72): len = 5599.2, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000535641
PHY-3002 : Step(73): len = 5638.6, overlap = 9.75
PHY-3002 : Step(74): len = 5638.6, overlap = 9.75
PHY-3002 : Step(75): len = 5651.9, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015643s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.9%)

PHY-3001 : Trial Legalized: Len = 6840
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(76): len = 6297.7, overlap = 0.5
PHY-3002 : Step(77): len = 6292.4, overlap = 0.5
PHY-3002 : Step(78): len = 6241.6, overlap = 1.5
PHY-3002 : Step(79): len = 6204.6, overlap = 1.5
PHY-3002 : Step(80): len = 6208.4, overlap = 1.5
PHY-3002 : Step(81): len = 6214.4, overlap = 1.5
PHY-3002 : Step(82): len = 6221.4, overlap = 1.5
PHY-3002 : Step(83): len = 6217.9, overlap = 1
PHY-3002 : Step(84): len = 6197.9, overlap = 1.25
PHY-3002 : Step(85): len = 6197.9, overlap = 1.25
PHY-3002 : Step(86): len = 6180.2, overlap = 1.25
PHY-3002 : Step(87): len = 6180.2, overlap = 1.25
PHY-3002 : Step(88): len = 6178.9, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6368, Over = 0
PHY-3001 : End spreading;  0.002050s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 6368, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8/231.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 7504, over cnt = 14(0%), over = 21, worst = 3
PHY-1002 : len = 7656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020827s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.0%)

PHY-1001 : Congestion index: top1 = 12.82, top5 = 4.40, top10 = 2.26, top15 = 1.51.
PHY-1001 : End incremental global routing;  0.063217s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (98.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hdmi_colorbar.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 749, tnet num: 229, tinst num: 162, tnode num: 813, tedge num: 1124.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.147864s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (95.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.213051s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (95.3%)

OPT-1001 : Current memory(MB): used = 142, reserve = 112, peak = 142.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000113s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 140/231.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 7656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001290s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (1211.5%)

PHY-1001 : Congestion index: top1 = 12.82, top5 = 4.40, top10 = 2.26, top15 = 1.51.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000284s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 12.517241
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.261556s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (143.4%)

RUN-1003 : finish command "place" in  2.109430s wall, 2.500000s user + 2.281250s system = 4.781250s CPU (226.7%)

RUN-1004 : used memory is 127 MB, reserved memory is 96 MB, peak memory is 143 MB
RUN-1002 : start command "export_db SD_SDRAM_VGA_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/SoftWare/FPGA/Anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 164 instances
RUN-1001 : 90 mslices, 38 lslices, 31 pads, 0 brams, 0 dsps
RUN-1001 : There are total 231 nets
RUN-1001 : 167 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hdmi_colorbar.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 749, tnet num: 229, tinst num: 162, tnode num: 813, tedge num: 1124.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 90 mslices, 38 lslices, 31 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 32 clock pins, and constraint 64 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 7504, over cnt = 14(0%), over = 22, worst = 3
PHY-1002 : len = 7656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021245s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (441.3%)

PHY-1001 : Congestion index: top1 = 12.82, top5 = 4.43, top10 = 2.25, top15 = 1.50.
PHY-1001 : End global routing;  0.061663s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (202.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 162, reserve = 132, peak = 177.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net hdmi_out_clk_dup_1 will be merged with clock U_pll_clk/clk0_buf
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 433, reserve = 409, peak = 433.
PHY-1001 : End build detailed router design. 3.004352s wall, 2.953125s user + 0.062500s system = 3.015625s CPU (100.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 3616, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.317163s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (98.5%)

PHY-1001 : Current memory(MB): used = 464, reserve = 441, peak = 464.
PHY-1001 : End phase 1; 0.321796s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (97.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 50% nets.
PHY-1022 : len = 20616, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 464, reserve = 441, peak = 464.
PHY-1001 : End initial routed; 0.417434s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (116.0%)

PHY-1001 : Current memory(MB): used = 464, reserve = 441, peak = 464.
PHY-1001 : End phase 2; 0.417482s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (116.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 20616, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.007907s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 20632, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.007663s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : End commit to database; 0.020591s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.9%)

PHY-1001 : Current memory(MB): used = 473, reserve = 448, peak = 473.
PHY-1001 : End phase 3; 0.131381s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (95.1%)

PHY-1003 : Routed, final wirelength = 20632
PHY-1001 : Current memory(MB): used = 473, reserve = 448, peak = 473.
PHY-1001 : End export database. 0.005850s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (267.1%)

PHY-1001 : End detail routing;  4.068411s wall, 4.015625s user + 0.109375s system = 4.125000s CPU (101.4%)

RUN-1003 : finish command "route" in  4.314345s wall, 4.265625s user + 0.171875s system = 4.437500s CPU (102.9%)

RUN-1004 : used memory is 430 MB, reserved memory is 406 MB, peak memory is 473 MB
RUN-1002 : start command "report_area -io_info -file SD_SDRAM_VGA_phy.area"
RUN-1001 : standard
***Report Model: hdmi_colorbar Device: EG4S20BG256***

IO Statistics
#IO                        31
  #input                    2
  #output                  29
  #inout                    0

Utilization Statistics
#lut                      251   out of  19600    1.28%
#reg                       28   out of  19600    0.14%
#le                       251
  #lut only               223   out of    251   88.84%
  #reg only                 0   out of    251    0.00%
  #lut&reg                 28   out of    251   11.16%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       31   out of    188   16.49%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet              Type               DriverType         Driver                      Fanout
#1        U_pll_clk/clk0_buf    GCLK               pll                U_pll_clk/pll_inst.clkc0    16
#2        sys_clk_dup_1         GeneralRouting     io                 sys_clk_syn_2.di            1


Detailed IO Report

        Name          Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
      sys_clk           INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     sys_rst_n          INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
    hdmi_out_clk       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    hdmi_out_de        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
   hdmi_out_hsync      OUTPUT         J3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[23]     OUTPUT         K6        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[22]     OUTPUT         K3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[21]     OUTPUT         K5        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[20]     OUTPUT         L4        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[19]     OUTPUT         M1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[18]     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[17]     OUTPUT         L3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[16]     OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[15]     OUTPUT         H5        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[14]     OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[13]     OUTPUT         J6        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[12]     OUTPUT         H3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[11]     OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[10]     OUTPUT         K1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[9]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[8]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[7]      OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[6]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[5]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[4]      OUTPUT         G3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[3]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[2]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[1]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[0]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   hdmi_out_rst_n      OUTPUT        E16        LVCMOS25           8            N/A        NONE    
   hdmi_out_vsync      OUTPUT         J4        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------+
|Instance        |Module        |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------+
|top             |hdmi_colorbar |251    |149     |102     |28      |0       |0       |
|  U_pll_clk     |pll_clk       |2      |2       |0       |0       |0       |0       |
|  vga_ctrl_inst |vga_ctrl      |139    |77      |62      |24      |0       |0       |
|  vga_pic_inst  |vga_pic       |104    |64      |40      |4       |0       |0       |
+------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       135   
    #2         2        14   
    #3         3        4    
    #4         4        1    
    #5        5-10      40   
    #6       11-50      2    
  Average     2.40           

RUN-1002 : start command "export_db SD_SDRAM_VGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid SD_SDRAM_VGA_inst.bid"
RUN-1002 : start command "bitgen -bit SD_SDRAM_VGA.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 162
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 231, pip num: 1581
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 383 valid insts, and 5806 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file SD_SDRAM_VGA.bit.
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230519_034458.log"
