{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09812,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09963,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00187967,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0022102,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000474217,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0022102,
	"finish__design__instance__count__class:buffer": 4,
	"finish__design__instance__area__class:buffer": 5.054,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 18,
	"finish__design__instance__area__class:timing_repair_buffer": 14.364,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 36.176,
	"finish__design__instance__count__class:multi_input_combinational_cell": 24,
	"finish__design__instance__area__class:multi_input_combinational_cell": 38.304,
	"finish__design__instance__count": 57,
	"finish__design__instance__area": 97.888,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.613096,
	"finish__clock__skew__setup": 0.000376209,
	"finish__clock__skew__hold": 0.000376209,
	"finish__timing__drv__max_slew_limit": 0.908354,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.887467,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 9.58617e-05,
	"finish__power__switching__total": 2.68939e-05,
	"finish__power__leakage__total": 2.00114e-06,
	"finish__power__total": 0.000124757,
	"finish__design__io": 22,
	"finish__design__die__area": 1877.06,
	"finish__design__core__area": 1666.22,
	"finish__design__instance__count": 115,
	"finish__design__instance__area": 113.316,
	"finish__design__instance__count__stdcell": 115,
	"finish__design__instance__area__stdcell": 113.316,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0680077,
	"finish__design__instance__utilization__stdcell": 0.0680077,
	"finish__design__rows": 29,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 29,
	"finish__design__sites": 6264,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 6264,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}