lib/
# Ignore results except DEF and synthesized Verilog
results/**/*
!results/
!results/*/
!results/*/*/
!results/*/*/*/
!results/**/*.def
!results/**/*.v
