<profile>

<section name = "Vitis HLS Report for 'function_awb_17_17_1080_1920_1_s'" level="0">
<item name = "Date">Wed Sep  4 19:39:26 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">isppipeline.prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.30 ns, 2.449 ns, 0.89 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2077923, 2089150, 6.857 ms, 6.894 ms, 2077923, 2089150, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fifo_copy_17_17_1080_1920_1_s_fu_156">fifo_copy_17_17_1080_1920_1_s, 2077921, 2077921, 6.857 ms, 6.857 ms, 2077921, 2077921, no</column>
<column name="grp_fifo_awb_17_17_1080_1920_1_s_fu_168">fifo_awb_17_17_1080_1920_1_s, 2089046, 2089148, 6.894 ms, 6.894 ms, 2089047, 2089149, dataflow</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 8, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">12, 17, 5709, 6800, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 99, -</column>
<column name="Register">-, -, 10, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">4, 1, 2, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_fifo_awb_17_17_1080_1920_1_s_fu_168">fifo_awb_17_17_1080_1920_1_s, 12, 17, 5680, 6635, 0</column>
<column name="grp_fifo_copy_17_17_1080_1920_1_s_fu_156">fifo_copy_17_17_1080_1920_1_s, 0, 0, 29, 165, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state4_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="demosaic_out_data_read">14, 3, 1, 3</column>
<column name="ltm_in_cols_c_blk_n">9, 2, 1, 2</column>
<column name="ltm_in_data_din">9, 2, 30, 60</column>
<column name="ltm_in_data_write">14, 3, 1, 3</column>
<column name="ltm_in_rows_c_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_ready">1, 0, 1, 0</column>
<column name="grp_fifo_awb_17_17_1080_1920_1_s_fu_168_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fifo_copy_17_17_1080_1920_1_s_fu_156_ap_start_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, function_awb&lt;17, 17, 1080, 1920, 1&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, function_awb&lt;17, 17, 1080, 1920, 1&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, function_awb&lt;17, 17, 1080, 1920, 1&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, function_awb&lt;17, 17, 1080, 1920, 1&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, function_awb&lt;17, 17, 1080, 1920, 1&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, function_awb&lt;17, 17, 1080, 1920, 1&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, function_awb&lt;17, 17, 1080, 1920, 1&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, function_awb&lt;17, 17, 1080, 1920, 1&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, function_awb&lt;17, 17, 1080, 1920, 1&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, function_awb&lt;17, 17, 1080, 1920, 1&gt;, return value</column>
<column name="p_read">in, 11, ap_none, p_read, scalar</column>
<column name="p_read1">in, 11, ap_none, p_read1, scalar</column>
<column name="demosaic_out_data_dout">in, 30, ap_fifo, demosaic_out_data, pointer</column>
<column name="demosaic_out_data_num_data_valid">in, 2, ap_fifo, demosaic_out_data, pointer</column>
<column name="demosaic_out_data_fifo_cap">in, 2, ap_fifo, demosaic_out_data, pointer</column>
<column name="demosaic_out_data_empty_n">in, 1, ap_fifo, demosaic_out_data, pointer</column>
<column name="demosaic_out_data_read">out, 1, ap_fifo, demosaic_out_data, pointer</column>
<column name="p_read2">in, 11, ap_none, p_read2, scalar</column>
<column name="p_read13">in, 11, ap_none, p_read13, scalar</column>
<column name="ltm_in_data_din">out, 30, ap_fifo, ltm_in_data, pointer</column>
<column name="ltm_in_data_num_data_valid">in, 2, ap_fifo, ltm_in_data, pointer</column>
<column name="ltm_in_data_fifo_cap">in, 2, ap_fifo, ltm_in_data, pointer</column>
<column name="ltm_in_data_full_n">in, 1, ap_fifo, ltm_in_data, pointer</column>
<column name="ltm_in_data_write">out, 1, ap_fifo, ltm_in_data, pointer</column>
<column name="hist0_0_address0">out, 10, ap_memory, hist0_0, array</column>
<column name="hist0_0_ce0">out, 1, ap_memory, hist0_0, array</column>
<column name="hist0_0_we0">out, 1, ap_memory, hist0_0, array</column>
<column name="hist0_0_d0">out, 32, ap_memory, hist0_0, array</column>
<column name="hist0_1_address0">out, 10, ap_memory, hist0_1, array</column>
<column name="hist0_1_ce0">out, 1, ap_memory, hist0_1, array</column>
<column name="hist0_1_we0">out, 1, ap_memory, hist0_1, array</column>
<column name="hist0_1_d0">out, 32, ap_memory, hist0_1, array</column>
<column name="hist0_2_address0">out, 10, ap_memory, hist0_2, array</column>
<column name="hist0_2_ce0">out, 1, ap_memory, hist0_2, array</column>
<column name="hist0_2_we0">out, 1, ap_memory, hist0_2, array</column>
<column name="hist0_2_d0">out, 32, ap_memory, hist0_2, array</column>
<column name="hist1_0_address0">out, 10, ap_memory, hist1_0, array</column>
<column name="hist1_0_ce0">out, 1, ap_memory, hist1_0, array</column>
<column name="hist1_0_q0">in, 32, ap_memory, hist1_0, array</column>
<column name="hist1_1_address0">out, 10, ap_memory, hist1_1, array</column>
<column name="hist1_1_ce0">out, 1, ap_memory, hist1_1, array</column>
<column name="hist1_1_q0">in, 32, ap_memory, hist1_1, array</column>
<column name="hist1_2_address0">out, 10, ap_memory, hist1_2, array</column>
<column name="hist1_2_ce0">out, 1, ap_memory, hist1_2, array</column>
<column name="hist1_2_q0">in, 32, ap_memory, hist1_2, array</column>
<column name="height">in, 11, ap_none, height, scalar</column>
<column name="width">in, 11, ap_none, width, scalar</column>
<column name="mode_reg">in, 1, ap_none, mode_reg, scalar</column>
<column name="p_read24">in, 32, ap_none, p_read24, scalar</column>
<column name="ltm_in_rows_c_din">out, 11, ap_fifo, ltm_in_rows_c, pointer</column>
<column name="ltm_in_rows_c_num_data_valid">in, 2, ap_fifo, ltm_in_rows_c, pointer</column>
<column name="ltm_in_rows_c_fifo_cap">in, 2, ap_fifo, ltm_in_rows_c, pointer</column>
<column name="ltm_in_rows_c_full_n">in, 1, ap_fifo, ltm_in_rows_c, pointer</column>
<column name="ltm_in_rows_c_write">out, 1, ap_fifo, ltm_in_rows_c, pointer</column>
<column name="ltm_in_cols_c_din">out, 11, ap_fifo, ltm_in_cols_c, pointer</column>
<column name="ltm_in_cols_c_num_data_valid">in, 2, ap_fifo, ltm_in_cols_c, pointer</column>
<column name="ltm_in_cols_c_fifo_cap">in, 2, ap_fifo, ltm_in_cols_c, pointer</column>
<column name="ltm_in_cols_c_full_n">in, 1, ap_fifo, ltm_in_cols_c, pointer</column>
<column name="ltm_in_cols_c_write">out, 1, ap_fifo, ltm_in_cols_c, pointer</column>
</table>
</item>
</section>
</profile>
