Source Block: oh/etx/hdl/etx.v@113:123@HdlIdDef
   wire [102:0]		emwr_rd_data;		// From s_wr_fifo of fifo_async.v
   wire			emwr_rd_en;		// From etx_arbiter of etx_arbiter.v
   wire			tx_rd_wait;		// From etx_io of etx_io.v
   wire			tx_wr_wait;		// From etx_io of etx_io.v
   wire [63:0]		txdata_p;		// From etx_protocol of etx_protocol.v
   wire [7:0]		txframe_p;		// From etx_protocol of etx_protocol.v
   // End of automatics
   
   /************************************************************/
   /*FIFOs                                                     */
   /************************************************************/

Diff Content:
- 118    wire [7:0]		txframe_p;		// From etx_protocol of etx_protocol.v

Clone Blocks:
Clone Blocks 1:
oh/etx/hdl/etx.v@112:122
   wire			emwr_empty;		// From s_wr_fifo of fifo_async.v
   wire [102:0]		emwr_rd_data;		// From s_wr_fifo of fifo_async.v
   wire			emwr_rd_en;		// From etx_arbiter of etx_arbiter.v
   wire			tx_rd_wait;		// From etx_io of etx_io.v
   wire			tx_wr_wait;		// From etx_io of etx_io.v
   wire [63:0]		txdata_p;		// From etx_protocol of etx_protocol.v
   wire [7:0]		txframe_p;		// From etx_protocol of etx_protocol.v
   // End of automatics
   
   /************************************************************/
   /*FIFOs                                                     */

Clone Blocks 2:
oh/etx/hdl/etx.v@111:121
   wire			emrr_rd_en;		// From etx_arbiter of etx_arbiter.v
   wire			emwr_empty;		// From s_wr_fifo of fifo_async.v
   wire [102:0]		emwr_rd_data;		// From s_wr_fifo of fifo_async.v
   wire			emwr_rd_en;		// From etx_arbiter of etx_arbiter.v
   wire			tx_rd_wait;		// From etx_io of etx_io.v
   wire			tx_wr_wait;		// From etx_io of etx_io.v
   wire [63:0]		txdata_p;		// From etx_protocol of etx_protocol.v
   wire [7:0]		txframe_p;		// From etx_protocol of etx_protocol.v
   // End of automatics
   
   /************************************************************/

