{
  "design": {
    "design_info": {
      "boundary_crc": "0xFA23AB5B6E1ED9D2",
      "device": "xc7z010clg400-1",
      "name": "design_3",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "delay_module_0": ""
    },
    "interface_ports": {
      "BRAM_PORTA_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "BRAM_CTRL"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_3_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_3_blk_mem_gen_0_0",
        "parameters": {
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "delay_module_0": {
        "vlnv": "xilinx.com:module_ref:delay_module:1.0",
        "xci_name": "design_3_delay_module_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "delay_module",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_3_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "datain": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dataout": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "enb": {
            "direction": "O"
          },
          "web": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "BRAM_PORTA_0_1": {
        "interface_ports": [
          "BRAM_PORTA_0",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      }
    },
    "nets": {
      "clk_0_1": {
        "ports": [
          "clk_0",
          "blk_mem_gen_0/clka",
          "blk_mem_gen_0/clkb",
          "delay_module_0/clk"
        ]
      },
      "delay_module_0_dataout": {
        "ports": [
          "delay_module_0/dataout",
          "blk_mem_gen_0/dinb"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "delay_module_0/datain"
        ]
      },
      "delay_module_0_enb": {
        "ports": [
          "delay_module_0/enb",
          "blk_mem_gen_0/enb"
        ]
      },
      "delay_module_0_web": {
        "ports": [
          "delay_module_0/web",
          "blk_mem_gen_0/web"
        ]
      }
    }
  }
}