# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../RISC_V_single_cycle.srcs/sources_1/new/dmem.sv" \
"../../../../RISC_V_single_cycle.srcs/sim_1/new/tb_dmem.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
