<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: PortGroup Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_port_group.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_port_group-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">PortGroup Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_port_group.html" title="PortGroup hardware registers.">PortGroup</a> hardware registers.  
 <a href="struct_port_group.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2port_8h_source.html">port.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a533ab975abaff02b836eb54561ed0a13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___d_i_r___type.html">PORT_DIR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a533ab975abaff02b836eb54561ed0a13">DIR</a></td></tr>
<tr class="memdesc:a533ab975abaff02b836eb54561ed0a13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 32) Data Direction.  <a href="struct_port_group.html#a533ab975abaff02b836eb54561ed0a13">More...</a><br /></td></tr>
<tr class="separator:a533ab975abaff02b836eb54561ed0a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a105f4e4b1a80ff2b68d19f98c58e2c65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___d_i_r_c_l_r___type.html">PORT_DIRCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a105f4e4b1a80ff2b68d19f98c58e2c65">DIRCLR</a></td></tr>
<tr class="memdesc:a105f4e4b1a80ff2b68d19f98c58e2c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 32) Data Direction Clear.  <a href="struct_port_group.html#a105f4e4b1a80ff2b68d19f98c58e2c65">More...</a><br /></td></tr>
<tr class="separator:a105f4e4b1a80ff2b68d19f98c58e2c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33408604fc6e045323d25d605a895b15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___d_i_r_s_e_t___type.html">PORT_DIRSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a33408604fc6e045323d25d605a895b15">DIRSET</a></td></tr>
<tr class="memdesc:a33408604fc6e045323d25d605a895b15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 32) Data Direction Set.  <a href="struct_port_group.html#a33408604fc6e045323d25d605a895b15">More...</a><br /></td></tr>
<tr class="separator:a33408604fc6e045323d25d605a895b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7bc02326500d6fff2db47cbd0568130"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___d_i_r_t_g_l___type.html">PORT_DIRTGL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#af7bc02326500d6fff2db47cbd0568130">DIRTGL</a></td></tr>
<tr class="memdesc:af7bc02326500d6fff2db47cbd0568130"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/W 32) Data Direction Toggle.  <a href="struct_port_group.html#af7bc02326500d6fff2db47cbd0568130">More...</a><br /></td></tr>
<tr class="separator:af7bc02326500d6fff2db47cbd0568130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a865fdbe2a7cb1339868e58d9a244031c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___o_u_t___type.html">PORT_OUT_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a865fdbe2a7cb1339868e58d9a244031c">OUT</a></td></tr>
<tr class="memdesc:a865fdbe2a7cb1339868e58d9a244031c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/W 32) Data Output Value.  <a href="struct_port_group.html#a865fdbe2a7cb1339868e58d9a244031c">More...</a><br /></td></tr>
<tr class="separator:a865fdbe2a7cb1339868e58d9a244031c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a817b54b38d64825d862ae2a5fc6386aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___o_u_t_c_l_r___type.html">PORT_OUTCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a817b54b38d64825d862ae2a5fc6386aa">OUTCLR</a></td></tr>
<tr class="memdesc:a817b54b38d64825d862ae2a5fc6386aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 (R/W 32) Data Output Value Clear.  <a href="struct_port_group.html#a817b54b38d64825d862ae2a5fc6386aa">More...</a><br /></td></tr>
<tr class="separator:a817b54b38d64825d862ae2a5fc6386aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97265e4a39bd1fc6b0f28db7cb9fa4ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___o_u_t_s_e_t___type.html">PORT_OUTSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a97265e4a39bd1fc6b0f28db7cb9fa4ae">OUTSET</a></td></tr>
<tr class="memdesc:a97265e4a39bd1fc6b0f28db7cb9fa4ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x18 (R/W 32) Data Output Value Set.  <a href="struct_port_group.html#a97265e4a39bd1fc6b0f28db7cb9fa4ae">More...</a><br /></td></tr>
<tr class="separator:a97265e4a39bd1fc6b0f28db7cb9fa4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5367798690cf523de14f6a7b16dd6765"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___o_u_t_t_g_l___type.html">PORT_OUTTGL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a5367798690cf523de14f6a7b16dd6765">OUTTGL</a></td></tr>
<tr class="memdesc:a5367798690cf523de14f6a7b16dd6765"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1C (R/W 32) Data Output Value Toggle.  <a href="struct_port_group.html#a5367798690cf523de14f6a7b16dd6765">More...</a><br /></td></tr>
<tr class="separator:a5367798690cf523de14f6a7b16dd6765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98613cc1bfe5fdc666400f0cb4dd9f2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_p_o_r_t___i_n___type.html">PORT_IN_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a98613cc1bfe5fdc666400f0cb4dd9f2e">IN</a></td></tr>
<tr class="memdesc:a98613cc1bfe5fdc666400f0cb4dd9f2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/ 32) Data Input Value.  <a href="struct_port_group.html#a98613cc1bfe5fdc666400f0cb4dd9f2e">More...</a><br /></td></tr>
<tr class="separator:a98613cc1bfe5fdc666400f0cb4dd9f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3e80749252d99d74d682c1df280d2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___c_t_r_l___type.html">PORT_CTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a1a3e80749252d99d74d682c1df280d2c">CTRL</a></td></tr>
<tr class="memdesc:a1a3e80749252d99d74d682c1df280d2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x24 (R/W 32) Control.  <a href="struct_port_group.html#a1a3e80749252d99d74d682c1df280d2c">More...</a><br /></td></tr>
<tr class="separator:a1a3e80749252d99d74d682c1df280d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2db67b1c96ebd644f590b0b0e02b20c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html">PORT_WRCONFIG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a2db67b1c96ebd644f590b0b0e02b20c5">WRCONFIG</a></td></tr>
<tr class="memdesc:a2db67b1c96ebd644f590b0b0e02b20c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x28 ( /W 32) Write Configuration.  <a href="struct_port_group.html#a2db67b1c96ebd644f590b0b0e02b20c5">More...</a><br /></td></tr>
<tr class="separator:a2db67b1c96ebd644f590b0b0e02b20c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65131bdfa98d6b12ee2a696e8e09b293"><td class="memItemLeft" align="right" valign="top"><a class="el" href="samd21e17d_8h.html#a1d0db3e07f77252a0609a01fca7197ae">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a65131bdfa98d6b12ee2a696e8e09b293">Reserved1</a> [0x4]</td></tr>
<tr class="separator:a65131bdfa98d6b12ee2a696e8e09b293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4414227adc97a6b8d01648749157e9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___p_m_u_x___type.html">PORT_PMUX_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#af4414227adc97a6b8d01648749157e9f">PMUX</a> [16]</td></tr>
<tr class="memdesc:af4414227adc97a6b8d01648749157e9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x30 (R/W 8) Peripheral Multiplexing n.  <a href="struct_port_group.html#af4414227adc97a6b8d01648749157e9f">More...</a><br /></td></tr>
<tr class="separator:af4414227adc97a6b8d01648749157e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec7cfd4ffda5e527b61492f2ea10514"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___p_i_n_c_f_g___type.html">PORT_PINCFG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a8ec7cfd4ffda5e527b61492f2ea10514">PINCFG</a> [32]</td></tr>
<tr class="memdesc:a8ec7cfd4ffda5e527b61492f2ea10514"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x40 (R/W 8) Pin Configuration n.  <a href="struct_port_group.html#a8ec7cfd4ffda5e527b61492f2ea10514">More...</a><br /></td></tr>
<tr class="separator:a8ec7cfd4ffda5e527b61492f2ea10514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2421ca8230ebb1ac90f2af6dda04377"><td class="memItemLeft" align="right" valign="top"><a class="el" href="samd21e17d_8h.html#a1d0db3e07f77252a0609a01fca7197ae">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#ae2421ca8230ebb1ac90f2af6dda04377">Reserved2</a> [0x20]</td></tr>
<tr class="separator:ae2421ca8230ebb1ac90f2af6dda04377"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_port_group.html" title="PortGroup hardware registers.">PortGroup</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component_2port_8h_source.html#l00352">352</a> of file <a class="el" href="component_2port_8h_source.html">port.h</a>.</p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a1a3e80749252d99d74d682c1df280d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a3e80749252d99d74d682c1df280d2c">&#9670;&nbsp;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___c_t_r_l___type.html">PORT_CTRL_Type</a> PortGroup::CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x24 (R/W 32) Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2port_8h_source.html#l00362">362</a> of file <a class="el" href="component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a533ab975abaff02b836eb54561ed0a13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a533ab975abaff02b836eb54561ed0a13">&#9670;&nbsp;</a></span>DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___d_i_r___type.html">PORT_DIR_Type</a> PortGroup::DIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 (R/W 32) Data Direction. </p>

<p class="definition">Definition at line <a class="el" href="component_2port_8h_source.html#l00353">353</a> of file <a class="el" href="component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a105f4e4b1a80ff2b68d19f98c58e2c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a105f4e4b1a80ff2b68d19f98c58e2c65">&#9670;&nbsp;</a></span>DIRCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___d_i_r_c_l_r___type.html">PORT_DIRCLR_Type</a> PortGroup::DIRCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x04 (R/W 32) Data Direction Clear. </p>

<p class="definition">Definition at line <a class="el" href="component_2port_8h_source.html#l00354">354</a> of file <a class="el" href="component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a33408604fc6e045323d25d605a895b15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33408604fc6e045323d25d605a895b15">&#9670;&nbsp;</a></span>DIRSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___d_i_r_s_e_t___type.html">PORT_DIRSET_Type</a> PortGroup::DIRSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x08 (R/W 32) Data Direction Set. </p>

<p class="definition">Definition at line <a class="el" href="component_2port_8h_source.html#l00355">355</a> of file <a class="el" href="component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="af7bc02326500d6fff2db47cbd0568130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7bc02326500d6fff2db47cbd0568130">&#9670;&nbsp;</a></span>DIRTGL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___d_i_r_t_g_l___type.html">PORT_DIRTGL_Type</a> PortGroup::DIRTGL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0C (R/W 32) Data Direction Toggle. </p>

<p class="definition">Definition at line <a class="el" href="component_2port_8h_source.html#l00356">356</a> of file <a class="el" href="component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a98613cc1bfe5fdc666400f0cb4dd9f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98613cc1bfe5fdc666400f0cb4dd9f2e">&#9670;&nbsp;</a></span>IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_p_o_r_t___i_n___type.html">PORT_IN_Type</a> PortGroup::IN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x20 (R/ 32) Data Input Value. </p>

<p class="definition">Definition at line <a class="el" href="component_2port_8h_source.html#l00361">361</a> of file <a class="el" href="component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a865fdbe2a7cb1339868e58d9a244031c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a865fdbe2a7cb1339868e58d9a244031c">&#9670;&nbsp;</a></span>OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___o_u_t___type.html">PORT_OUT_Type</a> PortGroup::OUT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x10 (R/W 32) Data Output Value. </p>

<p class="definition">Definition at line <a class="el" href="component_2port_8h_source.html#l00357">357</a> of file <a class="el" href="component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a817b54b38d64825d862ae2a5fc6386aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a817b54b38d64825d862ae2a5fc6386aa">&#9670;&nbsp;</a></span>OUTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___o_u_t_c_l_r___type.html">PORT_OUTCLR_Type</a> PortGroup::OUTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x14 (R/W 32) Data Output Value Clear. </p>

<p class="definition">Definition at line <a class="el" href="component_2port_8h_source.html#l00358">358</a> of file <a class="el" href="component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a97265e4a39bd1fc6b0f28db7cb9fa4ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97265e4a39bd1fc6b0f28db7cb9fa4ae">&#9670;&nbsp;</a></span>OUTSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___o_u_t_s_e_t___type.html">PORT_OUTSET_Type</a> PortGroup::OUTSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x18 (R/W 32) Data Output Value Set. </p>

<p class="definition">Definition at line <a class="el" href="component_2port_8h_source.html#l00359">359</a> of file <a class="el" href="component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a5367798690cf523de14f6a7b16dd6765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5367798690cf523de14f6a7b16dd6765">&#9670;&nbsp;</a></span>OUTTGL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___o_u_t_t_g_l___type.html">PORT_OUTTGL_Type</a> PortGroup::OUTTGL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1C (R/W 32) Data Output Value Toggle. </p>

<p class="definition">Definition at line <a class="el" href="component_2port_8h_source.html#l00360">360</a> of file <a class="el" href="component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a8ec7cfd4ffda5e527b61492f2ea10514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ec7cfd4ffda5e527b61492f2ea10514">&#9670;&nbsp;</a></span>PINCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___p_i_n_c_f_g___type.html">PORT_PINCFG_Type</a> PortGroup::PINCFG[32]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x40 (R/W 8) Pin Configuration n. </p>

<p class="definition">Definition at line <a class="el" href="component_2port_8h_source.html#l00366">366</a> of file <a class="el" href="component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="af4414227adc97a6b8d01648749157e9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4414227adc97a6b8d01648749157e9f">&#9670;&nbsp;</a></span>PMUX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___p_m_u_x___type.html">PORT_PMUX_Type</a> PortGroup::PMUX[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x30 (R/W 8) Peripheral Multiplexing n. </p>

<p class="definition">Definition at line <a class="el" href="component_2port_8h_source.html#l00365">365</a> of file <a class="el" href="component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a65131bdfa98d6b12ee2a696e8e09b293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65131bdfa98d6b12ee2a696e8e09b293">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="samd21e17d_8h.html#a1d0db3e07f77252a0609a01fca7197ae">RoReg8</a> PortGroup::Reserved1[0x4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2port_8h_source.html#l00364">364</a> of file <a class="el" href="component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="ae2421ca8230ebb1ac90f2af6dda04377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2421ca8230ebb1ac90f2af6dda04377">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="samd21e17d_8h.html#a1d0db3e07f77252a0609a01fca7197ae">RoReg8</a> PortGroup::Reserved2[0x20]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2port_8h_source.html#l00367">367</a> of file <a class="el" href="component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<a id="a2db67b1c96ebd644f590b0b0e02b20c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2db67b1c96ebd644f590b0b0e02b20c5">&#9670;&nbsp;</a></span>WRCONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html">PORT_WRCONFIG_Type</a> PortGroup::WRCONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x28 ( /W 32) Write Configuration. </p>

<p class="definition">Definition at line <a class="el" href="component_2port_8h_source.html#l00363">363</a> of file <a class="el" href="component_2port_8h_source.html">port.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/Sambasivam/Downloads/Trapizoidal_Control/samd21d/include/component/<a class="el" href="component_2port_8h_source.html">port.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_port_group.html">PortGroup</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
