
testboardrb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ce8  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08007ec0  08007ec0  00008ec0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f1c  08007f1c  000090cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007f1c  08007f1c  00008f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f24  08007f24  000090cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f24  08007f24  00008f24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007f28  08007f28  00008f28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000cc  20000000  08007f2c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005e0  200000cc  08007ff8  000090cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006ac  08007ff8  000096ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000090cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013d60  00000000  00000000  000090fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dfe  00000000  00000000  0001ce5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f08  00000000  00000000  0001fc60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bca  00000000  00000000  00020b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e2e0  00000000  00000000  00021732  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000147f9  00000000  00000000  0003fa12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ba5eb  00000000  00000000  0005420b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010e7f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d04  00000000  00000000  0010e83c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  00112540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200000cc 	.word	0x200000cc
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08007ea8 	.word	0x08007ea8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200000d0 	.word	0x200000d0
 8000214:	08007ea8 	.word	0x08007ea8

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <selectMuxPin>:
float rawPressureArray[NUM_OF_SENSORS];
float rawTemperatureArray[NUM_OF_SENSORS];

const int selectPins[3] = { GPIO_PIN_10, GPIO_PIN_9, GPIO_PIN_8 };

void selectMuxPin(uint8_t pin) {
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
 800054a:	4603      	mov	r3, r0
 800054c:	71fb      	strb	r3, [r7, #7]
    for (uint8_t j = 0; j < 3; j++) {
 800054e:	2300      	movs	r3, #0
 8000550:	73fb      	strb	r3, [r7, #15]
 8000552:	e021      	b.n	8000598 <selectMuxPin+0x54>
        if (pin & (1 << j)) {
 8000554:	79fa      	ldrb	r2, [r7, #7]
 8000556:	7bfb      	ldrb	r3, [r7, #15]
 8000558:	fa42 f303 	asr.w	r3, r2, r3
 800055c:	f003 0301 	and.w	r3, r3, #1
 8000560:	2b00      	cmp	r3, #0
 8000562:	d00b      	beq.n	800057c <selectMuxPin+0x38>
            HAL_GPIO_WritePin(GPIOA, selectPins[j], GPIO_PIN_SET);
 8000564:	7bfb      	ldrb	r3, [r7, #15]
 8000566:	4a10      	ldr	r2, [pc, #64]	@ (80005a8 <selectMuxPin+0x64>)
 8000568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800056c:	b29b      	uxth	r3, r3
 800056e:	2201      	movs	r2, #1
 8000570:	4619      	mov	r1, r3
 8000572:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000576:	f002 ff2f 	bl	80033d8 <HAL_GPIO_WritePin>
 800057a:	e00a      	b.n	8000592 <selectMuxPin+0x4e>
        } else {
            HAL_GPIO_WritePin(GPIOA, selectPins[j], GPIO_PIN_RESET);
 800057c:	7bfb      	ldrb	r3, [r7, #15]
 800057e:	4a0a      	ldr	r2, [pc, #40]	@ (80005a8 <selectMuxPin+0x64>)
 8000580:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000584:	b29b      	uxth	r3, r3
 8000586:	2200      	movs	r2, #0
 8000588:	4619      	mov	r1, r3
 800058a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800058e:	f002 ff23 	bl	80033d8 <HAL_GPIO_WritePin>
    for (uint8_t j = 0; j < 3; j++) {
 8000592:	7bfb      	ldrb	r3, [r7, #15]
 8000594:	3301      	adds	r3, #1
 8000596:	73fb      	strb	r3, [r7, #15]
 8000598:	7bfb      	ldrb	r3, [r7, #15]
 800059a:	2b02      	cmp	r3, #2
 800059c:	d9da      	bls.n	8000554 <selectMuxPin+0x10>
        }
    }
}
 800059e:	bf00      	nop
 80005a0:	bf00      	nop
 80005a2:	3710      	adds	r7, #16
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	08007ed0 	.word	0x08007ed0

080005ac <muxInit>:

void muxInit() {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80005b2:	2200      	movs	r2, #0
 80005b4:	2180      	movs	r1, #128	@ 0x80
 80005b6:	480e      	ldr	r0, [pc, #56]	@ (80005f0 <muxInit+0x44>)
 80005b8:	f002 ff0e 	bl	80033d8 <HAL_GPIO_WritePin>

    // Initialize MUX
    for (uint8_t i = 0; i < 3; i++) {
 80005bc:	2300      	movs	r3, #0
 80005be:	71fb      	strb	r3, [r7, #7]
 80005c0:	e00d      	b.n	80005de <muxInit+0x32>
        HAL_GPIO_WritePin(GPIOA, selectPins[i], GPIO_PIN_SET);
 80005c2:	79fb      	ldrb	r3, [r7, #7]
 80005c4:	4a0b      	ldr	r2, [pc, #44]	@ (80005f4 <muxInit+0x48>)
 80005c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005ca:	b29b      	uxth	r3, r3
 80005cc:	2201      	movs	r2, #1
 80005ce:	4619      	mov	r1, r3
 80005d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005d4:	f002 ff00 	bl	80033d8 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 3; i++) {
 80005d8:	79fb      	ldrb	r3, [r7, #7]
 80005da:	3301      	adds	r3, #1
 80005dc:	71fb      	strb	r3, [r7, #7]
 80005de:	79fb      	ldrb	r3, [r7, #7]
 80005e0:	2b02      	cmp	r3, #2
 80005e2:	d9ee      	bls.n	80005c2 <muxInit+0x16>
    }
}
 80005e4:	bf00      	nop
 80005e6:	bf00      	nop
 80005e8:	3708      	adds	r7, #8
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	48000800 	.word	0x48000800
 80005f4:	08007ed0 	.word	0x08007ed0

080005f8 <startSensorReadSequence>:

void startSensorReadSequence() {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
    currentSensor = 0;
 80005fe:	4b13      	ldr	r3, [pc, #76]	@ (800064c <startSensorReadSequence+0x54>)
 8000600:	2200      	movs	r2, #0
 8000602:	701a      	strb	r2, [r3, #0]
    dmaStep = 0;
 8000604:	4b12      	ldr	r3, [pc, #72]	@ (8000650 <startSensorReadSequence+0x58>)
 8000606:	2200      	movs	r2, #0
 8000608:	701a      	strb	r2, [r3, #0]
    selectMuxPin(currentSensor);
 800060a:	4b10      	ldr	r3, [pc, #64]	@ (800064c <startSensorReadSequence+0x54>)
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	b2db      	uxtb	r3, r3
 8000610:	4618      	mov	r0, r3
 8000612:	f7ff ff97 	bl	8000544 <selectMuxPin>

    for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 8000616:	2300      	movs	r3, #0
 8000618:	607b      	str	r3, [r7, #4]
 800061a:	e00b      	b.n	8000634 <startSensorReadSequence+0x3c>
        if (HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, instructionArray, 2) == HAL_OK) {
 800061c:	2302      	movs	r3, #2
 800061e:	4a0d      	ldr	r2, [pc, #52]	@ (8000654 <startSensorReadSequence+0x5c>)
 8000620:	21fe      	movs	r1, #254	@ 0xfe
 8000622:	480d      	ldr	r0, [pc, #52]	@ (8000658 <startSensorReadSequence+0x60>)
 8000624:	f002 ffd4 	bl	80035d0 <HAL_I2C_Master_Transmit_DMA>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d009      	beq.n	8000642 <startSensorReadSequence+0x4a>
    for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	3301      	adds	r3, #1
 8000632:	607b      	str	r3, [r7, #4]
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	2b02      	cmp	r3, #2
 8000638:	ddf0      	ble.n	800061c <startSensorReadSequence+0x24>
            return;
        }
    }

    // Skip to next sensor on repeated failure
    HAL_I2C_ErrorCallback(&hi2c3);
 800063a:	4807      	ldr	r0, [pc, #28]	@ (8000658 <startSensorReadSequence+0x60>)
 800063c:	f000 f8e0 	bl	8000800 <HAL_I2C_ErrorCallback>
 8000640:	e000      	b.n	8000644 <startSensorReadSequence+0x4c>
            return;
 8000642:	bf00      	nop
}
 8000644:	3708      	adds	r7, #8
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	200000e8 	.word	0x200000e8
 8000650:	200000e9 	.word	0x200000e9
 8000654:	20000000 	.word	0x20000000
 8000658:	20000200 	.word	0x20000200

0800065c <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 800065c:	b580      	push	{r7, lr}
 800065e:	b086      	sub	sp, #24
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c3) return;
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	4a25      	ldr	r2, [pc, #148]	@ (80006fc <HAL_I2C_MasterTxCpltCallback+0xa0>)
 8000668:	4293      	cmp	r3, r2
 800066a:	d13f      	bne.n	80006ec <HAL_I2C_MasterTxCpltCallback+0x90>

    HAL_StatusTypeDef status;

    if (dmaStep == 0) {
 800066c:	4b24      	ldr	r3, [pc, #144]	@ (8000700 <HAL_I2C_MasterTxCpltCallback+0xa4>)
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	b2db      	uxtb	r3, r3
 8000672:	2b00      	cmp	r3, #0
 8000674:	d11a      	bne.n	80006ac <HAL_I2C_MasterTxCpltCallback+0x50>
        dmaStep = 1;
 8000676:	4b22      	ldr	r3, [pc, #136]	@ (8000700 <HAL_I2C_MasterTxCpltCallback+0xa4>)
 8000678:	2201      	movs	r2, #1
 800067a:	701a      	strb	r2, [r3, #0]
        for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 800067c:	2300      	movs	r3, #0
 800067e:	617b      	str	r3, [r7, #20]
 8000680:	e00d      	b.n	800069e <HAL_I2C_MasterTxCpltCallback+0x42>
            status = HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, addressArray, 1);
 8000682:	2301      	movs	r3, #1
 8000684:	4a1f      	ldr	r2, [pc, #124]	@ (8000704 <HAL_I2C_MasterTxCpltCallback+0xa8>)
 8000686:	21fe      	movs	r1, #254	@ 0xfe
 8000688:	481c      	ldr	r0, [pc, #112]	@ (80006fc <HAL_I2C_MasterTxCpltCallback+0xa0>)
 800068a:	f002 ffa1 	bl	80035d0 <HAL_I2C_Master_Transmit_DMA>
 800068e:	4603      	mov	r3, r0
 8000690:	73fb      	strb	r3, [r7, #15]
            if (status == HAL_OK) return;
 8000692:	7bfb      	ldrb	r3, [r7, #15]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d02b      	beq.n	80006f0 <HAL_I2C_MasterTxCpltCallback+0x94>
        for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 8000698:	697b      	ldr	r3, [r7, #20]
 800069a:	3301      	adds	r3, #1
 800069c:	617b      	str	r3, [r7, #20]
 800069e:	697b      	ldr	r3, [r7, #20]
 80006a0:	2b02      	cmp	r3, #2
 80006a2:	ddee      	ble.n	8000682 <HAL_I2C_MasterTxCpltCallback+0x26>
        }
        HAL_I2C_ErrorCallback(hi2c);
 80006a4:	6878      	ldr	r0, [r7, #4]
 80006a6:	f000 f8ab 	bl	8000800 <HAL_I2C_ErrorCallback>
 80006aa:	e024      	b.n	80006f6 <HAL_I2C_MasterTxCpltCallback+0x9a>

    } else if (dmaStep == 1) {
 80006ac:	4b14      	ldr	r3, [pc, #80]	@ (8000700 <HAL_I2C_MasterTxCpltCallback+0xa4>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	2b01      	cmp	r3, #1
 80006b4:	d11f      	bne.n	80006f6 <HAL_I2C_MasterTxCpltCallback+0x9a>
        dmaStep = 2;
 80006b6:	4b12      	ldr	r3, [pc, #72]	@ (8000700 <HAL_I2C_MasterTxCpltCallback+0xa4>)
 80006b8:	2202      	movs	r2, #2
 80006ba:	701a      	strb	r2, [r3, #0]
        for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 80006bc:	2300      	movs	r3, #0
 80006be:	613b      	str	r3, [r7, #16]
 80006c0:	e00d      	b.n	80006de <HAL_I2C_MasterTxCpltCallback+0x82>
            status = HAL_I2C_Master_Receive_DMA(&hi2c3, 0x7F << 1, receiveArray, 5);
 80006c2:	2305      	movs	r3, #5
 80006c4:	4a10      	ldr	r2, [pc, #64]	@ (8000708 <HAL_I2C_MasterTxCpltCallback+0xac>)
 80006c6:	21fe      	movs	r1, #254	@ 0xfe
 80006c8:	480c      	ldr	r0, [pc, #48]	@ (80006fc <HAL_I2C_MasterTxCpltCallback+0xa0>)
 80006ca:	f003 f895 	bl	80037f8 <HAL_I2C_Master_Receive_DMA>
 80006ce:	4603      	mov	r3, r0
 80006d0:	73fb      	strb	r3, [r7, #15]
            if (status == HAL_OK) return;
 80006d2:	7bfb      	ldrb	r3, [r7, #15]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d00d      	beq.n	80006f4 <HAL_I2C_MasterTxCpltCallback+0x98>
        for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 80006d8:	693b      	ldr	r3, [r7, #16]
 80006da:	3301      	adds	r3, #1
 80006dc:	613b      	str	r3, [r7, #16]
 80006de:	693b      	ldr	r3, [r7, #16]
 80006e0:	2b02      	cmp	r3, #2
 80006e2:	ddee      	ble.n	80006c2 <HAL_I2C_MasterTxCpltCallback+0x66>
        }
        HAL_I2C_ErrorCallback(hi2c);
 80006e4:	6878      	ldr	r0, [r7, #4]
 80006e6:	f000 f88b 	bl	8000800 <HAL_I2C_ErrorCallback>
 80006ea:	e004      	b.n	80006f6 <HAL_I2C_MasterTxCpltCallback+0x9a>
    if (hi2c != &hi2c3) return;
 80006ec:	bf00      	nop
 80006ee:	e002      	b.n	80006f6 <HAL_I2C_MasterTxCpltCallback+0x9a>
            if (status == HAL_OK) return;
 80006f0:	bf00      	nop
 80006f2:	e000      	b.n	80006f6 <HAL_I2C_MasterTxCpltCallback+0x9a>
            if (status == HAL_OK) return;
 80006f4:	bf00      	nop
    }
}
 80006f6:	3718      	adds	r7, #24
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	20000200 	.word	0x20000200
 8000700:	200000e9 	.word	0x200000e9
 8000704:	20000004 	.word	0x20000004
 8000708:	200000ec 	.word	0x200000ec

0800070c <HAL_I2C_MasterRxCpltCallback>:


void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 800070c:	b580      	push	{r7, lr}
 800070e:	b086      	sub	sp, #24
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c3) return;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	4a33      	ldr	r2, [pc, #204]	@ (80007e4 <HAL_I2C_MasterRxCpltCallback+0xd8>)
 8000718:	4293      	cmp	r3, r2
 800071a:	d15c      	bne.n	80007d6 <HAL_I2C_MasterRxCpltCallback+0xca>

    // Extract raw data from receiveArray
    uint32_t rawPressure = (receiveArray[0] << 16) | (receiveArray[1] << 8) | receiveArray[2];
 800071c:	4b32      	ldr	r3, [pc, #200]	@ (80007e8 <HAL_I2C_MasterRxCpltCallback+0xdc>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	041a      	lsls	r2, r3, #16
 8000722:	4b31      	ldr	r3, [pc, #196]	@ (80007e8 <HAL_I2C_MasterRxCpltCallback+0xdc>)
 8000724:	785b      	ldrb	r3, [r3, #1]
 8000726:	021b      	lsls	r3, r3, #8
 8000728:	4313      	orrs	r3, r2
 800072a:	4a2f      	ldr	r2, [pc, #188]	@ (80007e8 <HAL_I2C_MasterRxCpltCallback+0xdc>)
 800072c:	7892      	ldrb	r2, [r2, #2]
 800072e:	4313      	orrs	r3, r2
 8000730:	613b      	str	r3, [r7, #16]
    uint16_t rawTemperature = (receiveArray[3] << 8) | receiveArray[4];
 8000732:	4b2d      	ldr	r3, [pc, #180]	@ (80007e8 <HAL_I2C_MasterRxCpltCallback+0xdc>)
 8000734:	78db      	ldrb	r3, [r3, #3]
 8000736:	b21b      	sxth	r3, r3
 8000738:	021b      	lsls	r3, r3, #8
 800073a:	b21a      	sxth	r2, r3
 800073c:	4b2a      	ldr	r3, [pc, #168]	@ (80007e8 <HAL_I2C_MasterRxCpltCallback+0xdc>)
 800073e:	791b      	ldrb	r3, [r3, #4]
 8000740:	b21b      	sxth	r3, r3
 8000742:	4313      	orrs	r3, r2
 8000744:	b21b      	sxth	r3, r3
 8000746:	81fb      	strh	r3, [r7, #14]

    rawPressureArray[currentSensor] = rawPressure;
 8000748:	4b28      	ldr	r3, [pc, #160]	@ (80007ec <HAL_I2C_MasterRxCpltCallback+0xe0>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	b2db      	uxtb	r3, r3
 800074e:	693a      	ldr	r2, [r7, #16]
 8000750:	ee07 2a90 	vmov	s15, r2
 8000754:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000758:	4a25      	ldr	r2, [pc, #148]	@ (80007f0 <HAL_I2C_MasterRxCpltCallback+0xe4>)
 800075a:	009b      	lsls	r3, r3, #2
 800075c:	4413      	add	r3, r2
 800075e:	edc3 7a00 	vstr	s15, [r3]
    rawTemperatureArray[currentSensor] = rawTemperature;
 8000762:	4b22      	ldr	r3, [pc, #136]	@ (80007ec <HAL_I2C_MasterRxCpltCallback+0xe0>)
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	b2db      	uxtb	r3, r3
 8000768:	89fa      	ldrh	r2, [r7, #14]
 800076a:	ee07 2a90 	vmov	s15, r2
 800076e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000772:	4a20      	ldr	r2, [pc, #128]	@ (80007f4 <HAL_I2C_MasterRxCpltCallback+0xe8>)
 8000774:	009b      	lsls	r3, r3, #2
 8000776:	4413      	add	r3, r2
 8000778:	edc3 7a00 	vstr	s15, [r3]

    currentSensor = (currentSensor + 1) % NUM_OF_SENSORS;
 800077c:	4b1b      	ldr	r3, [pc, #108]	@ (80007ec <HAL_I2C_MasterRxCpltCallback+0xe0>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	b2db      	uxtb	r3, r3
 8000782:	3301      	adds	r3, #1
 8000784:	425a      	negs	r2, r3
 8000786:	f003 0303 	and.w	r3, r3, #3
 800078a:	f002 0203 	and.w	r2, r2, #3
 800078e:	bf58      	it	pl
 8000790:	4253      	negpl	r3, r2
 8000792:	b2da      	uxtb	r2, r3
 8000794:	4b15      	ldr	r3, [pc, #84]	@ (80007ec <HAL_I2C_MasterRxCpltCallback+0xe0>)
 8000796:	701a      	strb	r2, [r3, #0]
    dmaStep = 0;
 8000798:	4b17      	ldr	r3, [pc, #92]	@ (80007f8 <HAL_I2C_MasterRxCpltCallback+0xec>)
 800079a:	2200      	movs	r2, #0
 800079c:	701a      	strb	r2, [r3, #0]
    selectMuxPin(currentSensor);
 800079e:	4b13      	ldr	r3, [pc, #76]	@ (80007ec <HAL_I2C_MasterRxCpltCallback+0xe0>)
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	4618      	mov	r0, r3
 80007a6:	f7ff fecd 	bl	8000544 <selectMuxPin>

    for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 80007aa:	2300      	movs	r3, #0
 80007ac:	617b      	str	r3, [r7, #20]
 80007ae:	e00b      	b.n	80007c8 <HAL_I2C_MasterRxCpltCallback+0xbc>
        if (HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, instructionArray, 2) == HAL_OK) {
 80007b0:	2302      	movs	r3, #2
 80007b2:	4a12      	ldr	r2, [pc, #72]	@ (80007fc <HAL_I2C_MasterRxCpltCallback+0xf0>)
 80007b4:	21fe      	movs	r1, #254	@ 0xfe
 80007b6:	480b      	ldr	r0, [pc, #44]	@ (80007e4 <HAL_I2C_MasterRxCpltCallback+0xd8>)
 80007b8:	f002 ff0a 	bl	80035d0 <HAL_I2C_Master_Transmit_DMA>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d00b      	beq.n	80007da <HAL_I2C_MasterRxCpltCallback+0xce>
    for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 80007c2:	697b      	ldr	r3, [r7, #20]
 80007c4:	3301      	adds	r3, #1
 80007c6:	617b      	str	r3, [r7, #20]
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	2b02      	cmp	r3, #2
 80007cc:	ddf0      	ble.n	80007b0 <HAL_I2C_MasterRxCpltCallback+0xa4>
            return;
        }
    }

    HAL_I2C_ErrorCallback(hi2c);
 80007ce:	6878      	ldr	r0, [r7, #4]
 80007d0:	f000 f816 	bl	8000800 <HAL_I2C_ErrorCallback>
 80007d4:	e002      	b.n	80007dc <HAL_I2C_MasterRxCpltCallback+0xd0>
    if (hi2c != &hi2c3) return;
 80007d6:	bf00      	nop
 80007d8:	e000      	b.n	80007dc <HAL_I2C_MasterRxCpltCallback+0xd0>
            return;
 80007da:	bf00      	nop
}
 80007dc:	3718      	adds	r7, #24
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	20000200 	.word	0x20000200
 80007e8:	200000ec 	.word	0x200000ec
 80007ec:	200000e8 	.word	0x200000e8
 80007f0:	200001b4 	.word	0x200001b4
 80007f4:	200001c4 	.word	0x200001c4
 80007f8:	200000e9 	.word	0x200000e9
 80007fc:	20000000 	.word	0x20000000

08000800 <HAL_I2C_ErrorCallback>:



void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c3) return;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	4a15      	ldr	r2, [pc, #84]	@ (8000860 <HAL_I2C_ErrorCallback+0x60>)
 800080c:	4293      	cmp	r3, r2
 800080e:	d123      	bne.n	8000858 <HAL_I2C_ErrorCallback+0x58>

    HAL_I2C_DeInit(hi2c);
 8000810:	6878      	ldr	r0, [r7, #4]
 8000812:	f002 feae 	bl	8003572 <HAL_I2C_DeInit>
    HAL_I2C_Init(hi2c);
 8000816:	6878      	ldr	r0, [r7, #4]
 8000818:	f002 fe10 	bl	800343c <HAL_I2C_Init>

    currentSensor = (currentSensor + 1) % NUM_OF_SENSORS;
 800081c:	4b11      	ldr	r3, [pc, #68]	@ (8000864 <HAL_I2C_ErrorCallback+0x64>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	b2db      	uxtb	r3, r3
 8000822:	3301      	adds	r3, #1
 8000824:	425a      	negs	r2, r3
 8000826:	f003 0303 	and.w	r3, r3, #3
 800082a:	f002 0203 	and.w	r2, r2, #3
 800082e:	bf58      	it	pl
 8000830:	4253      	negpl	r3, r2
 8000832:	b2da      	uxtb	r2, r3
 8000834:	4b0b      	ldr	r3, [pc, #44]	@ (8000864 <HAL_I2C_ErrorCallback+0x64>)
 8000836:	701a      	strb	r2, [r3, #0]
    dmaStep = 0;
 8000838:	4b0b      	ldr	r3, [pc, #44]	@ (8000868 <HAL_I2C_ErrorCallback+0x68>)
 800083a:	2200      	movs	r2, #0
 800083c:	701a      	strb	r2, [r3, #0]
    selectMuxPin(currentSensor);
 800083e:	4b09      	ldr	r3, [pc, #36]	@ (8000864 <HAL_I2C_ErrorCallback+0x64>)
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	b2db      	uxtb	r3, r3
 8000844:	4618      	mov	r0, r3
 8000846:	f7ff fe7d 	bl	8000544 <selectMuxPin>
    HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, instructionArray, 2);
 800084a:	2302      	movs	r3, #2
 800084c:	4a07      	ldr	r2, [pc, #28]	@ (800086c <HAL_I2C_ErrorCallback+0x6c>)
 800084e:	21fe      	movs	r1, #254	@ 0xfe
 8000850:	4803      	ldr	r0, [pc, #12]	@ (8000860 <HAL_I2C_ErrorCallback+0x60>)
 8000852:	f002 febd 	bl	80035d0 <HAL_I2C_Master_Transmit_DMA>
 8000856:	e000      	b.n	800085a <HAL_I2C_ErrorCallback+0x5a>
    if (hi2c != &hi2c3) return;
 8000858:	bf00      	nop
}
 800085a:	3708      	adds	r7, #8
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	20000200 	.word	0x20000200
 8000864:	200000e8 	.word	0x200000e8
 8000868:	200000e9 	.word	0x200000e9
 800086c:	20000000 	.word	0x20000000

08000870 <ProcessSensorData>:

void ProcessSensorData(uint8_t sensorIndex) {
 8000870:	b4b0      	push	{r4, r5, r7}
 8000872:	b091      	sub	sp, #68	@ 0x44
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	71fb      	strb	r3, [r7, #7]
    uint32_t rawPressure = rawPressureArray[sensorIndex];
 800087a:	79fb      	ldrb	r3, [r7, #7]
 800087c:	4aac      	ldr	r2, [pc, #688]	@ (8000b30 <ProcessSensorData+0x2c0>)
 800087e:	009b      	lsls	r3, r3, #2
 8000880:	4413      	add	r3, r2
 8000882:	edd3 7a00 	vldr	s15, [r3]
 8000886:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800088a:	ee17 3a90 	vmov	r3, s15
 800088e:	627b      	str	r3, [r7, #36]	@ 0x24
    uint16_t rawTemperature = rawTemperatureArray[sensorIndex];
 8000890:	79fb      	ldrb	r3, [r7, #7]
 8000892:	4aa8      	ldr	r2, [pc, #672]	@ (8000b34 <ProcessSensorData+0x2c4>)
 8000894:	009b      	lsls	r3, r3, #2
 8000896:	4413      	add	r3, r2
 8000898:	edd3 7a00 	vldr	s15, [r3]
 800089c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80008a0:	ee17 3a90 	vmov	r3, s15
 80008a4:	847b      	strh	r3, [r7, #34]	@ 0x22

    float fpressureData = (float)rawPressure;
 80008a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008a8:	ee07 3a90 	vmov	s15, r3
 80008ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80008b0:	edc7 7a07 	vstr	s15, [r7, #28]
    float fpressureData2;

    if (fpressureData >= 8388608.0f) {
 80008b4:	edd7 7a07 	vldr	s15, [r7, #28]
 80008b8:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 8000b38 <ProcessSensorData+0x2c8>
 80008bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008c4:	db18      	blt.n	80008f8 <ProcessSensorData+0x88>
        fpressureData2 = (fpressureData - 16777216.0f) * Fullscale_P * calibration[sensorIndex] / 8388608.0f;
 80008c6:	edd7 7a07 	vldr	s15, [r7, #28]
 80008ca:	ed9f 7a9c 	vldr	s14, [pc, #624]	@ 8000b3c <ProcessSensorData+0x2cc>
 80008ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80008d2:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 8000b40 <ProcessSensorData+0x2d0>
 80008d6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	4a99      	ldr	r2, [pc, #612]	@ (8000b44 <ProcessSensorData+0x2d4>)
 80008de:	009b      	lsls	r3, r3, #2
 80008e0:	4413      	add	r3, r2
 80008e2:	edd3 7a00 	vldr	s15, [r3]
 80008e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80008ea:	eddf 6a93 	vldr	s13, [pc, #588]	@ 8000b38 <ProcessSensorData+0x2c8>
 80008ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80008f2:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
 80008f6:	e013      	b.n	8000920 <ProcessSensorData+0xb0>
    } else {
        fpressureData2 = fpressureData * Fullscale_P * calibration[sensorIndex] / 8388608.0f;
 80008f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80008fc:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 8000b40 <ProcessSensorData+0x2d0>
 8000900:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	4a8f      	ldr	r2, [pc, #572]	@ (8000b44 <ProcessSensorData+0x2d4>)
 8000908:	009b      	lsls	r3, r3, #2
 800090a:	4413      	add	r3, r2
 800090c:	edd3 7a00 	vldr	s15, [r3]
 8000910:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000914:	eddf 6a88 	vldr	s13, [pc, #544]	@ 8000b38 <ProcessSensorData+0x2c8>
 8000918:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800091c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    }

    // Ignore negative pressure
    if (fpressureData2 < 0.0f) {
 8000920:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000924:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800092c:	d532      	bpl.n	8000994 <ProcessSensorData+0x124>
        // Optional: shift the array but insert 0 or keep previous value
        for (uint8_t j = 0; j < RUNAVGAM - 1; j++) {
 800092e:	2300      	movs	r3, #0
 8000930:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8000934:	e01b      	b.n	800096e <ProcessSensorData+0xfe>
            runningAveragePressure[sensorIndex][j] = runningAveragePressure[sensorIndex][j + 1];
 8000936:	79f9      	ldrb	r1, [r7, #7]
 8000938:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800093c:	1c5c      	adds	r4, r3, #1
 800093e:	79fa      	ldrb	r2, [r7, #7]
 8000940:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8000944:	4d80      	ldr	r5, [pc, #512]	@ (8000b48 <ProcessSensorData+0x2d8>)
 8000946:	460b      	mov	r3, r1
 8000948:	009b      	lsls	r3, r3, #2
 800094a:	440b      	add	r3, r1
 800094c:	4423      	add	r3, r4
 800094e:	009b      	lsls	r3, r3, #2
 8000950:	442b      	add	r3, r5
 8000952:	6819      	ldr	r1, [r3, #0]
 8000954:	4c7c      	ldr	r4, [pc, #496]	@ (8000b48 <ProcessSensorData+0x2d8>)
 8000956:	4613      	mov	r3, r2
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	4413      	add	r3, r2
 800095c:	4403      	add	r3, r0
 800095e:	009b      	lsls	r3, r3, #2
 8000960:	4423      	add	r3, r4
 8000962:	6019      	str	r1, [r3, #0]
        for (uint8_t j = 0; j < RUNAVGAM - 1; j++) {
 8000964:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000968:	3301      	adds	r3, #1
 800096a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 800096e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000972:	2b03      	cmp	r3, #3
 8000974:	d9df      	bls.n	8000936 <ProcessSensorData+0xc6>
        }
        runningAveragePressure[sensorIndex][RUNAVGAM - 1] = pressureArray[sensorIndex]; // keep last avg
 8000976:	79fb      	ldrb	r3, [r7, #7]
 8000978:	79fa      	ldrb	r2, [r7, #7]
 800097a:	4974      	ldr	r1, [pc, #464]	@ (8000b4c <ProcessSensorData+0x2dc>)
 800097c:	009b      	lsls	r3, r3, #2
 800097e:	440b      	add	r3, r1
 8000980:	6819      	ldr	r1, [r3, #0]
 8000982:	4871      	ldr	r0, [pc, #452]	@ (8000b48 <ProcessSensorData+0x2d8>)
 8000984:	4613      	mov	r3, r2
 8000986:	009b      	lsls	r3, r3, #2
 8000988:	4413      	add	r3, r2
 800098a:	009b      	lsls	r3, r3, #2
 800098c:	4403      	add	r3, r0
 800098e:	3310      	adds	r3, #16
 8000990:	6019      	str	r1, [r3, #0]
        return;
 8000992:	e0c8      	b.n	8000b26 <ProcessSensorData+0x2b6>
    }

    float truePressure = fpressureData2;
 8000994:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000996:	61bb      	str	r3, [r7, #24]
    float pressureSum = 0.0f;
 8000998:	f04f 0300 	mov.w	r3, #0
 800099c:	637b      	str	r3, [r7, #52]	@ 0x34

    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 800099e:	2300      	movs	r3, #0
 80009a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80009a4:	e03e      	b.n	8000a24 <ProcessSensorData+0x1b4>
        if (j == RUNAVGAM - 1) {
 80009a6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80009aa:	2b04      	cmp	r3, #4
 80009ac:	d10c      	bne.n	80009c8 <ProcessSensorData+0x158>
            runningAveragePressure[sensorIndex][j] = truePressure;
 80009ae:	79fa      	ldrb	r2, [r7, #7]
 80009b0:	f897 1033 	ldrb.w	r1, [r7, #51]	@ 0x33
 80009b4:	4864      	ldr	r0, [pc, #400]	@ (8000b48 <ProcessSensorData+0x2d8>)
 80009b6:	4613      	mov	r3, r2
 80009b8:	009b      	lsls	r3, r3, #2
 80009ba:	4413      	add	r3, r2
 80009bc:	440b      	add	r3, r1
 80009be:	009b      	lsls	r3, r3, #2
 80009c0:	4403      	add	r3, r0
 80009c2:	69ba      	ldr	r2, [r7, #24]
 80009c4:	601a      	str	r2, [r3, #0]
 80009c6:	e016      	b.n	80009f6 <ProcessSensorData+0x186>
        } else {
            runningAveragePressure[sensorIndex][j] = runningAveragePressure[sensorIndex][j + 1];
 80009c8:	79f9      	ldrb	r1, [r7, #7]
 80009ca:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80009ce:	1c5c      	adds	r4, r3, #1
 80009d0:	79fa      	ldrb	r2, [r7, #7]
 80009d2:	f897 0033 	ldrb.w	r0, [r7, #51]	@ 0x33
 80009d6:	4d5c      	ldr	r5, [pc, #368]	@ (8000b48 <ProcessSensorData+0x2d8>)
 80009d8:	460b      	mov	r3, r1
 80009da:	009b      	lsls	r3, r3, #2
 80009dc:	440b      	add	r3, r1
 80009de:	4423      	add	r3, r4
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	442b      	add	r3, r5
 80009e4:	6819      	ldr	r1, [r3, #0]
 80009e6:	4c58      	ldr	r4, [pc, #352]	@ (8000b48 <ProcessSensorData+0x2d8>)
 80009e8:	4613      	mov	r3, r2
 80009ea:	009b      	lsls	r3, r3, #2
 80009ec:	4413      	add	r3, r2
 80009ee:	4403      	add	r3, r0
 80009f0:	009b      	lsls	r3, r3, #2
 80009f2:	4423      	add	r3, r4
 80009f4:	6019      	str	r1, [r3, #0]
        }
        pressureSum += runningAveragePressure[sensorIndex][j];
 80009f6:	79fa      	ldrb	r2, [r7, #7]
 80009f8:	f897 1033 	ldrb.w	r1, [r7, #51]	@ 0x33
 80009fc:	4852      	ldr	r0, [pc, #328]	@ (8000b48 <ProcessSensorData+0x2d8>)
 80009fe:	4613      	mov	r3, r2
 8000a00:	009b      	lsls	r3, r3, #2
 8000a02:	4413      	add	r3, r2
 8000a04:	440b      	add	r3, r1
 8000a06:	009b      	lsls	r3, r3, #2
 8000a08:	4403      	add	r3, r0
 8000a0a:	edd3 7a00 	vldr	s15, [r3]
 8000a0e:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8000a12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a16:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 8000a1a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000a1e:	3301      	adds	r3, #1
 8000a20:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8000a24:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000a28:	2b04      	cmp	r3, #4
 8000a2a:	d9bc      	bls.n	80009a6 <ProcessSensorData+0x136>
    }

    float pressureAverage = pressureSum / RUNAVGAM;
 8000a2c:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8000a30:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8000a34:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a38:	edc7 7a05 	vstr	s15, [r7, #20]

    float ftemperature = (float)rawTemperature;
 8000a3c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000a3e:	ee07 3a90 	vmov	s15, r3
 8000a42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a46:	edc7 7a04 	vstr	s15, [r7, #16]
    float trueTemperature = ftemperature / 256.0f * tempcal[sensorIndex];
 8000a4a:	edd7 7a04 	vldr	s15, [r7, #16]
 8000a4e:	eddf 6a40 	vldr	s13, [pc, #256]	@ 8000b50 <ProcessSensorData+0x2e0>
 8000a52:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000a56:	79fb      	ldrb	r3, [r7, #7]
 8000a58:	4a3e      	ldr	r2, [pc, #248]	@ (8000b54 <ProcessSensorData+0x2e4>)
 8000a5a:	009b      	lsls	r3, r3, #2
 8000a5c:	4413      	add	r3, r2
 8000a5e:	edd3 7a00 	vldr	s15, [r3]
 8000a62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a66:	edc7 7a03 	vstr	s15, [r7, #12]
    float temperatureSum = 0.0f;
 8000a6a:	f04f 0300 	mov.w	r3, #0
 8000a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 8000a70:	2300      	movs	r3, #0
 8000a72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8000a76:	e03e      	b.n	8000af6 <ProcessSensorData+0x286>
        if (j == RUNAVGAM - 1) {
 8000a78:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000a7c:	2b04      	cmp	r3, #4
 8000a7e:	d10c      	bne.n	8000a9a <ProcessSensorData+0x22a>
            runningAverageTemperature[sensorIndex][j] = trueTemperature;
 8000a80:	79fa      	ldrb	r2, [r7, #7]
 8000a82:	f897 102b 	ldrb.w	r1, [r7, #43]	@ 0x2b
 8000a86:	4834      	ldr	r0, [pc, #208]	@ (8000b58 <ProcessSensorData+0x2e8>)
 8000a88:	4613      	mov	r3, r2
 8000a8a:	009b      	lsls	r3, r3, #2
 8000a8c:	4413      	add	r3, r2
 8000a8e:	440b      	add	r3, r1
 8000a90:	009b      	lsls	r3, r3, #2
 8000a92:	4403      	add	r3, r0
 8000a94:	68fa      	ldr	r2, [r7, #12]
 8000a96:	601a      	str	r2, [r3, #0]
 8000a98:	e016      	b.n	8000ac8 <ProcessSensorData+0x258>
        } else {
            runningAverageTemperature[sensorIndex][j] = runningAverageTemperature[sensorIndex][j + 1];
 8000a9a:	79f9      	ldrb	r1, [r7, #7]
 8000a9c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000aa0:	1c5c      	adds	r4, r3, #1
 8000aa2:	79fa      	ldrb	r2, [r7, #7]
 8000aa4:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 8000aa8:	4d2b      	ldr	r5, [pc, #172]	@ (8000b58 <ProcessSensorData+0x2e8>)
 8000aaa:	460b      	mov	r3, r1
 8000aac:	009b      	lsls	r3, r3, #2
 8000aae:	440b      	add	r3, r1
 8000ab0:	4423      	add	r3, r4
 8000ab2:	009b      	lsls	r3, r3, #2
 8000ab4:	442b      	add	r3, r5
 8000ab6:	6819      	ldr	r1, [r3, #0]
 8000ab8:	4c27      	ldr	r4, [pc, #156]	@ (8000b58 <ProcessSensorData+0x2e8>)
 8000aba:	4613      	mov	r3, r2
 8000abc:	009b      	lsls	r3, r3, #2
 8000abe:	4413      	add	r3, r2
 8000ac0:	4403      	add	r3, r0
 8000ac2:	009b      	lsls	r3, r3, #2
 8000ac4:	4423      	add	r3, r4
 8000ac6:	6019      	str	r1, [r3, #0]
        }
        temperatureSum += runningAverageTemperature[sensorIndex][j];
 8000ac8:	79fa      	ldrb	r2, [r7, #7]
 8000aca:	f897 102b 	ldrb.w	r1, [r7, #43]	@ 0x2b
 8000ace:	4822      	ldr	r0, [pc, #136]	@ (8000b58 <ProcessSensorData+0x2e8>)
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	009b      	lsls	r3, r3, #2
 8000ad4:	4413      	add	r3, r2
 8000ad6:	440b      	add	r3, r1
 8000ad8:	009b      	lsls	r3, r3, #2
 8000ada:	4403      	add	r3, r0
 8000adc:	edd3 7a00 	vldr	s15, [r3]
 8000ae0:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000ae4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ae8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 8000aec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000af0:	3301      	adds	r3, #1
 8000af2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8000af6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000afa:	2b04      	cmp	r3, #4
 8000afc:	d9bc      	bls.n	8000a78 <ProcessSensorData+0x208>
    }

    float temperatureAverage = temperatureSum / RUNAVGAM;
 8000afe:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000b02:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8000b06:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b0a:	edc7 7a02 	vstr	s15, [r7, #8]

    pressureArray[sensorIndex] = pressureAverage;
 8000b0e:	79fb      	ldrb	r3, [r7, #7]
 8000b10:	4a0e      	ldr	r2, [pc, #56]	@ (8000b4c <ProcessSensorData+0x2dc>)
 8000b12:	009b      	lsls	r3, r3, #2
 8000b14:	4413      	add	r3, r2
 8000b16:	697a      	ldr	r2, [r7, #20]
 8000b18:	601a      	str	r2, [r3, #0]
    temperatureArray[sensorIndex] = temperatureAverage;
 8000b1a:	79fb      	ldrb	r3, [r7, #7]
 8000b1c:	4a0f      	ldr	r2, [pc, #60]	@ (8000b5c <ProcessSensorData+0x2ec>)
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	4413      	add	r3, r2
 8000b22:	68ba      	ldr	r2, [r7, #8]
 8000b24:	601a      	str	r2, [r3, #0]
}
 8000b26:	3744      	adds	r7, #68	@ 0x44
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bcb0      	pop	{r4, r5, r7}
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	200001b4 	.word	0x200001b4
 8000b34:	200001c4 	.word	0x200001c4
 8000b38:	4b000000 	.word	0x4b000000
 8000b3c:	4b800000 	.word	0x4b800000
 8000b40:	457a0000 	.word	0x457a0000
 8000b44:	20000008 	.word	0x20000008
 8000b48:	20000114 	.word	0x20000114
 8000b4c:	200000f4 	.word	0x200000f4
 8000b50:	43800000 	.word	0x43800000
 8000b54:	20000018 	.word	0x20000018
 8000b58:	20000164 	.word	0x20000164
 8000b5c:	20000104 	.word	0x20000104

08000b60 <on_packet_received>:
/* USER CODE BEGIN 0 */
uint8_t isCon;
uint8_t isOn;
uint8_t ballin;

void on_packet_received(struct Packet *p) {
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
	Command.type = p->type;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	781a      	ldrb	r2, [r3, #0]
 8000b6c:	4b09      	ldr	r3, [pc, #36]	@ (8000b94 <on_packet_received+0x34>)
 8000b6e:	701a      	strb	r2, [r3, #0]
	Command.size = p->size;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	785a      	ldrb	r2, [r3, #1]
 8000b74:	4b07      	ldr	r3, [pc, #28]	@ (8000b94 <on_packet_received+0x34>)
 8000b76:	705a      	strb	r2, [r3, #1]
	Command.payload = p->payload;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	4a05      	ldr	r2, [pc, #20]	@ (8000b94 <on_packet_received+0x34>)
 8000b7e:	6053      	str	r3, [r2, #4]
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 8000b80:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b84:	4804      	ldr	r0, [pc, #16]	@ (8000b98 <on_packet_received+0x38>)
 8000b86:	f002 fc3f 	bl	8003408 <HAL_GPIO_TogglePin>
}
 8000b8a:	bf00      	nop
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	200001d4 	.word	0x200001d4
 8000b98:	48000400 	.word	0x48000400

08000b9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b08e      	sub	sp, #56	@ 0x38
 8000ba0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ba2:	f001 f95a 	bl	8001e5a <HAL_Init>

  /* USER CODE BEGIN Init */
  	uint32_t opento1 = 0;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	61fb      	str	r3, [r7, #28]
  	uint32_t opento2 = 0;
 8000baa:	2300      	movs	r3, #0
 8000bac:	61bb      	str	r3, [r7, #24]
  	uint8_t debug = 0;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  	uint8_t flag = 0;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  	uint32_t timepre = 0;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	633b      	str	r3, [r7, #48]	@ 0x30
  	uint32_t timeref1 = 0;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  	uint32_t timec = 0;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	617b      	str	r3, [r7, #20]
  	uint32_t psend = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  	uint32_t tsend = 0;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	627b      	str	r3, [r7, #36]	@ 0x24


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bce:	f000 f90b 	bl	8000de8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bd2:	f000 fa59 	bl	8001088 <MX_GPIO_Init>
  MX_DMA_Init();
 8000bd6:	f000 fa01 	bl	8000fdc <MX_DMA_Init>
  MX_I2C3_Init();
 8000bda:	f000 f975 	bl	8000ec8 <MX_I2C3_Init>
  MX_USART1_UART_Init();
 8000bde:	f000 f9b1 	bl	8000f44 <MX_USART1_UART_Init>
  MX_CRC_Init();
 8000be2:	f000 f94f 	bl	8000e84 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  muxInit();
 8000be6:	f7ff fce1 	bl	80005ac <muxInit>
  startSensorReadSequence();
 8000bea:	f7ff fd05 	bl	80005f8 <startSensorReadSequence>
  nslp_init(&huart1, &hcrc);
 8000bee:	4974      	ldr	r1, [pc, #464]	@ (8000dc0 <main+0x224>)
 8000bf0:	4874      	ldr	r0, [pc, #464]	@ (8000dc4 <main+0x228>)
 8000bf2:	f000 fafb 	bl	80011ec <nslp_init>
  nslp_set_rx_callback(on_packet_received);
 8000bf6:	4874      	ldr	r0, [pc, #464]	@ (8000dc8 <main+0x22c>)
 8000bf8:	f000 fb1a 	bl	8001230 <nslp_set_rx_callback>


  HAL_GPIO_WritePin(bal2.busC, bal2.pinC, 0);
 8000bfc:	4b73      	ldr	r3, [pc, #460]	@ (8000dcc <main+0x230>)
 8000bfe:	68db      	ldr	r3, [r3, #12]
 8000c00:	4618      	mov	r0, r3
 8000c02:	4b72      	ldr	r3, [pc, #456]	@ (8000dcc <main+0x230>)
 8000c04:	689b      	ldr	r3, [r3, #8]
 8000c06:	b29b      	uxth	r3, r3
 8000c08:	2200      	movs	r2, #0
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	f002 fbe4 	bl	80033d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(bal2.busO, bal2.pinO, 0);
 8000c10:	4b6e      	ldr	r3, [pc, #440]	@ (8000dcc <main+0x230>)
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	4618      	mov	r0, r3
 8000c16:	4b6d      	ldr	r3, [pc, #436]	@ (8000dcc <main+0x230>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	b29b      	uxth	r3, r3
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	4619      	mov	r1, r3
 8000c20:	f002 fbda 	bl	80033d8 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //Command = *receive_packet(&huart1, &hcrc);
	  timec = HAL_GetTick();
 8000c24:	f001 f97e 	bl	8001f24 <HAL_GetTick>
 8000c28:	6178      	str	r0, [r7, #20]
	  if (timec - timeref1 > 10000){
 8000c2a:	697a      	ldr	r2, [r7, #20]
 8000c2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c2e:	1ad3      	subs	r3, r2, r3
 8000c30:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d925      	bls.n	8000c84 <main+0xe8>
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
 8000c38:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c40:	f002 fbe2 	bl	8003408 <HAL_GPIO_TogglePin>
		  timeref1 = timec;
 8000c44:	697b      	ldr	r3, [r7, #20]
 8000c46:	62fb      	str	r3, [r7, #44]	@ 0x2c
		  flag = !flag;
 8000c48:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	bf0c      	ite	eq
 8000c50:	2301      	moveq	r3, #1
 8000c52:	2300      	movne	r3, #0
 8000c54:	b2db      	uxtb	r3, r3
 8000c56:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

		  if (flag){
 8000c5a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d008      	beq.n	8000c74 <main+0xd8>
			  valve_set_openness(&bal1, 255);
 8000c62:	21ff      	movs	r1, #255	@ 0xff
 8000c64:	485a      	ldr	r0, [pc, #360]	@ (8000dd0 <main+0x234>)
 8000c66:	f000 ff7b 	bl	8001b60 <valve_set_openness>
			  valve_set_openness(&bal2, 128);
 8000c6a:	2180      	movs	r1, #128	@ 0x80
 8000c6c:	4857      	ldr	r0, [pc, #348]	@ (8000dcc <main+0x230>)
 8000c6e:	f000 ff77 	bl	8001b60 <valve_set_openness>
 8000c72:	e007      	b.n	8000c84 <main+0xe8>
			  HAL_GPIO_WritePin(bal1.busC, bal1.pinC, 1);
			  */

		  }
		  else {
			  valve_set_openness(&bal1, 300);
 8000c74:	212c      	movs	r1, #44	@ 0x2c
 8000c76:	4856      	ldr	r0, [pc, #344]	@ (8000dd0 <main+0x234>)
 8000c78:	f000 ff72 	bl	8001b60 <valve_set_openness>
			  valve_set_openness(&bal2, 0);
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	4853      	ldr	r0, [pc, #332]	@ (8000dcc <main+0x230>)
 8000c80:	f000 ff6e 	bl	8001b60 <valve_set_openness>

	  }

	  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
	  //HAL_Delay(1000);
	  isOn = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0);
 8000c84:	2101      	movs	r1, #1
 8000c86:	4853      	ldr	r0, [pc, #332]	@ (8000dd4 <main+0x238>)
 8000c88:	f002 fb8e 	bl	80033a8 <HAL_GPIO_ReadPin>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	461a      	mov	r2, r3
 8000c90:	4b51      	ldr	r3, [pc, #324]	@ (8000dd8 <main+0x23c>)
 8000c92:	701a      	strb	r2, [r3, #0]
	  isCon = !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1);
 8000c94:	2102      	movs	r1, #2
 8000c96:	484f      	ldr	r0, [pc, #316]	@ (8000dd4 <main+0x238>)
 8000c98:	f002 fb86 	bl	80033a8 <HAL_GPIO_ReadPin>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	bf0c      	ite	eq
 8000ca2:	2301      	moveq	r3, #1
 8000ca4:	2300      	movne	r3, #0
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	461a      	mov	r2, r3
 8000caa:	4b4c      	ldr	r3, [pc, #304]	@ (8000ddc <main+0x240>)
 8000cac:	701a      	strb	r2, [r3, #0]
	  for (uint8_t i = 0; i < NUM_OF_SENSORS; i++){
 8000cae:	2300      	movs	r3, #0
 8000cb0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000cb4:	e009      	b.n	8000cca <main+0x12e>
		  ProcessSensorData(i);
 8000cb6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f7ff fdd8 	bl	8000870 <ProcessSensorData>
	  for (uint8_t i = 0; i < NUM_OF_SENSORS; i++){
 8000cc0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000cc4:	3301      	adds	r3, #1
 8000cc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000cca:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000cce:	2b03      	cmp	r3, #3
 8000cd0:	d9f1      	bls.n	8000cb6 <main+0x11a>
	  }


	  if (timec - psend > 100){
 8000cd2:	697a      	ldr	r2, [r7, #20]
 8000cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cd6:	1ad3      	subs	r3, r2, r3
 8000cd8:	2b64      	cmp	r3, #100	@ 0x64
 8000cda:	d90d      	bls.n	8000cf8 <main+0x15c>
		  struct Packet Pressure = {
 8000cdc:	4a40      	ldr	r2, [pc, #256]	@ (8000de0 <main+0x244>)
 8000cde:	f107 0308 	add.w	r3, r7, #8
 8000ce2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ce6:	e883 0003 	stmia.w	r3, {r0, r1}
		 			.type = 'p',
		 			.size = sizeof(pressureArray),
		 			.payload = pressureArray
		 		};
		  nslp_send_packet(&Pressure);
 8000cea:	f107 0308 	add.w	r3, r7, #8
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f000 fb0a 	bl	8001308 <nslp_send_packet>
		  psend = timec;
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
	  }
	  if (timec - tsend > 100){
 8000cf8:	697a      	ldr	r2, [r7, #20]
 8000cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cfc:	1ad3      	subs	r3, r2, r3
 8000cfe:	2b64      	cmp	r3, #100	@ 0x64
 8000d00:	d90b      	bls.n	8000d1a <main+0x17e>
		  struct Packet Temperature = {
 8000d02:	4a38      	ldr	r2, [pc, #224]	@ (8000de4 <main+0x248>)
 8000d04:	463b      	mov	r3, r7
 8000d06:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d0a:	e883 0003 	stmia.w	r3, {r0, r1}
		  			.type = 't',
		  			.size = sizeof(temperatureArray),
		  			.payload = temperatureArray
		  		};
		  nslp_send_packet(&Temperature);
 8000d0e:	463b      	mov	r3, r7
 8000d10:	4618      	mov	r0, r3
 8000d12:	f000 faf9 	bl	8001308 <nslp_send_packet>
		  tsend = timec;
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	627b      	str	r3, [r7, #36]	@ 0x24
	  nslp_send_packet(&Temperature);
	  nslp_send_packet(&Pressure);
	  */


	  valve_update(&bal1); //Purely while debugging
 8000d1a:	482d      	ldr	r0, [pc, #180]	@ (8000dd0 <main+0x234>)
 8000d1c:	f000 ff30 	bl	8001b80 <valve_update>
	  valve_update(&bal2); //Purely while debugging
 8000d20:	482a      	ldr	r0, [pc, #168]	@ (8000dcc <main+0x230>)
 8000d22:	f000 ff2d 	bl	8001b80 <valve_update>

	  uint32_t time = HAL_GetTick();
 8000d26:	f001 f8fd 	bl	8001f24 <HAL_GetTick>
 8000d2a:	6138      	str	r0, [r7, #16]

	  if (time - timepre > 100){
 8000d2c:	693a      	ldr	r2, [r7, #16]
 8000d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d30:	1ad3      	subs	r3, r2, r3
 8000d32:	2b64      	cmp	r3, #100	@ 0x64
 8000d34:	f67f af76 	bls.w	8000c24 <main+0x88>
		  if (!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15)){
 8000d38:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d3c:	4825      	ldr	r0, [pc, #148]	@ (8000dd4 <main+0x238>)
 8000d3e:	f002 fb33 	bl	80033a8 <HAL_GPIO_ReadPin>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d138      	bne.n	8000dba <main+0x21e>
			  switch (debug){
 8000d48:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000d4c:	2b04      	cmp	r3, #4
 8000d4e:	d826      	bhi.n	8000d9e <main+0x202>
 8000d50:	a201      	add	r2, pc, #4	@ (adr r2, 8000d58 <main+0x1bc>)
 8000d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d56:	bf00      	nop
 8000d58:	08000d6d 	.word	0x08000d6d
 8000d5c:	08000d77 	.word	0x08000d77
 8000d60:	08000d81 	.word	0x08000d81
 8000d64:	08000d8b 	.word	0x08000d8b
 8000d68:	08000d95 	.word	0x08000d95
			  case 0:
				  valve_set_openness(&bal1, 0);
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4818      	ldr	r0, [pc, #96]	@ (8000dd0 <main+0x234>)
 8000d70:	f000 fef6 	bl	8001b60 <valve_set_openness>
				  break;
 8000d74:	e014      	b.n	8000da0 <main+0x204>
			  case 1:
				  valve_set_openness(&bal1, 255);
 8000d76:	21ff      	movs	r1, #255	@ 0xff
 8000d78:	4815      	ldr	r0, [pc, #84]	@ (8000dd0 <main+0x234>)
 8000d7a:	f000 fef1 	bl	8001b60 <valve_set_openness>
				  break;
 8000d7e:	e00f      	b.n	8000da0 <main+0x204>
			  case 2:
				  valve_set_openness(&bal1, 127);
 8000d80:	217f      	movs	r1, #127	@ 0x7f
 8000d82:	4813      	ldr	r0, [pc, #76]	@ (8000dd0 <main+0x234>)
 8000d84:	f000 feec 	bl	8001b60 <valve_set_openness>
				  break;
 8000d88:	e00a      	b.n	8000da0 <main+0x204>
			  case 3:
				  valve_set_openness(&bal1, 100);
 8000d8a:	2164      	movs	r1, #100	@ 0x64
 8000d8c:	4810      	ldr	r0, [pc, #64]	@ (8000dd0 <main+0x234>)
 8000d8e:	f000 fee7 	bl	8001b60 <valve_set_openness>
				  break;
 8000d92:	e005      	b.n	8000da0 <main+0x204>
			  case 4:
				  valve_set_openness(&bal1, 200);
 8000d94:	21c8      	movs	r1, #200	@ 0xc8
 8000d96:	480e      	ldr	r0, [pc, #56]	@ (8000dd0 <main+0x234>)
 8000d98:	f000 fee2 	bl	8001b60 <valve_set_openness>
				  break;
 8000d9c:	e000      	b.n	8000da0 <main+0x204>
			  default:
				  break;
 8000d9e:	bf00      	nop

			  }
			  if (debug > 5 ){debug = 0;}
 8000da0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000da4:	2b05      	cmp	r3, #5
 8000da6:	d903      	bls.n	8000db0 <main+0x214>
 8000da8:	2300      	movs	r3, #0
 8000daa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000dae:	e004      	b.n	8000dba <main+0x21e>
			  else debug++;
 8000db0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000db4:	3301      	adds	r3, #1
 8000db6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

		  }
		  timepre = time;
 8000dba:	693b      	ldr	r3, [r7, #16]
 8000dbc:	633b      	str	r3, [r7, #48]	@ 0x30
  {
 8000dbe:	e731      	b.n	8000c24 <main+0x88>
 8000dc0:	200001dc 	.word	0x200001dc
 8000dc4:	20000314 	.word	0x20000314
 8000dc8:	08000b61 	.word	0x08000b61
 8000dcc:	20000074 	.word	0x20000074
 8000dd0:	20000028 	.word	0x20000028
 8000dd4:	48000800 	.word	0x48000800
 8000dd8:	20000469 	.word	0x20000469
 8000ddc:	20000468 	.word	0x20000468
 8000de0:	08007ec0 	.word	0x08007ec0
 8000de4:	08007ec8 	.word	0x08007ec8

08000de8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b094      	sub	sp, #80	@ 0x50
 8000dec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dee:	f107 0318 	add.w	r3, r7, #24
 8000df2:	2238      	movs	r2, #56	@ 0x38
 8000df4:	2100      	movs	r1, #0
 8000df6:	4618      	mov	r0, r3
 8000df8:	f007 f81c 	bl	8007e34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dfc:	1d3b      	adds	r3, r7, #4
 8000dfe:	2200      	movs	r2, #0
 8000e00:	601a      	str	r2, [r3, #0]
 8000e02:	605a      	str	r2, [r3, #4]
 8000e04:	609a      	str	r2, [r3, #8]
 8000e06:	60da      	str	r2, [r3, #12]
 8000e08:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e0a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000e0e:	f004 fb3f 	bl	8005490 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e12:	2302      	movs	r3, #2
 8000e14:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e16:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e1a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e1c:	2340      	movs	r3, #64	@ 0x40
 8000e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e20:	2302      	movs	r3, #2
 8000e22:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e24:	2302      	movs	r3, #2
 8000e26:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000e2c:	2308      	movs	r3, #8
 8000e2e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e30:	2302      	movs	r3, #2
 8000e32:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000e34:	2302      	movs	r3, #2
 8000e36:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e38:	2302      	movs	r3, #2
 8000e3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e3c:	f107 0318 	add.w	r3, r7, #24
 8000e40:	4618      	mov	r0, r3
 8000e42:	f004 fbd9 	bl	80055f8 <HAL_RCC_OscConfig>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000e4c:	f000 f9bc 	bl	80011c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e50:	230f      	movs	r3, #15
 8000e52:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e54:	2303      	movs	r3, #3
 8000e56:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8000e58:	2390      	movs	r3, #144	@ 0x90
 8000e5a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8000e5c:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000e60:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8000e62:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000e66:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e68:	1d3b      	adds	r3, r7, #4
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f004 fed5 	bl	8005c1c <HAL_RCC_ClockConfig>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d001      	beq.n	8000e7c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000e78:	f000 f9a6 	bl	80011c8 <Error_Handler>
  }
}
 8000e7c:	bf00      	nop
 8000e7e:	3750      	adds	r7, #80	@ 0x50
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000e88:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec0 <MX_CRC_Init+0x3c>)
 8000e8a:	4a0e      	ldr	r2, [pc, #56]	@ (8000ec4 <MX_CRC_Init+0x40>)
 8000e8c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec0 <MX_CRC_Init+0x3c>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000e94:	4b0a      	ldr	r3, [pc, #40]	@ (8000ec0 <MX_CRC_Init+0x3c>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000e9a:	4b09      	ldr	r3, [pc, #36]	@ (8000ec0 <MX_CRC_Init+0x3c>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000ea0:	4b07      	ldr	r3, [pc, #28]	@ (8000ec0 <MX_CRC_Init+0x3c>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000ea6:	4b06      	ldr	r3, [pc, #24]	@ (8000ec0 <MX_CRC_Init+0x3c>)
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000eac:	4804      	ldr	r0, [pc, #16]	@ (8000ec0 <MX_CRC_Init+0x3c>)
 8000eae:	f001 f9a9 	bl	8002204 <HAL_CRC_Init>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000eb8:	f000 f986 	bl	80011c8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000ebc:	bf00      	nop
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	200001dc 	.word	0x200001dc
 8000ec4:	40023000 	.word	0x40023000

08000ec8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000ecc:	4b1b      	ldr	r3, [pc, #108]	@ (8000f3c <MX_I2C3_Init+0x74>)
 8000ece:	4a1c      	ldr	r2, [pc, #112]	@ (8000f40 <MX_I2C3_Init+0x78>)
 8000ed0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00000103;
 8000ed2:	4b1a      	ldr	r3, [pc, #104]	@ (8000f3c <MX_I2C3_Init+0x74>)
 8000ed4:	f240 1203 	movw	r2, #259	@ 0x103
 8000ed8:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000eda:	4b18      	ldr	r3, [pc, #96]	@ (8000f3c <MX_I2C3_Init+0x74>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ee0:	4b16      	ldr	r3, [pc, #88]	@ (8000f3c <MX_I2C3_Init+0x74>)
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ee6:	4b15      	ldr	r3, [pc, #84]	@ (8000f3c <MX_I2C3_Init+0x74>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000eec:	4b13      	ldr	r3, [pc, #76]	@ (8000f3c <MX_I2C3_Init+0x74>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ef2:	4b12      	ldr	r3, [pc, #72]	@ (8000f3c <MX_I2C3_Init+0x74>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ef8:	4b10      	ldr	r3, [pc, #64]	@ (8000f3c <MX_I2C3_Init+0x74>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000efe:	4b0f      	ldr	r3, [pc, #60]	@ (8000f3c <MX_I2C3_Init+0x74>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000f04:	480d      	ldr	r0, [pc, #52]	@ (8000f3c <MX_I2C3_Init+0x74>)
 8000f06:	f002 fa99 	bl	800343c <HAL_I2C_Init>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000f10:	f000 f95a 	bl	80011c8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f14:	2100      	movs	r1, #0
 8000f16:	4809      	ldr	r0, [pc, #36]	@ (8000f3c <MX_I2C3_Init+0x74>)
 8000f18:	f004 fa22 	bl	8005360 <HAL_I2CEx_ConfigAnalogFilter>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8000f22:	f000 f951 	bl	80011c8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000f26:	2100      	movs	r1, #0
 8000f28:	4804      	ldr	r0, [pc, #16]	@ (8000f3c <MX_I2C3_Init+0x74>)
 8000f2a:	f004 fa64 	bl	80053f6 <HAL_I2CEx_ConfigDigitalFilter>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8000f34:	f000 f948 	bl	80011c8 <Error_Handler>
  /* USER CODE BEGIN I2C3_Init 2 */
  //__HAL_RCC_I2C3_CONFIG(RCC_I2C3CLKSOURCE_HSI);
  //__HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE END I2C3_Init 2 */

}
 8000f38:	bf00      	nop
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	20000200 	.word	0x20000200
 8000f40:	40007800 	.word	0x40007800

08000f44 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f48:	4b22      	ldr	r3, [pc, #136]	@ (8000fd4 <MX_USART1_UART_Init+0x90>)
 8000f4a:	4a23      	ldr	r2, [pc, #140]	@ (8000fd8 <MX_USART1_UART_Init+0x94>)
 8000f4c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000f4e:	4b21      	ldr	r3, [pc, #132]	@ (8000fd4 <MX_USART1_UART_Init+0x90>)
 8000f50:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000f54:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f56:	4b1f      	ldr	r3, [pc, #124]	@ (8000fd4 <MX_USART1_UART_Init+0x90>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f5c:	4b1d      	ldr	r3, [pc, #116]	@ (8000fd4 <MX_USART1_UART_Init+0x90>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f62:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd4 <MX_USART1_UART_Init+0x90>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f68:	4b1a      	ldr	r3, [pc, #104]	@ (8000fd4 <MX_USART1_UART_Init+0x90>)
 8000f6a:	220c      	movs	r2, #12
 8000f6c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f6e:	4b19      	ldr	r3, [pc, #100]	@ (8000fd4 <MX_USART1_UART_Init+0x90>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f74:	4b17      	ldr	r3, [pc, #92]	@ (8000fd4 <MX_USART1_UART_Init+0x90>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f7a:	4b16      	ldr	r3, [pc, #88]	@ (8000fd4 <MX_USART1_UART_Init+0x90>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f80:	4b14      	ldr	r3, [pc, #80]	@ (8000fd4 <MX_USART1_UART_Init+0x90>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f86:	4b13      	ldr	r3, [pc, #76]	@ (8000fd4 <MX_USART1_UART_Init+0x90>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f8c:	4811      	ldr	r0, [pc, #68]	@ (8000fd4 <MX_USART1_UART_Init+0x90>)
 8000f8e:	f005 fa51 	bl	8006434 <HAL_UART_Init>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000f98:	f000 f916 	bl	80011c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	480d      	ldr	r0, [pc, #52]	@ (8000fd4 <MX_USART1_UART_Init+0x90>)
 8000fa0:	f006 fe7d 	bl	8007c9e <HAL_UARTEx_SetTxFifoThreshold>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000faa:	f000 f90d 	bl	80011c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000fae:	2100      	movs	r1, #0
 8000fb0:	4808      	ldr	r0, [pc, #32]	@ (8000fd4 <MX_USART1_UART_Init+0x90>)
 8000fb2:	f006 feb2 	bl	8007d1a <HAL_UARTEx_SetRxFifoThreshold>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000fbc:	f000 f904 	bl	80011c8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000fc0:	4804      	ldr	r0, [pc, #16]	@ (8000fd4 <MX_USART1_UART_Init+0x90>)
 8000fc2:	f006 fe33 	bl	8007c2c <HAL_UARTEx_DisableFifoMode>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000fcc:	f000 f8fc 	bl	80011c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000fd0:	bf00      	nop
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	20000314 	.word	0x20000314
 8000fd8:	40013800 	.word	0x40013800

08000fdc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000fe2:	4b28      	ldr	r3, [pc, #160]	@ (8001084 <MX_DMA_Init+0xa8>)
 8000fe4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000fe6:	4a27      	ldr	r2, [pc, #156]	@ (8001084 <MX_DMA_Init+0xa8>)
 8000fe8:	f043 0304 	orr.w	r3, r3, #4
 8000fec:	6493      	str	r3, [r2, #72]	@ 0x48
 8000fee:	4b25      	ldr	r3, [pc, #148]	@ (8001084 <MX_DMA_Init+0xa8>)
 8000ff0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ff2:	f003 0304 	and.w	r3, r3, #4
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ffa:	4b22      	ldr	r3, [pc, #136]	@ (8001084 <MX_DMA_Init+0xa8>)
 8000ffc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ffe:	4a21      	ldr	r2, [pc, #132]	@ (8001084 <MX_DMA_Init+0xa8>)
 8001000:	f043 0301 	orr.w	r3, r3, #1
 8001004:	6493      	str	r3, [r2, #72]	@ 0x48
 8001006:	4b1f      	ldr	r3, [pc, #124]	@ (8001084 <MX_DMA_Init+0xa8>)
 8001008:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800100a:	f003 0301 	and.w	r3, r3, #1
 800100e:	60bb      	str	r3, [r7, #8]
 8001010:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001012:	4b1c      	ldr	r3, [pc, #112]	@ (8001084 <MX_DMA_Init+0xa8>)
 8001014:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001016:	4a1b      	ldr	r2, [pc, #108]	@ (8001084 <MX_DMA_Init+0xa8>)
 8001018:	f043 0302 	orr.w	r3, r3, #2
 800101c:	6493      	str	r3, [r2, #72]	@ 0x48
 800101e:	4b19      	ldr	r3, [pc, #100]	@ (8001084 <MX_DMA_Init+0xa8>)
 8001020:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001022:	f003 0302 	and.w	r3, r3, #2
 8001026:	607b      	str	r3, [r7, #4]
 8001028:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800102a:	2200      	movs	r2, #0
 800102c:	2100      	movs	r1, #0
 800102e:	200b      	movs	r0, #11
 8001030:	f001 f8a5 	bl	800217e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001034:	200b      	movs	r0, #11
 8001036:	f001 f8bc 	bl	80021b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800103a:	2200      	movs	r2, #0
 800103c:	2100      	movs	r1, #0
 800103e:	200c      	movs	r0, #12
 8001040:	f001 f89d 	bl	800217e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001044:	200c      	movs	r0, #12
 8001046:	f001 f8b4 	bl	80021b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800104a:	2200      	movs	r2, #0
 800104c:	2100      	movs	r1, #0
 800104e:	2010      	movs	r0, #16
 8001050:	f001 f895 	bl	800217e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001054:	2010      	movs	r0, #16
 8001056:	f001 f8ac 	bl	80021b2 <HAL_NVIC_EnableIRQ>
  /* DMAMUX_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX_OVR_IRQn, 0, 0);
 800105a:	2200      	movs	r2, #0
 800105c:	2100      	movs	r1, #0
 800105e:	205e      	movs	r0, #94	@ 0x5e
 8001060:	f001 f88d 	bl	800217e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX_OVR_IRQn);
 8001064:	205e      	movs	r0, #94	@ 0x5e
 8001066:	f001 f8a4 	bl	80021b2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 0, 0);
 800106a:	2200      	movs	r2, #0
 800106c:	2100      	movs	r1, #0
 800106e:	2061      	movs	r0, #97	@ 0x61
 8001070:	f001 f885 	bl	800217e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 8001074:	2061      	movs	r0, #97	@ 0x61
 8001076:	f001 f89c 	bl	80021b2 <HAL_NVIC_EnableIRQ>

}
 800107a:	bf00      	nop
 800107c:	3710      	adds	r7, #16
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40021000 	.word	0x40021000

08001088 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b08a      	sub	sp, #40	@ 0x28
 800108c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108e:	f107 0314 	add.w	r3, r7, #20
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	605a      	str	r2, [r3, #4]
 8001098:	609a      	str	r2, [r3, #8]
 800109a:	60da      	str	r2, [r3, #12]
 800109c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800109e:	4b47      	ldr	r3, [pc, #284]	@ (80011bc <MX_GPIO_Init+0x134>)
 80010a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010a2:	4a46      	ldr	r2, [pc, #280]	@ (80011bc <MX_GPIO_Init+0x134>)
 80010a4:	f043 0304 	orr.w	r3, r3, #4
 80010a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010aa:	4b44      	ldr	r3, [pc, #272]	@ (80011bc <MX_GPIO_Init+0x134>)
 80010ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ae:	f003 0304 	and.w	r3, r3, #4
 80010b2:	613b      	str	r3, [r7, #16]
 80010b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010b6:	4b41      	ldr	r3, [pc, #260]	@ (80011bc <MX_GPIO_Init+0x134>)
 80010b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ba:	4a40      	ldr	r2, [pc, #256]	@ (80011bc <MX_GPIO_Init+0x134>)
 80010bc:	f043 0320 	orr.w	r3, r3, #32
 80010c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010c2:	4b3e      	ldr	r3, [pc, #248]	@ (80011bc <MX_GPIO_Init+0x134>)
 80010c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c6:	f003 0320 	and.w	r3, r3, #32
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ce:	4b3b      	ldr	r3, [pc, #236]	@ (80011bc <MX_GPIO_Init+0x134>)
 80010d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d2:	4a3a      	ldr	r2, [pc, #232]	@ (80011bc <MX_GPIO_Init+0x134>)
 80010d4:	f043 0302 	orr.w	r3, r3, #2
 80010d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010da:	4b38      	ldr	r3, [pc, #224]	@ (80011bc <MX_GPIO_Init+0x134>)
 80010dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010de:	f003 0302 	and.w	r3, r3, #2
 80010e2:	60bb      	str	r3, [r7, #8]
 80010e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e6:	4b35      	ldr	r3, [pc, #212]	@ (80011bc <MX_GPIO_Init+0x134>)
 80010e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ea:	4a34      	ldr	r2, [pc, #208]	@ (80011bc <MX_GPIO_Init+0x134>)
 80010ec:	f043 0301 	orr.w	r3, r3, #1
 80010f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010f2:	4b32      	ldr	r3, [pc, #200]	@ (80011bc <MX_GPIO_Init+0x134>)
 80010f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	607b      	str	r3, [r7, #4]
 80010fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 80010fe:	2200      	movs	r2, #0
 8001100:	f44f 41c1 	mov.w	r1, #24704	@ 0x6080
 8001104:	482e      	ldr	r0, [pc, #184]	@ (80011c0 <MX_GPIO_Init+0x138>)
 8001106:	f002 f967 	bl	80033d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 800110a:	2200      	movs	r2, #0
 800110c:	f246 01c0 	movw	r1, #24768	@ 0x60c0
 8001110:	482c      	ldr	r0, [pc, #176]	@ (80011c4 <MX_GPIO_Init+0x13c>)
 8001112:	f002 f961 	bl	80033d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15, GPIO_PIN_RESET);
 8001116:	2200      	movs	r2, #0
 8001118:	f44f 4107 	mov.w	r1, #34560	@ 0x8700
 800111c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001120:	f002 f95a 	bl	80033d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_7;
 8001124:	f44f 43c1 	mov.w	r3, #24704	@ 0x6080
 8001128:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800112a:	2301      	movs	r3, #1
 800112c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112e:	2300      	movs	r3, #0
 8001130:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001132:	2300      	movs	r3, #0
 8001134:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001136:	f107 0314 	add.w	r3, r7, #20
 800113a:	4619      	mov	r1, r3
 800113c:	4820      	ldr	r0, [pc, #128]	@ (80011c0 <MX_GPIO_Init+0x138>)
 800113e:	f001 fecf 	bl	8002ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC15 PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
 8001142:	f248 0303 	movw	r3, #32771	@ 0x8003
 8001146:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001148:	2300      	movs	r3, #0
 800114a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114c:	2300      	movs	r3, #0
 800114e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001150:	f107 0314 	add.w	r3, r7, #20
 8001154:	4619      	mov	r1, r3
 8001156:	481a      	ldr	r0, [pc, #104]	@ (80011c0 <MX_GPIO_Init+0x138>)
 8001158:	f001 fec2 	bl	8002ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800115c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001160:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001162:	2300      	movs	r3, #0
 8001164:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001166:	2300      	movs	r3, #0
 8001168:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800116a:	f107 0314 	add.w	r3, r7, #20
 800116e:	4619      	mov	r1, r3
 8001170:	4814      	ldr	r0, [pc, #80]	@ (80011c4 <MX_GPIO_Init+0x13c>)
 8001172:	f001 feb5 	bl	8002ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_6|GPIO_PIN_7;
 8001176:	f246 03c0 	movw	r3, #24768	@ 0x60c0
 800117a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800117c:	2301      	movs	r3, #1
 800117e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001180:	2300      	movs	r3, #0
 8001182:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001184:	2300      	movs	r3, #0
 8001186:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001188:	f107 0314 	add.w	r3, r7, #20
 800118c:	4619      	mov	r1, r3
 800118e:	480d      	ldr	r0, [pc, #52]	@ (80011c4 <MX_GPIO_Init+0x13c>)
 8001190:	f001 fea6 	bl	8002ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15;
 8001194:	f44f 4307 	mov.w	r3, #34560	@ 0x8700
 8001198:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800119a:	2301      	movs	r3, #1
 800119c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119e:	2300      	movs	r3, #0
 80011a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a2:	2300      	movs	r3, #0
 80011a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a6:	f107 0314 	add.w	r3, r7, #20
 80011aa:	4619      	mov	r1, r3
 80011ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011b0:	f001 fe96 	bl	8002ee0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80011b4:	bf00      	nop
 80011b6:	3728      	adds	r7, #40	@ 0x28
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40021000 	.word	0x40021000
 80011c0:	48000800 	.word	0x48000800
 80011c4:	48000400 	.word	0x48000400

080011c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011cc:	b672      	cpsid	i
}
 80011ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 80011d0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011d4:	4804      	ldr	r0, [pc, #16]	@ (80011e8 <Error_Handler+0x20>)
 80011d6:	f002 f917 	bl	8003408 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 80011da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011de:	f000 fead 	bl	8001f3c <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 80011e2:	bf00      	nop
 80011e4:	e7f4      	b.n	80011d0 <Error_Handler+0x8>
 80011e6:	bf00      	nop
 80011e8:	48000400 	.word	0x48000400

080011ec <nslp_init>:
static uint8_t rx_frame_start = 0;
static uint8_t rx_payload_size = 0;

static struct Packet rx_packet;

void nslp_init(UART_HandleTypeDef *huart, CRC_HandleTypeDef *hcrc) {
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	6039      	str	r1, [r7, #0]
    nslp_uart = huart;
 80011f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001220 <nslp_init+0x34>)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6013      	str	r3, [r2, #0]
    nslp_crc = hcrc;
 80011fc:	4a09      	ldr	r2, [pc, #36]	@ (8001224 <nslp_init+0x38>)
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	6013      	str	r3, [r2, #0]

    rx_state = RX_WAIT_START;
 8001202:	4b09      	ldr	r3, [pc, #36]	@ (8001228 <nslp_init+0x3c>)
 8001204:	2200      	movs	r2, #0
 8001206:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_DMA(nslp_uart, &rx_frame_start, 1);
 8001208:	4b05      	ldr	r3, [pc, #20]	@ (8001220 <nslp_init+0x34>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2201      	movs	r2, #1
 800120e:	4907      	ldr	r1, [pc, #28]	@ (800122c <nslp_init+0x40>)
 8001210:	4618      	mov	r0, r3
 8001212:	f005 f9df 	bl	80065d4 <HAL_UART_Receive_DMA>
}
 8001216:	bf00      	nop
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	2000046c 	.word	0x2000046c
 8001224:	20000470 	.word	0x20000470
 8001228:	20000594 	.word	0x20000594
 800122c:	2000069b 	.word	0x2000069b

08001230 <nslp_set_rx_callback>:

void nslp_set_rx_callback(void (*callback)(struct Packet *)) {
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
    rx_callback = callback;
 8001238:	4a04      	ldr	r2, [pc, #16]	@ (800124c <nslp_set_rx_callback+0x1c>)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6013      	str	r3, [r2, #0]
}
 800123e:	bf00      	nop
 8001240:	370c      	adds	r7, #12
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	2000057c 	.word	0x2000057c

08001250 <start_tx>:

static void start_tx(void) {
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
    if (tx_count == 0) return;
 8001256:	4b23      	ldr	r3, [pc, #140]	@ (80012e4 <start_tx+0x94>)
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d03e      	beq.n	80012dc <start_tx+0x8c>

    struct Packet *p = tx_queue[tx_tail];
 800125e:	4b22      	ldr	r3, [pc, #136]	@ (80012e8 <start_tx+0x98>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	461a      	mov	r2, r3
 8001264:	4b21      	ldr	r3, [pc, #132]	@ (80012ec <start_tx+0x9c>)
 8001266:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800126a:	60fb      	str	r3, [r7, #12]

    size_t packet_size = HEADER_SIZE + p->size;
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	785b      	ldrb	r3, [r3, #1]
 8001270:	3302      	adds	r3, #2
 8001272:	60bb      	str	r3, [r7, #8]
    size_t total_size = FRAME_START_SIZE + packet_size + CHECKSUM_SIZE;
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	3305      	adds	r3, #5
 8001278:	607b      	str	r3, [r7, #4]

    tx_buffer[0] = FRAME_START;
 800127a:	4b1d      	ldr	r3, [pc, #116]	@ (80012f0 <start_tx+0xa0>)
 800127c:	227e      	movs	r2, #126	@ 0x7e
 800127e:	701a      	strb	r2, [r3, #0]
    tx_buffer[1] = p->type;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	781a      	ldrb	r2, [r3, #0]
 8001284:	4b1a      	ldr	r3, [pc, #104]	@ (80012f0 <start_tx+0xa0>)
 8001286:	705a      	strb	r2, [r3, #1]
    tx_buffer[2] = p->size;
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	785a      	ldrb	r2, [r3, #1]
 800128c:	4b18      	ldr	r3, [pc, #96]	@ (80012f0 <start_tx+0xa0>)
 800128e:	709a      	strb	r2, [r3, #2]

    memcpy(&tx_buffer[3], p->payload, p->size);
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	6859      	ldr	r1, [r3, #4]
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	785b      	ldrb	r3, [r3, #1]
 8001298:	461a      	mov	r2, r3
 800129a:	4816      	ldr	r0, [pc, #88]	@ (80012f4 <start_tx+0xa4>)
 800129c:	f006 fdf6 	bl	8007e8c <memcpy>

    uint32_t crc = HAL_CRC_Calculate(nslp_crc, (uint32_t *)&tx_buffer[1], HEADER_SIZE + p->size);
 80012a0:	4b15      	ldr	r3, [pc, #84]	@ (80012f8 <start_tx+0xa8>)
 80012a2:	6818      	ldr	r0, [r3, #0]
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	785b      	ldrb	r3, [r3, #1]
 80012a8:	3302      	adds	r3, #2
 80012aa:	461a      	mov	r2, r3
 80012ac:	4913      	ldr	r1, [pc, #76]	@ (80012fc <start_tx+0xac>)
 80012ae:	f001 f80d 	bl	80022cc <HAL_CRC_Calculate>
 80012b2:	4603      	mov	r3, r0
 80012b4:	603b      	str	r3, [r7, #0]
    memcpy(&tx_buffer[3 + p->size], &crc, 4);
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	785b      	ldrb	r3, [r3, #1]
 80012ba:	3303      	adds	r3, #3
 80012bc:	4a0c      	ldr	r2, [pc, #48]	@ (80012f0 <start_tx+0xa0>)
 80012be:	4413      	add	r3, r2
 80012c0:	683a      	ldr	r2, [r7, #0]
 80012c2:	601a      	str	r2, [r3, #0]

    tx_busy = 1;
 80012c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001300 <start_tx+0xb0>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(nslp_uart, tx_buffer, total_size);
 80012ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001304 <start_tx+0xb4>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	687a      	ldr	r2, [r7, #4]
 80012d0:	b292      	uxth	r2, r2
 80012d2:	4907      	ldr	r1, [pc, #28]	@ (80012f0 <start_tx+0xa0>)
 80012d4:	4618      	mov	r0, r3
 80012d6:	f005 f8fd 	bl	80064d4 <HAL_UART_Transmit_DMA>
 80012da:	e000      	b.n	80012de <start_tx+0x8e>
    if (tx_count == 0) return;
 80012dc:	bf00      	nop
}
 80012de:	3710      	adds	r7, #16
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	20000592 	.word	0x20000592
 80012e8:	20000591 	.word	0x20000591
 80012ec:	20000580 	.word	0x20000580
 80012f0:	20000474 	.word	0x20000474
 80012f4:	20000477 	.word	0x20000477
 80012f8:	20000470 	.word	0x20000470
 80012fc:	20000475 	.word	0x20000475
 8001300:	20000593 	.word	0x20000593
 8001304:	2000046c 	.word	0x2000046c

08001308 <nslp_send_packet>:

void nslp_send_packet(struct Packet *packet) {
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
    if (!packet || packet->size > MAX_PAYLOAD_SIZE || tx_count >= TX_QUEUE_LENGTH) return;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d024      	beq.n	8001360 <nslp_send_packet+0x58>
 8001316:	4b14      	ldr	r3, [pc, #80]	@ (8001368 <nslp_send_packet+0x60>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	2b03      	cmp	r3, #3
 800131c:	d820      	bhi.n	8001360 <nslp_send_packet+0x58>

    tx_queue[tx_head] = packet;
 800131e:	4b13      	ldr	r3, [pc, #76]	@ (800136c <nslp_send_packet+0x64>)
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	4619      	mov	r1, r3
 8001324:	4a12      	ldr	r2, [pc, #72]	@ (8001370 <nslp_send_packet+0x68>)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    tx_head = (tx_head + 1) % TX_QUEUE_LENGTH;
 800132c:	4b0f      	ldr	r3, [pc, #60]	@ (800136c <nslp_send_packet+0x64>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	3301      	adds	r3, #1
 8001332:	425a      	negs	r2, r3
 8001334:	f003 0303 	and.w	r3, r3, #3
 8001338:	f002 0203 	and.w	r2, r2, #3
 800133c:	bf58      	it	pl
 800133e:	4253      	negpl	r3, r2
 8001340:	b2da      	uxtb	r2, r3
 8001342:	4b0a      	ldr	r3, [pc, #40]	@ (800136c <nslp_send_packet+0x64>)
 8001344:	701a      	strb	r2, [r3, #0]
    tx_count++;
 8001346:	4b08      	ldr	r3, [pc, #32]	@ (8001368 <nslp_send_packet+0x60>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	3301      	adds	r3, #1
 800134c:	b2da      	uxtb	r2, r3
 800134e:	4b06      	ldr	r3, [pc, #24]	@ (8001368 <nslp_send_packet+0x60>)
 8001350:	701a      	strb	r2, [r3, #0]

    if (!tx_busy) {
 8001352:	4b08      	ldr	r3, [pc, #32]	@ (8001374 <nslp_send_packet+0x6c>)
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d103      	bne.n	8001362 <nslp_send_packet+0x5a>
        start_tx();
 800135a:	f7ff ff79 	bl	8001250 <start_tx>
 800135e:	e000      	b.n	8001362 <nslp_send_packet+0x5a>
    if (!packet || packet->size > MAX_PAYLOAD_SIZE || tx_count >= TX_QUEUE_LENGTH) return;
 8001360:	bf00      	nop
    }
}
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	20000592 	.word	0x20000592
 800136c:	20000590 	.word	0x20000590
 8001370:	20000580 	.word	0x20000580
 8001374:	20000593 	.word	0x20000593

08001378 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
    if (huart != nslp_uart) return;
 8001380:	4b10      	ldr	r3, [pc, #64]	@ (80013c4 <HAL_UART_TxCpltCallback+0x4c>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	429a      	cmp	r2, r3
 8001388:	d118      	bne.n	80013bc <HAL_UART_TxCpltCallback+0x44>

    tx_tail = (tx_tail + 1) % TX_QUEUE_LENGTH;
 800138a:	4b0f      	ldr	r3, [pc, #60]	@ (80013c8 <HAL_UART_TxCpltCallback+0x50>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	3301      	adds	r3, #1
 8001390:	425a      	negs	r2, r3
 8001392:	f003 0303 	and.w	r3, r3, #3
 8001396:	f002 0203 	and.w	r2, r2, #3
 800139a:	bf58      	it	pl
 800139c:	4253      	negpl	r3, r2
 800139e:	b2da      	uxtb	r2, r3
 80013a0:	4b09      	ldr	r3, [pc, #36]	@ (80013c8 <HAL_UART_TxCpltCallback+0x50>)
 80013a2:	701a      	strb	r2, [r3, #0]
    tx_count--;
 80013a4:	4b09      	ldr	r3, [pc, #36]	@ (80013cc <HAL_UART_TxCpltCallback+0x54>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	3b01      	subs	r3, #1
 80013aa:	b2da      	uxtb	r2, r3
 80013ac:	4b07      	ldr	r3, [pc, #28]	@ (80013cc <HAL_UART_TxCpltCallback+0x54>)
 80013ae:	701a      	strb	r2, [r3, #0]
    tx_busy = 0;
 80013b0:	4b07      	ldr	r3, [pc, #28]	@ (80013d0 <HAL_UART_TxCpltCallback+0x58>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	701a      	strb	r2, [r3, #0]
    start_tx();
 80013b6:	f7ff ff4b 	bl	8001250 <start_tx>
 80013ba:	e000      	b.n	80013be <HAL_UART_TxCpltCallback+0x46>
    if (huart != nslp_uart) return;
 80013bc:	bf00      	nop
}
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	2000046c 	.word	0x2000046c
 80013c8:	20000591 	.word	0x20000591
 80013cc:	20000592 	.word	0x20000592
 80013d0:	20000593 	.word	0x20000593

080013d4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
    if (huart != nslp_uart) return;
 80013dc:	4b61      	ldr	r3, [pc, #388]	@ (8001564 <HAL_UART_RxCpltCallback+0x190>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	687a      	ldr	r2, [r7, #4]
 80013e2:	429a      	cmp	r2, r3
 80013e4:	f040 80b4 	bne.w	8001550 <HAL_UART_RxCpltCallback+0x17c>

    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);  // Debug indicator
 80013e8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013ec:	485e      	ldr	r0, [pc, #376]	@ (8001568 <HAL_UART_RxCpltCallback+0x194>)
 80013ee:	f002 f80b 	bl	8003408 <HAL_GPIO_TogglePin>

    switch (rx_state) {
 80013f2:	4b5e      	ldr	r3, [pc, #376]	@ (800156c <HAL_UART_RxCpltCallback+0x198>)
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	2b03      	cmp	r3, #3
 80013f8:	f200 80b1 	bhi.w	800155e <HAL_UART_RxCpltCallback+0x18a>
 80013fc:	a201      	add	r2, pc, #4	@ (adr r2, 8001404 <HAL_UART_RxCpltCallback+0x30>)
 80013fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001402:	bf00      	nop
 8001404:	08001415 	.word	0x08001415
 8001408:	08001465 	.word	0x08001465
 800140c:	080014b5 	.word	0x080014b5
 8001410:	080014ed 	.word	0x080014ed
        case RX_WAIT_START:
            if (rx_frame_start == FRAME_START) {
 8001414:	4b56      	ldr	r3, [pc, #344]	@ (8001570 <HAL_UART_RxCpltCallback+0x19c>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	2b7e      	cmp	r3, #126	@ 0x7e
 800141a:	d118      	bne.n	800144e <HAL_UART_RxCpltCallback+0x7a>
                rx_state = RX_HEADER;
 800141c:	4b53      	ldr	r3, [pc, #332]	@ (800156c <HAL_UART_RxCpltCallback+0x198>)
 800141e:	2201      	movs	r2, #1
 8001420:	701a      	strb	r2, [r3, #0]
                if (HAL_UART_Receive_DMA(nslp_uart, rx_tmp, 2) != HAL_OK) {
 8001422:	4b50      	ldr	r3, [pc, #320]	@ (8001564 <HAL_UART_RxCpltCallback+0x190>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	2202      	movs	r2, #2
 8001428:	4952      	ldr	r1, [pc, #328]	@ (8001574 <HAL_UART_RxCpltCallback+0x1a0>)
 800142a:	4618      	mov	r0, r3
 800142c:	f005 f8d2 	bl	80065d4 <HAL_UART_Receive_DMA>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	f000 808e 	beq.w	8001554 <HAL_UART_RxCpltCallback+0x180>
                    rx_state = RX_WAIT_START;
 8001438:	4b4c      	ldr	r3, [pc, #304]	@ (800156c <HAL_UART_RxCpltCallback+0x198>)
 800143a:	2200      	movs	r2, #0
 800143c:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_DMA(nslp_uart, &rx_frame_start, 1);
 800143e:	4b49      	ldr	r3, [pc, #292]	@ (8001564 <HAL_UART_RxCpltCallback+0x190>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2201      	movs	r2, #1
 8001444:	494a      	ldr	r1, [pc, #296]	@ (8001570 <HAL_UART_RxCpltCallback+0x19c>)
 8001446:	4618      	mov	r0, r3
 8001448:	f005 f8c4 	bl	80065d4 <HAL_UART_Receive_DMA>
                }
            } else {
            	rx_state = RX_WAIT_START;
                HAL_UART_Receive_DMA(nslp_uart, &rx_frame_start, 1);
            }
            break;
 800144c:	e082      	b.n	8001554 <HAL_UART_RxCpltCallback+0x180>
            	rx_state = RX_WAIT_START;
 800144e:	4b47      	ldr	r3, [pc, #284]	@ (800156c <HAL_UART_RxCpltCallback+0x198>)
 8001450:	2200      	movs	r2, #0
 8001452:	701a      	strb	r2, [r3, #0]
                HAL_UART_Receive_DMA(nslp_uart, &rx_frame_start, 1);
 8001454:	4b43      	ldr	r3, [pc, #268]	@ (8001564 <HAL_UART_RxCpltCallback+0x190>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2201      	movs	r2, #1
 800145a:	4945      	ldr	r1, [pc, #276]	@ (8001570 <HAL_UART_RxCpltCallback+0x19c>)
 800145c:	4618      	mov	r0, r3
 800145e:	f005 f8b9 	bl	80065d4 <HAL_UART_Receive_DMA>
            break;
 8001462:	e077      	b.n	8001554 <HAL_UART_RxCpltCallback+0x180>

        case RX_HEADER:
            rx_packet.type = rx_tmp[0];
 8001464:	4b43      	ldr	r3, [pc, #268]	@ (8001574 <HAL_UART_RxCpltCallback+0x1a0>)
 8001466:	781a      	ldrb	r2, [r3, #0]
 8001468:	4b43      	ldr	r3, [pc, #268]	@ (8001578 <HAL_UART_RxCpltCallback+0x1a4>)
 800146a:	701a      	strb	r2, [r3, #0]
            rx_payload_size = rx_tmp[1];
 800146c:	4b41      	ldr	r3, [pc, #260]	@ (8001574 <HAL_UART_RxCpltCallback+0x1a0>)
 800146e:	785a      	ldrb	r2, [r3, #1]
 8001470:	4b42      	ldr	r3, [pc, #264]	@ (800157c <HAL_UART_RxCpltCallback+0x1a8>)
 8001472:	701a      	strb	r2, [r3, #0]
                rx_state = RX_WAIT_START;
                HAL_UART_Receive_DMA(nslp_uart, &rx_frame_start, 1);
                return;
            }

            rx_packet.size = rx_payload_size;
 8001474:	4b41      	ldr	r3, [pc, #260]	@ (800157c <HAL_UART_RxCpltCallback+0x1a8>)
 8001476:	781a      	ldrb	r2, [r3, #0]
 8001478:	4b3f      	ldr	r3, [pc, #252]	@ (8001578 <HAL_UART_RxCpltCallback+0x1a4>)
 800147a:	705a      	strb	r2, [r3, #1]
            rx_packet.payload = &rx_tmp[2];
 800147c:	4b3e      	ldr	r3, [pc, #248]	@ (8001578 <HAL_UART_RxCpltCallback+0x1a4>)
 800147e:	4a40      	ldr	r2, [pc, #256]	@ (8001580 <HAL_UART_RxCpltCallback+0x1ac>)
 8001480:	605a      	str	r2, [r3, #4]

            rx_state = RX_PAYLOAD;
 8001482:	4b3a      	ldr	r3, [pc, #232]	@ (800156c <HAL_UART_RxCpltCallback+0x198>)
 8001484:	2202      	movs	r2, #2
 8001486:	701a      	strb	r2, [r3, #0]
            if (HAL_UART_Receive_DMA(nslp_uart, &rx_tmp[2], rx_payload_size) != HAL_OK) {
 8001488:	4b36      	ldr	r3, [pc, #216]	@ (8001564 <HAL_UART_RxCpltCallback+0x190>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a3b      	ldr	r2, [pc, #236]	@ (800157c <HAL_UART_RxCpltCallback+0x1a8>)
 800148e:	7812      	ldrb	r2, [r2, #0]
 8001490:	493b      	ldr	r1, [pc, #236]	@ (8001580 <HAL_UART_RxCpltCallback+0x1ac>)
 8001492:	4618      	mov	r0, r3
 8001494:	f005 f89e 	bl	80065d4 <HAL_UART_Receive_DMA>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d05c      	beq.n	8001558 <HAL_UART_RxCpltCallback+0x184>
                rx_state = RX_WAIT_START;
 800149e:	4b33      	ldr	r3, [pc, #204]	@ (800156c <HAL_UART_RxCpltCallback+0x198>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	701a      	strb	r2, [r3, #0]
                HAL_UART_Receive_DMA(nslp_uart, &rx_frame_start, 1);
 80014a4:	4b2f      	ldr	r3, [pc, #188]	@ (8001564 <HAL_UART_RxCpltCallback+0x190>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2201      	movs	r2, #1
 80014aa:	4931      	ldr	r1, [pc, #196]	@ (8001570 <HAL_UART_RxCpltCallback+0x19c>)
 80014ac:	4618      	mov	r0, r3
 80014ae:	f005 f891 	bl	80065d4 <HAL_UART_Receive_DMA>
            }
            break;
 80014b2:	e051      	b.n	8001558 <HAL_UART_RxCpltCallback+0x184>

        case RX_PAYLOAD:
            rx_state = RX_CRC;
 80014b4:	4b2d      	ldr	r3, [pc, #180]	@ (800156c <HAL_UART_RxCpltCallback+0x198>)
 80014b6:	2203      	movs	r2, #3
 80014b8:	701a      	strb	r2, [r3, #0]
            if (HAL_UART_Receive_DMA(nslp_uart, &rx_tmp[2 + rx_payload_size], 4) != HAL_OK) {
 80014ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001564 <HAL_UART_RxCpltCallback+0x190>)
 80014bc:	6818      	ldr	r0, [r3, #0]
 80014be:	4b2f      	ldr	r3, [pc, #188]	@ (800157c <HAL_UART_RxCpltCallback+0x1a8>)
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	3302      	adds	r3, #2
 80014c4:	4a2b      	ldr	r2, [pc, #172]	@ (8001574 <HAL_UART_RxCpltCallback+0x1a0>)
 80014c6:	4413      	add	r3, r2
 80014c8:	2204      	movs	r2, #4
 80014ca:	4619      	mov	r1, r3
 80014cc:	f005 f882 	bl	80065d4 <HAL_UART_Receive_DMA>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d042      	beq.n	800155c <HAL_UART_RxCpltCallback+0x188>
                rx_state = RX_WAIT_START;
 80014d6:	4b25      	ldr	r3, [pc, #148]	@ (800156c <HAL_UART_RxCpltCallback+0x198>)
 80014d8:	2200      	movs	r2, #0
 80014da:	701a      	strb	r2, [r3, #0]
                HAL_UART_Receive_DMA(nslp_uart, &rx_frame_start, 1);
 80014dc:	4b21      	ldr	r3, [pc, #132]	@ (8001564 <HAL_UART_RxCpltCallback+0x190>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2201      	movs	r2, #1
 80014e2:	4923      	ldr	r1, [pc, #140]	@ (8001570 <HAL_UART_RxCpltCallback+0x19c>)
 80014e4:	4618      	mov	r0, r3
 80014e6:	f005 f875 	bl	80065d4 <HAL_UART_Receive_DMA>
            }
            break;
 80014ea:	e037      	b.n	800155c <HAL_UART_RxCpltCallback+0x188>

        case RX_CRC: {
            uint32_t received_crc;
            memcpy(&received_crc, &rx_tmp[2 + rx_payload_size], 4);
 80014ec:	4b23      	ldr	r3, [pc, #140]	@ (800157c <HAL_UART_RxCpltCallback+0x1a8>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	3302      	adds	r3, #2
 80014f2:	4a20      	ldr	r2, [pc, #128]	@ (8001574 <HAL_UART_RxCpltCallback+0x1a0>)
 80014f4:	4413      	add	r3, r2
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	60bb      	str	r3, [r7, #8]

            __HAL_CRC_DR_RESET(nslp_crc);
 80014fa:	4b22      	ldr	r3, [pc, #136]	@ (8001584 <HAL_UART_RxCpltCallback+0x1b0>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	689a      	ldr	r2, [r3, #8]
 8001502:	4b20      	ldr	r3, [pc, #128]	@ (8001584 <HAL_UART_RxCpltCallback+0x1b0>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f042 0201 	orr.w	r2, r2, #1
 800150c:	609a      	str	r2, [r3, #8]
            uint32_t computed_crc = HAL_CRC_Calculate(nslp_crc, (uint32_t *)rx_tmp, 2 + rx_payload_size);
 800150e:	4b1d      	ldr	r3, [pc, #116]	@ (8001584 <HAL_UART_RxCpltCallback+0x1b0>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a1a      	ldr	r2, [pc, #104]	@ (800157c <HAL_UART_RxCpltCallback+0x1a8>)
 8001514:	7812      	ldrb	r2, [r2, #0]
 8001516:	3202      	adds	r2, #2
 8001518:	4916      	ldr	r1, [pc, #88]	@ (8001574 <HAL_UART_RxCpltCallback+0x1a0>)
 800151a:	4618      	mov	r0, r3
 800151c:	f000 fed6 	bl	80022cc <HAL_CRC_Calculate>
 8001520:	60f8      	str	r0, [r7, #12]

            if (received_crc == computed_crc) {
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	68fa      	ldr	r2, [r7, #12]
 8001526:	429a      	cmp	r2, r3
 8001528:	d107      	bne.n	800153a <HAL_UART_RxCpltCallback+0x166>
                if (rx_callback) {
 800152a:	4b17      	ldr	r3, [pc, #92]	@ (8001588 <HAL_UART_RxCpltCallback+0x1b4>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d003      	beq.n	800153a <HAL_UART_RxCpltCallback+0x166>
                    rx_callback(&rx_packet);
 8001532:	4b15      	ldr	r3, [pc, #84]	@ (8001588 <HAL_UART_RxCpltCallback+0x1b4>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4810      	ldr	r0, [pc, #64]	@ (8001578 <HAL_UART_RxCpltCallback+0x1a4>)
 8001538:	4798      	blx	r3
                }
            }

            rx_state = RX_WAIT_START;
 800153a:	4b0c      	ldr	r3, [pc, #48]	@ (800156c <HAL_UART_RxCpltCallback+0x198>)
 800153c:	2200      	movs	r2, #0
 800153e:	701a      	strb	r2, [r3, #0]
            HAL_UART_Receive_DMA(nslp_uart, &rx_frame_start, 1);
 8001540:	4b08      	ldr	r3, [pc, #32]	@ (8001564 <HAL_UART_RxCpltCallback+0x190>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2201      	movs	r2, #1
 8001546:	490a      	ldr	r1, [pc, #40]	@ (8001570 <HAL_UART_RxCpltCallback+0x19c>)
 8001548:	4618      	mov	r0, r3
 800154a:	f005 f843 	bl	80065d4 <HAL_UART_Receive_DMA>
            break;
 800154e:	e006      	b.n	800155e <HAL_UART_RxCpltCallback+0x18a>
    if (huart != nslp_uart) return;
 8001550:	bf00      	nop
 8001552:	e004      	b.n	800155e <HAL_UART_RxCpltCallback+0x18a>
            break;
 8001554:	bf00      	nop
 8001556:	e002      	b.n	800155e <HAL_UART_RxCpltCallback+0x18a>
            break;
 8001558:	bf00      	nop
 800155a:	e000      	b.n	800155e <HAL_UART_RxCpltCallback+0x18a>
            break;
 800155c:	bf00      	nop
        }
    }
}
 800155e:	3710      	adds	r7, #16
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	2000046c 	.word	0x2000046c
 8001568:	48000400 	.word	0x48000400
 800156c:	20000594 	.word	0x20000594
 8001570:	2000069b 	.word	0x2000069b
 8001574:	20000598 	.word	0x20000598
 8001578:	200006a0 	.word	0x200006a0
 800157c:	2000069c 	.word	0x2000069c
 8001580:	2000059a 	.word	0x2000059a
 8001584:	20000470 	.word	0x20000470
 8001588:	2000057c 	.word	0x2000057c

0800158c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
    if (huart != nslp_uart) return;
 8001594:	4b0c      	ldr	r3, [pc, #48]	@ (80015c8 <HAL_UART_ErrorCallback+0x3c>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	687a      	ldr	r2, [r7, #4]
 800159a:	429a      	cmp	r2, r3
 800159c:	d10f      	bne.n	80015be <HAL_UART_ErrorCallback+0x32>

    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);  // Error indicator
 800159e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80015a2:	480a      	ldr	r0, [pc, #40]	@ (80015cc <HAL_UART_ErrorCallback+0x40>)
 80015a4:	f001 ff30 	bl	8003408 <HAL_GPIO_TogglePin>
    rx_state = RX_WAIT_START;
 80015a8:	4b09      	ldr	r3, [pc, #36]	@ (80015d0 <HAL_UART_ErrorCallback+0x44>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_DMA(nslp_uart, &rx_frame_start, 1);
 80015ae:	4b06      	ldr	r3, [pc, #24]	@ (80015c8 <HAL_UART_ErrorCallback+0x3c>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	2201      	movs	r2, #1
 80015b4:	4907      	ldr	r1, [pc, #28]	@ (80015d4 <HAL_UART_ErrorCallback+0x48>)
 80015b6:	4618      	mov	r0, r3
 80015b8:	f005 f80c 	bl	80065d4 <HAL_UART_Receive_DMA>
 80015bc:	e000      	b.n	80015c0 <HAL_UART_ErrorCallback+0x34>
    if (huart != nslp_uart) return;
 80015be:	bf00      	nop
}
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	2000046c 	.word	0x2000046c
 80015cc:	48000400 	.word	0x48000400
 80015d0:	20000594 	.word	0x20000594
 80015d4:	2000069b 	.word	0x2000069b

080015d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015de:	4b0f      	ldr	r3, [pc, #60]	@ (800161c <HAL_MspInit+0x44>)
 80015e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015e2:	4a0e      	ldr	r2, [pc, #56]	@ (800161c <HAL_MspInit+0x44>)
 80015e4:	f043 0301 	orr.w	r3, r3, #1
 80015e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80015ea:	4b0c      	ldr	r3, [pc, #48]	@ (800161c <HAL_MspInit+0x44>)
 80015ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015ee:	f003 0301 	and.w	r3, r3, #1
 80015f2:	607b      	str	r3, [r7, #4]
 80015f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015f6:	4b09      	ldr	r3, [pc, #36]	@ (800161c <HAL_MspInit+0x44>)
 80015f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015fa:	4a08      	ldr	r2, [pc, #32]	@ (800161c <HAL_MspInit+0x44>)
 80015fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001600:	6593      	str	r3, [r2, #88]	@ 0x58
 8001602:	4b06      	ldr	r3, [pc, #24]	@ (800161c <HAL_MspInit+0x44>)
 8001604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001606:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800160a:	603b      	str	r3, [r7, #0]
 800160c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800160e:	f003 ffe3 	bl	80055d8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001612:	bf00      	nop
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	40021000 	.word	0x40021000

08001620 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001620:	b480      	push	{r7}
 8001622:	b085      	sub	sp, #20
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a0a      	ldr	r2, [pc, #40]	@ (8001658 <HAL_CRC_MspInit+0x38>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d10b      	bne.n	800164a <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001632:	4b0a      	ldr	r3, [pc, #40]	@ (800165c <HAL_CRC_MspInit+0x3c>)
 8001634:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001636:	4a09      	ldr	r2, [pc, #36]	@ (800165c <HAL_CRC_MspInit+0x3c>)
 8001638:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800163c:	6493      	str	r3, [r2, #72]	@ 0x48
 800163e:	4b07      	ldr	r3, [pc, #28]	@ (800165c <HAL_CRC_MspInit+0x3c>)
 8001640:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001642:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001646:	60fb      	str	r3, [r7, #12]
 8001648:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 800164a:	bf00      	nop
 800164c:	3714      	adds	r7, #20
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	40023000 	.word	0x40023000
 800165c:	40021000 	.word	0x40021000

08001660 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b09a      	sub	sp, #104	@ 0x68
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001668:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
 8001670:	605a      	str	r2, [r3, #4]
 8001672:	609a      	str	r2, [r3, #8]
 8001674:	60da      	str	r2, [r3, #12]
 8001676:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001678:	f107 0310 	add.w	r3, r7, #16
 800167c:	2244      	movs	r2, #68	@ 0x44
 800167e:	2100      	movs	r1, #0
 8001680:	4618      	mov	r0, r3
 8001682:	f006 fbd7 	bl	8007e34 <memset>
  if(hi2c->Instance==I2C3)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a52      	ldr	r2, [pc, #328]	@ (80017d4 <HAL_I2C_MspInit+0x174>)
 800168c:	4293      	cmp	r3, r2
 800168e:	f040 809c 	bne.w	80017ca <HAL_I2C_MspInit+0x16a>

    /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8001692:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001696:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001698:	2300      	movs	r3, #0
 800169a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800169c:	f107 0310 	add.w	r3, r7, #16
 80016a0:	4618      	mov	r0, r3
 80016a2:	f004 fcd7 	bl	8006054 <HAL_RCCEx_PeriphCLKConfig>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 80016ac:	f7ff fd8c 	bl	80011c8 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016b0:	4b49      	ldr	r3, [pc, #292]	@ (80017d8 <HAL_I2C_MspInit+0x178>)
 80016b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016b4:	4a48      	ldr	r2, [pc, #288]	@ (80017d8 <HAL_I2C_MspInit+0x178>)
 80016b6:	f043 0304 	orr.w	r3, r3, #4
 80016ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016bc:	4b46      	ldr	r3, [pc, #280]	@ (80017d8 <HAL_I2C_MspInit+0x178>)
 80016be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c0:	f003 0304 	and.w	r3, r3, #4
 80016c4:	60fb      	str	r3, [r7, #12]
 80016c6:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80016c8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80016cc:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016ce:	2312      	movs	r3, #18
 80016d0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016d2:	2301      	movs	r3, #1
 80016d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016d6:	2302      	movs	r3, #2
 80016d8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 80016da:	2308      	movs	r3, #8
 80016dc:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016de:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80016e2:	4619      	mov	r1, r3
 80016e4:	483d      	ldr	r0, [pc, #244]	@ (80017dc <HAL_I2C_MspInit+0x17c>)
 80016e6:	f001 fbfb 	bl	8002ee0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80016ea:	4b3b      	ldr	r3, [pc, #236]	@ (80017d8 <HAL_I2C_MspInit+0x178>)
 80016ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ee:	4a3a      	ldr	r2, [pc, #232]	@ (80017d8 <HAL_I2C_MspInit+0x178>)
 80016f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80016f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80016f6:	4b38      	ldr	r3, [pc, #224]	@ (80017d8 <HAL_I2C_MspInit+0x178>)
 80016f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016fa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80016fe:	60bb      	str	r3, [r7, #8]
 8001700:	68bb      	ldr	r3, [r7, #8]

    /* I2C3 DMA Init */
    /* I2C3_TX Init */
    hdma_i2c3_tx.Instance = DMA1_Channel1;
 8001702:	4b37      	ldr	r3, [pc, #220]	@ (80017e0 <HAL_I2C_MspInit+0x180>)
 8001704:	4a37      	ldr	r2, [pc, #220]	@ (80017e4 <HAL_I2C_MspInit+0x184>)
 8001706:	601a      	str	r2, [r3, #0]
    hdma_i2c3_tx.Init.Request = DMA_REQUEST_I2C3_TX;
 8001708:	4b35      	ldr	r3, [pc, #212]	@ (80017e0 <HAL_I2C_MspInit+0x180>)
 800170a:	2215      	movs	r2, #21
 800170c:	605a      	str	r2, [r3, #4]
    hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800170e:	4b34      	ldr	r3, [pc, #208]	@ (80017e0 <HAL_I2C_MspInit+0x180>)
 8001710:	2210      	movs	r2, #16
 8001712:	609a      	str	r2, [r3, #8]
    hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001714:	4b32      	ldr	r3, [pc, #200]	@ (80017e0 <HAL_I2C_MspInit+0x180>)
 8001716:	2200      	movs	r2, #0
 8001718:	60da      	str	r2, [r3, #12]
    hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800171a:	4b31      	ldr	r3, [pc, #196]	@ (80017e0 <HAL_I2C_MspInit+0x180>)
 800171c:	2280      	movs	r2, #128	@ 0x80
 800171e:	611a      	str	r2, [r3, #16]
    hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001720:	4b2f      	ldr	r3, [pc, #188]	@ (80017e0 <HAL_I2C_MspInit+0x180>)
 8001722:	2200      	movs	r2, #0
 8001724:	615a      	str	r2, [r3, #20]
    hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001726:	4b2e      	ldr	r3, [pc, #184]	@ (80017e0 <HAL_I2C_MspInit+0x180>)
 8001728:	2200      	movs	r2, #0
 800172a:	619a      	str	r2, [r3, #24]
    hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 800172c:	4b2c      	ldr	r3, [pc, #176]	@ (80017e0 <HAL_I2C_MspInit+0x180>)
 800172e:	2200      	movs	r2, #0
 8001730:	61da      	str	r2, [r3, #28]
    hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001732:	4b2b      	ldr	r3, [pc, #172]	@ (80017e0 <HAL_I2C_MspInit+0x180>)
 8001734:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8001738:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 800173a:	4829      	ldr	r0, [pc, #164]	@ (80017e0 <HAL_I2C_MspInit+0x180>)
 800173c:	f000 ff6a 	bl	8002614 <HAL_DMA_Init>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <HAL_I2C_MspInit+0xea>
    {
      Error_Handler();
 8001746:	f7ff fd3f 	bl	80011c8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c3_tx);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4a24      	ldr	r2, [pc, #144]	@ (80017e0 <HAL_I2C_MspInit+0x180>)
 800174e:	639a      	str	r2, [r3, #56]	@ 0x38
 8001750:	4a23      	ldr	r2, [pc, #140]	@ (80017e0 <HAL_I2C_MspInit+0x180>)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C3_RX Init */
    hdma_i2c3_rx.Instance = DMA1_Channel2;
 8001756:	4b24      	ldr	r3, [pc, #144]	@ (80017e8 <HAL_I2C_MspInit+0x188>)
 8001758:	4a24      	ldr	r2, [pc, #144]	@ (80017ec <HAL_I2C_MspInit+0x18c>)
 800175a:	601a      	str	r2, [r3, #0]
    hdma_i2c3_rx.Init.Request = DMA_REQUEST_I2C3_RX;
 800175c:	4b22      	ldr	r3, [pc, #136]	@ (80017e8 <HAL_I2C_MspInit+0x188>)
 800175e:	2214      	movs	r2, #20
 8001760:	605a      	str	r2, [r3, #4]
    hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001762:	4b21      	ldr	r3, [pc, #132]	@ (80017e8 <HAL_I2C_MspInit+0x188>)
 8001764:	2200      	movs	r2, #0
 8001766:	609a      	str	r2, [r3, #8]
    hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001768:	4b1f      	ldr	r3, [pc, #124]	@ (80017e8 <HAL_I2C_MspInit+0x188>)
 800176a:	2200      	movs	r2, #0
 800176c:	60da      	str	r2, [r3, #12]
    hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800176e:	4b1e      	ldr	r3, [pc, #120]	@ (80017e8 <HAL_I2C_MspInit+0x188>)
 8001770:	2280      	movs	r2, #128	@ 0x80
 8001772:	611a      	str	r2, [r3, #16]
    hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001774:	4b1c      	ldr	r3, [pc, #112]	@ (80017e8 <HAL_I2C_MspInit+0x188>)
 8001776:	2200      	movs	r2, #0
 8001778:	615a      	str	r2, [r3, #20]
    hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800177a:	4b1b      	ldr	r3, [pc, #108]	@ (80017e8 <HAL_I2C_MspInit+0x188>)
 800177c:	2200      	movs	r2, #0
 800177e:	619a      	str	r2, [r3, #24]
    hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 8001780:	4b19      	ldr	r3, [pc, #100]	@ (80017e8 <HAL_I2C_MspInit+0x188>)
 8001782:	2200      	movs	r2, #0
 8001784:	61da      	str	r2, [r3, #28]
    hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001786:	4b18      	ldr	r3, [pc, #96]	@ (80017e8 <HAL_I2C_MspInit+0x188>)
 8001788:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 800178c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 800178e:	4816      	ldr	r0, [pc, #88]	@ (80017e8 <HAL_I2C_MspInit+0x188>)
 8001790:	f000 ff40 	bl	8002614 <HAL_DMA_Init>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <HAL_I2C_MspInit+0x13e>
    {
      Error_Handler();
 800179a:	f7ff fd15 	bl	80011c8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c3_rx);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4a11      	ldr	r2, [pc, #68]	@ (80017e8 <HAL_I2C_MspInit+0x188>)
 80017a2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80017a4:	4a10      	ldr	r2, [pc, #64]	@ (80017e8 <HAL_I2C_MspInit+0x188>)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C3 interrupt Init */
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 80017aa:	2200      	movs	r2, #0
 80017ac:	2100      	movs	r1, #0
 80017ae:	205c      	movs	r0, #92	@ 0x5c
 80017b0:	f000 fce5 	bl	800217e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 80017b4:	205c      	movs	r0, #92	@ 0x5c
 80017b6:	f000 fcfc 	bl	80021b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 80017ba:	2200      	movs	r2, #0
 80017bc:	2100      	movs	r1, #0
 80017be:	205d      	movs	r0, #93	@ 0x5d
 80017c0:	f000 fcdd 	bl	800217e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 80017c4:	205d      	movs	r0, #93	@ 0x5d
 80017c6:	f000 fcf4 	bl	80021b2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 80017ca:	bf00      	nop
 80017cc:	3768      	adds	r7, #104	@ 0x68
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	40007800 	.word	0x40007800
 80017d8:	40021000 	.word	0x40021000
 80017dc:	48000800 	.word	0x48000800
 80017e0:	20000254 	.word	0x20000254
 80017e4:	40020008 	.word	0x40020008
 80017e8:	200002b4 	.word	0x200002b4
 80017ec:	4002001c 	.word	0x4002001c

080017f0 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C3)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a13      	ldr	r2, [pc, #76]	@ (800184c <HAL_I2C_MspDeInit+0x5c>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d11f      	bne.n	8001842 <HAL_I2C_MspDeInit+0x52>
  {
    /* USER CODE BEGIN I2C3_MspDeInit 0 */

    /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 8001802:	4b13      	ldr	r3, [pc, #76]	@ (8001850 <HAL_I2C_MspDeInit+0x60>)
 8001804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001806:	4a12      	ldr	r2, [pc, #72]	@ (8001850 <HAL_I2C_MspDeInit+0x60>)
 8001808:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800180c:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8);
 800180e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001812:	4810      	ldr	r0, [pc, #64]	@ (8001854 <HAL_I2C_MspDeInit+0x64>)
 8001814:	f001 fce6 	bl	80031e4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 8001818:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800181c:	480d      	ldr	r0, [pc, #52]	@ (8001854 <HAL_I2C_MspDeInit+0x64>)
 800181e:	f001 fce1 	bl	80031e4 <HAL_GPIO_DeInit>

    /* I2C3 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmatx);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001826:	4618      	mov	r0, r3
 8001828:	f000 ff9c 	bl	8002764 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hi2c->hdmarx);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001830:	4618      	mov	r0, r3
 8001832:	f000 ff97 	bl	8002764 <HAL_DMA_DeInit>

    /* I2C3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 8001836:	205c      	movs	r0, #92	@ 0x5c
 8001838:	f000 fcc9 	bl	80021ce <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 800183c:	205d      	movs	r0, #93	@ 0x5d
 800183e:	f000 fcc6 	bl	80021ce <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C3_MspDeInit 1 */

    /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8001842:	bf00      	nop
 8001844:	3708      	adds	r7, #8
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	40007800 	.word	0x40007800
 8001850:	40021000 	.word	0x40021000
 8001854:	48000800 	.word	0x48000800

08001858 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b09e      	sub	sp, #120	@ 0x78
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001860:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	609a      	str	r2, [r3, #8]
 800186c:	60da      	str	r2, [r3, #12]
 800186e:	611a      	str	r2, [r3, #16]
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001870:	f107 0310 	add.w	r3, r7, #16
 8001874:	2244      	movs	r2, #68	@ 0x44
 8001876:	2100      	movs	r1, #0
 8001878:	4618      	mov	r0, r3
 800187a:	f006 fadb 	bl	8007e34 <memset>
  if(huart->Instance==USART1)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a65      	ldr	r2, [pc, #404]	@ (8001a18 <HAL_UART_MspInit+0x1c0>)
 8001884:	4293      	cmp	r3, r2
 8001886:	f040 80c2 	bne.w	8001a0e <HAL_UART_MspInit+0x1b6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800188a:	2301      	movs	r3, #1
 800188c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800188e:	2300      	movs	r3, #0
 8001890:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001892:	f107 0310 	add.w	r3, r7, #16
 8001896:	4618      	mov	r0, r3
 8001898:	f004 fbdc 	bl	8006054 <HAL_RCCEx_PeriphCLKConfig>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80018a2:	f7ff fc91 	bl	80011c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018a6:	4b5d      	ldr	r3, [pc, #372]	@ (8001a1c <HAL_UART_MspInit+0x1c4>)
 80018a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018aa:	4a5c      	ldr	r2, [pc, #368]	@ (8001a1c <HAL_UART_MspInit+0x1c4>)
 80018ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80018b2:	4b5a      	ldr	r3, [pc, #360]	@ (8001a1c <HAL_UART_MspInit+0x1c4>)
 80018b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018ba:	60fb      	str	r3, [r7, #12]
 80018bc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018be:	4b57      	ldr	r3, [pc, #348]	@ (8001a1c <HAL_UART_MspInit+0x1c4>)
 80018c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c2:	4a56      	ldr	r2, [pc, #344]	@ (8001a1c <HAL_UART_MspInit+0x1c4>)
 80018c4:	f043 0304 	orr.w	r3, r3, #4
 80018c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018ca:	4b54      	ldr	r3, [pc, #336]	@ (8001a1c <HAL_UART_MspInit+0x1c4>)
 80018cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ce:	f003 0304 	and.w	r3, r3, #4
 80018d2:	60bb      	str	r3, [r7, #8]
 80018d4:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80018d6:	2330      	movs	r3, #48	@ 0x30
 80018d8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018da:	2302      	movs	r3, #2
 80018dc:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	2300      	movs	r3, #0
 80018e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e2:	2300      	movs	r3, #0
 80018e4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018e6:	2307      	movs	r3, #7
 80018e8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018ea:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80018ee:	4619      	mov	r1, r3
 80018f0:	484b      	ldr	r0, [pc, #300]	@ (8001a20 <HAL_UART_MspInit+0x1c8>)
 80018f2:	f001 faf5 	bl	8002ee0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel6;
 80018f6:	4b4b      	ldr	r3, [pc, #300]	@ (8001a24 <HAL_UART_MspInit+0x1cc>)
 80018f8:	4a4b      	ldr	r2, [pc, #300]	@ (8001a28 <HAL_UART_MspInit+0x1d0>)
 80018fa:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80018fc:	4b49      	ldr	r3, [pc, #292]	@ (8001a24 <HAL_UART_MspInit+0x1cc>)
 80018fe:	2218      	movs	r2, #24
 8001900:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001902:	4b48      	ldr	r3, [pc, #288]	@ (8001a24 <HAL_UART_MspInit+0x1cc>)
 8001904:	2200      	movs	r2, #0
 8001906:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001908:	4b46      	ldr	r3, [pc, #280]	@ (8001a24 <HAL_UART_MspInit+0x1cc>)
 800190a:	2200      	movs	r2, #0
 800190c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800190e:	4b45      	ldr	r3, [pc, #276]	@ (8001a24 <HAL_UART_MspInit+0x1cc>)
 8001910:	2280      	movs	r2, #128	@ 0x80
 8001912:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001914:	4b43      	ldr	r3, [pc, #268]	@ (8001a24 <HAL_UART_MspInit+0x1cc>)
 8001916:	2200      	movs	r2, #0
 8001918:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800191a:	4b42      	ldr	r3, [pc, #264]	@ (8001a24 <HAL_UART_MspInit+0x1cc>)
 800191c:	2200      	movs	r2, #0
 800191e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001920:	4b40      	ldr	r3, [pc, #256]	@ (8001a24 <HAL_UART_MspInit+0x1cc>)
 8001922:	2200      	movs	r2, #0
 8001924:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001926:	4b3f      	ldr	r3, [pc, #252]	@ (8001a24 <HAL_UART_MspInit+0x1cc>)
 8001928:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 800192c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800192e:	483d      	ldr	r0, [pc, #244]	@ (8001a24 <HAL_UART_MspInit+0x1cc>)
 8001930:	f000 fe70 	bl	8002614 <HAL_DMA_Init>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 800193a:	f7ff fc45 	bl	80011c8 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 800193e:	2300      	movs	r3, #0
 8001940:	657b      	str	r3, [r7, #84]	@ 0x54
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_RISING;
 8001942:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001946:	65bb      	str	r3, [r7, #88]	@ 0x58
    pSyncConfig.SyncEnable = DISABLE;
 8001948:	2300      	movs	r3, #0
 800194a:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
    pSyncConfig.EventEnable = ENABLE;
 800194e:	2301      	movs	r3, #1
 8001950:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    pSyncConfig.RequestNumber = 1;
 8001954:	2301      	movs	r3, #1
 8001956:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_DMAEx_ConfigMuxSync(&hdma_usart1_rx, &pSyncConfig) != HAL_OK)
 8001958:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800195c:	4619      	mov	r1, r3
 800195e:	4831      	ldr	r0, [pc, #196]	@ (8001a24 <HAL_UART_MspInit+0x1cc>)
 8001960:	f001 fa2e 	bl	8002dc0 <HAL_DMAEx_ConfigMuxSync>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 800196a:	f7ff fc2d 	bl	80011c8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4a2c      	ldr	r2, [pc, #176]	@ (8001a24 <HAL_UART_MspInit+0x1cc>)
 8001972:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001976:	4a2b      	ldr	r2, [pc, #172]	@ (8001a24 <HAL_UART_MspInit+0x1cc>)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel6;
 800197c:	4b2b      	ldr	r3, [pc, #172]	@ (8001a2c <HAL_UART_MspInit+0x1d4>)
 800197e:	4a2c      	ldr	r2, [pc, #176]	@ (8001a30 <HAL_UART_MspInit+0x1d8>)
 8001980:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001982:	4b2a      	ldr	r3, [pc, #168]	@ (8001a2c <HAL_UART_MspInit+0x1d4>)
 8001984:	2219      	movs	r2, #25
 8001986:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001988:	4b28      	ldr	r3, [pc, #160]	@ (8001a2c <HAL_UART_MspInit+0x1d4>)
 800198a:	2210      	movs	r2, #16
 800198c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800198e:	4b27      	ldr	r3, [pc, #156]	@ (8001a2c <HAL_UART_MspInit+0x1d4>)
 8001990:	2200      	movs	r2, #0
 8001992:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001994:	4b25      	ldr	r3, [pc, #148]	@ (8001a2c <HAL_UART_MspInit+0x1d4>)
 8001996:	2280      	movs	r2, #128	@ 0x80
 8001998:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800199a:	4b24      	ldr	r3, [pc, #144]	@ (8001a2c <HAL_UART_MspInit+0x1d4>)
 800199c:	2200      	movs	r2, #0
 800199e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019a0:	4b22      	ldr	r3, [pc, #136]	@ (8001a2c <HAL_UART_MspInit+0x1d4>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80019a6:	4b21      	ldr	r3, [pc, #132]	@ (8001a2c <HAL_UART_MspInit+0x1d4>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80019ac:	4b1f      	ldr	r3, [pc, #124]	@ (8001a2c <HAL_UART_MspInit+0x1d4>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80019b2:	481e      	ldr	r0, [pc, #120]	@ (8001a2c <HAL_UART_MspInit+0x1d4>)
 80019b4:	f000 fe2e 	bl	8002614 <HAL_DMA_Init>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <HAL_UART_MspInit+0x16a>
    {
      Error_Handler();
 80019be:	f7ff fc03 	bl	80011c8 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 80019c2:	2300      	movs	r3, #0
 80019c4:	657b      	str	r3, [r7, #84]	@ 0x54
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_RISING;
 80019c6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80019ca:	65bb      	str	r3, [r7, #88]	@ 0x58
    pSyncConfig.SyncEnable = DISABLE;
 80019cc:	2300      	movs	r3, #0
 80019ce:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
    pSyncConfig.EventEnable = ENABLE;
 80019d2:	2301      	movs	r3, #1
 80019d4:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    pSyncConfig.RequestNumber = 1;
 80019d8:	2301      	movs	r3, #1
 80019da:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_DMAEx_ConfigMuxSync(&hdma_usart1_tx, &pSyncConfig) != HAL_OK)
 80019dc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80019e0:	4619      	mov	r1, r3
 80019e2:	4812      	ldr	r0, [pc, #72]	@ (8001a2c <HAL_UART_MspInit+0x1d4>)
 80019e4:	f001 f9ec 	bl	8002dc0 <HAL_DMAEx_ConfigMuxSync>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <HAL_UART_MspInit+0x19a>
    {
      Error_Handler();
 80019ee:	f7ff fbeb 	bl	80011c8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4a0d      	ldr	r2, [pc, #52]	@ (8001a2c <HAL_UART_MspInit+0x1d4>)
 80019f6:	67da      	str	r2, [r3, #124]	@ 0x7c
 80019f8:	4a0c      	ldr	r2, [pc, #48]	@ (8001a2c <HAL_UART_MspInit+0x1d4>)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80019fe:	2200      	movs	r2, #0
 8001a00:	2100      	movs	r1, #0
 8001a02:	2025      	movs	r0, #37	@ 0x25
 8001a04:	f000 fbbb 	bl	800217e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001a08:	2025      	movs	r0, #37	@ 0x25
 8001a0a:	f000 fbd2 	bl	80021b2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001a0e:	bf00      	nop
 8001a10:	3778      	adds	r7, #120	@ 0x78
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	40013800 	.word	0x40013800
 8001a1c:	40021000 	.word	0x40021000
 8001a20:	48000800 	.word	0x48000800
 8001a24:	200003a8 	.word	0x200003a8
 8001a28:	4002006c 	.word	0x4002006c
 8001a2c:	20000408 	.word	0x20000408
 8001a30:	4002046c 	.word	0x4002046c

08001a34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a38:	bf00      	nop
 8001a3a:	e7fd      	b.n	8001a38 <NMI_Handler+0x4>

08001a3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a40:	bf00      	nop
 8001a42:	e7fd      	b.n	8001a40 <HardFault_Handler+0x4>

08001a44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a48:	bf00      	nop
 8001a4a:	e7fd      	b.n	8001a48 <MemManage_Handler+0x4>

08001a4c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a50:	bf00      	nop
 8001a52:	e7fd      	b.n	8001a50 <BusFault_Handler+0x4>

08001a54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a58:	bf00      	nop
 8001a5a:	e7fd      	b.n	8001a58 <UsageFault_Handler+0x4>

08001a5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a60:	bf00      	nop
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a6e:	bf00      	nop
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr

08001a78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a7c:	bf00      	nop
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr

08001a86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a8a:	f000 fa39 	bl	8001f00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a8e:	bf00      	nop
 8001a90:	bd80      	pop	{r7, pc}
	...

08001a94 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_tx);
 8001a98:	4802      	ldr	r0, [pc, #8]	@ (8001aa4 <DMA1_Channel1_IRQHandler+0x10>)
 8001a9a:	f001 f834 	bl	8002b06 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	20000254 	.word	0x20000254

08001aa8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_rx);
 8001aac:	4802      	ldr	r0, [pc, #8]	@ (8001ab8 <DMA1_Channel2_IRQHandler+0x10>)
 8001aae:	f001 f82a 	bl	8002b06 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	200002b4 	.word	0x200002b4

08001abc <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001ac0:	4802      	ldr	r0, [pc, #8]	@ (8001acc <DMA1_Channel6_IRQHandler+0x10>)
 8001ac2:	f001 f820 	bl	8002b06 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001ac6:	bf00      	nop
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	200003a8 	.word	0x200003a8

08001ad0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ad4:	4802      	ldr	r0, [pc, #8]	@ (8001ae0 <USART1_IRQHandler+0x10>)
 8001ad6:	f004 fdc9 	bl	800666c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  //HAL_UART_IDLECallback(&huart1);  	  	  //remove this
  /* USER CODE END USART1_IRQn 1 */
}
 8001ada:	bf00      	nop
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	20000314 	.word	0x20000314

08001ae4 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt / I2C3 wake-up interrupt through EXTI line 27.
  */
void I2C3_EV_IRQHandler(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8001ae8:	4802      	ldr	r0, [pc, #8]	@ (8001af4 <I2C3_EV_IRQHandler+0x10>)
 8001aea:	f001 ff75 	bl	80039d8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8001aee:	bf00      	nop
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	20000200 	.word	0x20000200

08001af8 <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8001afc:	4802      	ldr	r0, [pc, #8]	@ (8001b08 <I2C3_ER_IRQHandler+0x10>)
 8001afe:	f001 ff85 	bl	8003a0c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 8001b02:	bf00      	nop
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	20000200 	.word	0x20000200

08001b0c <DMAMUX_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX overrun interrupt.
  */
void DMAMUX_OVR_IRQHandler(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMAMUX_OVR_IRQn 0 */

  /* USER CODE END DMAMUX_OVR_IRQn 0 */
  // Handle DMA1_Channel6
  HAL_DMAEx_MUX_IRQHandler(&hdma_usart1_rx);
 8001b10:	4803      	ldr	r0, [pc, #12]	@ (8001b20 <DMAMUX_OVR_IRQHandler+0x14>)
 8001b12:	f001 f993 	bl	8002e3c <HAL_DMAEx_MUX_IRQHandler>
  // Handle DMA2_Channel6
  HAL_DMAEx_MUX_IRQHandler(&hdma_usart1_tx);
 8001b16:	4803      	ldr	r0, [pc, #12]	@ (8001b24 <DMAMUX_OVR_IRQHandler+0x18>)
 8001b18:	f001 f990 	bl	8002e3c <HAL_DMAEx_MUX_IRQHandler>
  /* USER CODE BEGIN DMAMUX_OVR_IRQn 1 */

  /* USER CODE END DMAMUX_OVR_IRQn 1 */
}
 8001b1c:	bf00      	nop
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	200003a8 	.word	0x200003a8
 8001b24:	20000408 	.word	0x20000408

08001b28 <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001b2c:	4802      	ldr	r0, [pc, #8]	@ (8001b38 <DMA2_Channel6_IRQHandler+0x10>)
 8001b2e:	f000 ffea 	bl	8002b06 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 8001b32:	bf00      	nop
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	20000408 	.word	0x20000408

08001b3c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001b40:	4b06      	ldr	r3, [pc, #24]	@ (8001b5c <SystemInit+0x20>)
 8001b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b46:	4a05      	ldr	r2, [pc, #20]	@ (8001b5c <SystemInit+0x20>)
 8001b48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b50:	bf00      	nop
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	e000ed00 	.word	0xe000ed00

08001b60 <valve_set_openness>:
 *  Created on: Jun 6, 2025
 *      Author: Leon
 */
#include "valve.h"

void valve_set_openness(ValveController* valve, uint8_t openness) {
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	460b      	mov	r3, r1
 8001b6a:	70fb      	strb	r3, [r7, #3]
    if (openness > 255) openness = 255;
    valve->target_openness = openness;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	78fa      	ldrb	r2, [r7, #3]
 8001b70:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    // New logic will handle real-time change in valve_update
}
 8001b74:	bf00      	nop
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <valve_update>:

#define DIRECTION_CHANGE_DELAY    1000    // Delay before changing direction
#define MOVEMENT_COOLDOWN_DELAY   1000    // Delay after movement completes
#define POSITION_TOLERANCE         0     // Allowable position difference

void valve_update(ValveController* valve) {
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b086      	sub	sp, #24
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 8001b88:	f000 f9cc 	bl	8001f24 <HAL_GetTick>
 8001b8c:	6178      	str	r0, [r7, #20]
    int16_t delta;
    uint32_t elapsed;

    switch (valve->state) {
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001b94:	2b04      	cmp	r3, #4
 8001b96:	f000 811f 	beq.w	8001dd8 <valve_update+0x258>
 8001b9a:	2b04      	cmp	r3, #4
 8001b9c:	f300 8126 	bgt.w	8001dec <valve_update+0x26c>
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d007      	beq.n	8001bb4 <valve_update+0x34>
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	f2c0 8121 	blt.w	8001dec <valve_update+0x26c>
 8001baa:	3b01      	subs	r3, #1
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	f200 811d 	bhi.w	8001dec <valve_update+0x26c>
 8001bb2:	e05a      	b.n	8001c6a <valve_update+0xea>
        case VALVE_IDLE:
            // Check if we need to start new movement after cooldown
            if (now >= valve->cooldown_end_time) {
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb8:	697a      	ldr	r2, [r7, #20]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	f0c0 811b 	bcc.w	8001df6 <valve_update+0x276>
                delta = valve->target_openness - valve->current_openness;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001bce:	1ad3      	subs	r3, r2, r3
 8001bd0:	b29b      	uxth	r3, r3
 8001bd2:	827b      	strh	r3, [r7, #18]

                // Only move if beyond tolerance threshold
                if (delta > POSITION_TOLERANCE || -delta > POSITION_TOLERANCE) {
 8001bd4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	dc04      	bgt.n	8001be6 <valve_update+0x66>
 8001bdc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	f280 8108 	bge.w	8001df6 <valve_update+0x276>
                    if (delta > 0) {
 8001be6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	dd1d      	ble.n	8001c2a <valve_update+0xaa>
                        valve->move_duration = ((uint32_t)delta * valve->timeO) / 255;
 8001bee:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001bf2:	687a      	ldr	r2, [r7, #4]
 8001bf4:	69d2      	ldr	r2, [r2, #28]
 8001bf6:	fb02 f303 	mul.w	r3, r2, r3
 8001bfa:	4a82      	ldr	r2, [pc, #520]	@ (8001e04 <valve_update+0x284>)
 8001bfc:	fba2 2303 	umull	r2, r3, r2, r3
 8001c00:	09da      	lsrs	r2, r3, #7
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	62da      	str	r2, [r3, #44]	@ 0x2c
                        valve->start_time = now;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	697a      	ldr	r2, [r7, #20]
 8001c0a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_GPIO_WritePin(valve->busO, valve->pinO, GPIO_PIN_SET);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	4618      	mov	r0, r3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	b29b      	uxth	r3, r3
 8001c18:	2201      	movs	r2, #1
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	f001 fbdc 	bl	80033d8 <HAL_GPIO_WritePin>
                        valve->state = VALVE_OPENING;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2201      	movs	r2, #1
 8001c24:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                        HAL_GPIO_WritePin(valve->busC, valve->pinC, GPIO_PIN_SET);
                        valve->state = VALVE_CLOSING;
                    }
                }
            }
            break;
 8001c28:	e0e5      	b.n	8001df6 <valve_update+0x276>
                        valve->move_duration = ((uint32_t)(-delta) * valve->timeC) / 255;
 8001c2a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001c2e:	425b      	negs	r3, r3
 8001c30:	461a      	mov	r2, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6a1b      	ldr	r3, [r3, #32]
 8001c36:	fb02 f303 	mul.w	r3, r2, r3
 8001c3a:	4a72      	ldr	r2, [pc, #456]	@ (8001e04 <valve_update+0x284>)
 8001c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c40:	09da      	lsrs	r2, r3, #7
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	62da      	str	r2, [r3, #44]	@ 0x2c
                        valve->start_time = now;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	697a      	ldr	r2, [r7, #20]
 8001c4a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_GPIO_WritePin(valve->busC, valve->pinC, GPIO_PIN_SET);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	4618      	mov	r0, r3
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	b29b      	uxth	r3, r3
 8001c58:	2201      	movs	r2, #1
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	f001 fbbc 	bl	80033d8 <HAL_GPIO_WritePin>
                        valve->state = VALVE_CLOSING;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2202      	movs	r2, #2
 8001c64:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
            break;
 8001c68:	e0c5      	b.n	8001df6 <valve_update+0x276>

        case VALVE_OPENING:
        case VALVE_CLOSING:
            // Immediately stop movement if target changes
            delta = valve->target_openness - valve->current_openness;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001c70:	461a      	mov	r2, r3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	827b      	strh	r3, [r7, #18]
            if ((valve->state == VALVE_OPENING && delta <= POSITION_TOLERANCE) ||
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d103      	bne.n	8001c90 <valve_update+0x110>
 8001c88:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	dd08      	ble.n	8001ca2 <valve_update+0x122>
                (valve->state == VALVE_CLOSING && -delta <= POSITION_TOLERANCE)) {
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
            if ((valve->state == VALVE_OPENING && delta <= POSITION_TOLERANCE) ||
 8001c96:	2b02      	cmp	r3, #2
 8001c98:	d128      	bne.n	8001cec <valve_update+0x16c>
                (valve->state == VALVE_CLOSING && -delta <= POSITION_TOLERANCE)) {
 8001c9a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	db24      	blt.n	8001cec <valve_update+0x16c>
                // Stop movement and enter cooldown
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d102      	bne.n	8001cb2 <valve_update+0x132>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	e001      	b.n	8001cb6 <valve_update+0x136>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	68db      	ldr	r3, [r3, #12]
 8001cb6:	4618      	mov	r0, r3
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d103      	bne.n	8001cca <valve_update+0x14a>
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001cc6:	b29b      	uxth	r3, r3
 8001cc8:	e002      	b.n	8001cd0 <valve_update+0x150>
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	689b      	ldr	r3, [r3, #8]
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001cce:	b29b      	uxth	r3, r3
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	f001 fb80 	bl	80033d8 <HAL_GPIO_WritePin>
                                 GPIO_PIN_RESET);
                valve->cooldown_end_time = now + MOVEMENT_COOLDOWN_DELAY;
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	f503 727a 	add.w	r2, r3, #1000	@ 0x3e8
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	641a      	str	r2, [r3, #64]	@ 0x40
                valve->state = VALVE_COOLDOWN;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2204      	movs	r2, #4
 8001ce6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                break;
 8001cea:	e087      	b.n	8001dfc <valve_update+0x27c>
            }

            // Continue normal movement
            elapsed = now - valve->start_time;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cf0:	697a      	ldr	r2, [r7, #20]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	60fb      	str	r3, [r7, #12]
            if (elapsed >= valve->move_duration) {
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d32a      	bcc.n	8001d56 <valve_update+0x1d6>
                // Movement complete
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d102      	bne.n	8001d10 <valve_update+0x190>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	e001      	b.n	8001d14 <valve_update+0x194>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	4618      	mov	r0, r3
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d103      	bne.n	8001d28 <valve_update+0x1a8>
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001d24:	b29b      	uxth	r3, r3
 8001d26:	e002      	b.n	8001d2e <valve_update+0x1ae>
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	689b      	ldr	r3, [r3, #8]
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001d2c:	b29b      	uxth	r3, r3
 8001d2e:	2200      	movs	r2, #0
 8001d30:	4619      	mov	r1, r3
 8001d32:	f001 fb51 	bl	80033d8 <HAL_GPIO_WritePin>
                                 GPIO_PIN_RESET);
                valve->current_openness = valve->target_openness;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                valve->cooldown_end_time = now + MOVEMENT_COOLDOWN_DELAY;
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	f503 727a 	add.w	r2, r3, #1000	@ 0x3e8
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	641a      	str	r2, [r3, #64]	@ 0x40
                valve->state = VALVE_COOLDOWN;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2204      	movs	r2, #4
 8001d50:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                    valve->current_openness = valve->target_openness +
                                            ((valve->move_duration * 255) / valve->timeC) -
                                            ((elapsed * 255) / valve->timeC);
                }
            }
            break;
 8001d54:	e052      	b.n	8001dfc <valve_update+0x27c>
                if (valve->state == VALVE_OPENING) {
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001d5c:	2b01      	cmp	r3, #1
 8001d5e:	d11d      	bne.n	8001d9c <valve_update+0x21c>
                    valve->current_openness = ((elapsed * 255) / valve->timeO) +
 8001d60:	68fa      	ldr	r2, [r7, #12]
 8001d62:	4613      	mov	r3, r2
 8001d64:	021b      	lsls	r3, r3, #8
 8001d66:	1a9a      	subs	r2, r3, r2
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	69db      	ldr	r3, [r3, #28]
 8001d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d70:	b2d9      	uxtb	r1, r3
                                            (valve->target_openness - ((valve->move_duration * 255) / valve->timeO));
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f893 0025 	ldrb.w	r0, [r3, #37]	@ 0x25
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	021b      	lsls	r3, r3, #8
 8001d80:	1a9a      	subs	r2, r3, r2
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	69db      	ldr	r3, [r3, #28]
 8001d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	1ac3      	subs	r3, r0, r3
 8001d8e:	b2db      	uxtb	r3, r3
                    valve->current_openness = ((elapsed * 255) / valve->timeO) +
 8001d90:	440b      	add	r3, r1
 8001d92:	b2da      	uxtb	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            break;
 8001d9a:	e02f      	b.n	8001dfc <valve_update+0x27c>
                    valve->current_openness = valve->target_openness +
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f893 1025 	ldrb.w	r1, [r3, #37]	@ 0x25
                                            ((valve->move_duration * 255) / valve->timeC) -
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001da6:	4613      	mov	r3, r2
 8001da8:	021b      	lsls	r3, r3, #8
 8001daa:	1a9a      	subs	r2, r3, r2
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6a1b      	ldr	r3, [r3, #32]
 8001db0:	fbb2 f3f3 	udiv	r3, r2, r3
                    valve->current_openness = valve->target_openness +
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	440b      	add	r3, r1
 8001db8:	b2d9      	uxtb	r1, r3
                                            ((elapsed * 255) / valve->timeC);
 8001dba:	68fa      	ldr	r2, [r7, #12]
 8001dbc:	4613      	mov	r3, r2
 8001dbe:	021b      	lsls	r3, r3, #8
 8001dc0:	1a9a      	subs	r2, r3, r2
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6a1b      	ldr	r3, [r3, #32]
 8001dc6:	fbb2 f3f3 	udiv	r3, r2, r3
                                            ((valve->move_duration * 255) / valve->timeC) -
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	1acb      	subs	r3, r1, r3
 8001dce:	b2da      	uxtb	r2, r3
                    valve->current_openness = valve->target_openness +
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            break;
 8001dd6:	e011      	b.n	8001dfc <valve_update+0x27c>

        case VALVE_COOLDOWN:
            if (now >= valve->cooldown_end_time) {
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ddc:	697a      	ldr	r2, [r7, #20]
 8001dde:	429a      	cmp	r2, r3
 8001de0:	d30b      	bcc.n	8001dfa <valve_update+0x27a>
                valve->state = VALVE_IDLE;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2200      	movs	r2, #0
 8001de6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
            }
            break;
 8001dea:	e006      	b.n	8001dfa <valve_update+0x27a>

        default:
            valve->state = VALVE_IDLE;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2200      	movs	r2, #0
 8001df0:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
            break;
 8001df4:	e002      	b.n	8001dfc <valve_update+0x27c>
            break;
 8001df6:	bf00      	nop
 8001df8:	e000      	b.n	8001dfc <valve_update+0x27c>
            break;
 8001dfa:	bf00      	nop
    }
}
 8001dfc:	bf00      	nop
 8001dfe:	3718      	adds	r7, #24
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	80808081 	.word	0x80808081

08001e08 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e08:	480d      	ldr	r0, [pc, #52]	@ (8001e40 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e0a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e0c:	f7ff fe96 	bl	8001b3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e10:	480c      	ldr	r0, [pc, #48]	@ (8001e44 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e12:	490d      	ldr	r1, [pc, #52]	@ (8001e48 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e14:	4a0d      	ldr	r2, [pc, #52]	@ (8001e4c <LoopForever+0xe>)
  movs r3, #0
 8001e16:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001e18:	e002      	b.n	8001e20 <LoopCopyDataInit>

08001e1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e1e:	3304      	adds	r3, #4

08001e20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e24:	d3f9      	bcc.n	8001e1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e26:	4a0a      	ldr	r2, [pc, #40]	@ (8001e50 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e28:	4c0a      	ldr	r4, [pc, #40]	@ (8001e54 <LoopForever+0x16>)
  movs r3, #0
 8001e2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e2c:	e001      	b.n	8001e32 <LoopFillZerobss>

08001e2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e30:	3204      	adds	r2, #4

08001e32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e34:	d3fb      	bcc.n	8001e2e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001e36:	f006 f805 	bl	8007e44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e3a:	f7fe feaf 	bl	8000b9c <main>

08001e3e <LoopForever>:

LoopForever:
    b LoopForever
 8001e3e:	e7fe      	b.n	8001e3e <LoopForever>
  ldr   r0, =_estack
 8001e40:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001e44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e48:	200000cc 	.word	0x200000cc
  ldr r2, =_sidata
 8001e4c:	08007f2c 	.word	0x08007f2c
  ldr r2, =_sbss
 8001e50:	200000cc 	.word	0x200000cc
  ldr r4, =_ebss
 8001e54:	200006ac 	.word	0x200006ac

08001e58 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e58:	e7fe      	b.n	8001e58 <ADC1_2_IRQHandler>

08001e5a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e5a:	b580      	push	{r7, lr}
 8001e5c:	b082      	sub	sp, #8
 8001e5e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e60:	2300      	movs	r3, #0
 8001e62:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e64:	2003      	movs	r0, #3
 8001e66:	f000 f97f 	bl	8002168 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e6a:	200f      	movs	r0, #15
 8001e6c:	f000 f80e 	bl	8001e8c <HAL_InitTick>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d002      	beq.n	8001e7c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	71fb      	strb	r3, [r7, #7]
 8001e7a:	e001      	b.n	8001e80 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e7c:	f7ff fbac 	bl	80015d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e80:	79fb      	ldrb	r3, [r7, #7]

}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3708      	adds	r7, #8
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
	...

08001e8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e94:	2300      	movs	r3, #0
 8001e96:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001e98:	4b16      	ldr	r3, [pc, #88]	@ (8001ef4 <HAL_InitTick+0x68>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d022      	beq.n	8001ee6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001ea0:	4b15      	ldr	r3, [pc, #84]	@ (8001ef8 <HAL_InitTick+0x6c>)
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	4b13      	ldr	r3, [pc, #76]	@ (8001ef4 <HAL_InitTick+0x68>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001eac:	fbb1 f3f3 	udiv	r3, r1, r3
 8001eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f000 f998 	bl	80021ea <HAL_SYSTICK_Config>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d10f      	bne.n	8001ee0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2b0f      	cmp	r3, #15
 8001ec4:	d809      	bhi.n	8001eda <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	6879      	ldr	r1, [r7, #4]
 8001eca:	f04f 30ff 	mov.w	r0, #4294967295
 8001ece:	f000 f956 	bl	800217e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ed2:	4a0a      	ldr	r2, [pc, #40]	@ (8001efc <HAL_InitTick+0x70>)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6013      	str	r3, [r2, #0]
 8001ed8:	e007      	b.n	8001eea <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	73fb      	strb	r3, [r7, #15]
 8001ede:	e004      	b.n	8001eea <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	73fb      	strb	r3, [r7, #15]
 8001ee4:	e001      	b.n	8001eea <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001eea:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3710      	adds	r7, #16
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	200000c8 	.word	0x200000c8
 8001ef8:	200000c0 	.word	0x200000c0
 8001efc:	200000c4 	.word	0x200000c4

08001f00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f04:	4b05      	ldr	r3, [pc, #20]	@ (8001f1c <HAL_IncTick+0x1c>)
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	4b05      	ldr	r3, [pc, #20]	@ (8001f20 <HAL_IncTick+0x20>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	4a03      	ldr	r2, [pc, #12]	@ (8001f1c <HAL_IncTick+0x1c>)
 8001f10:	6013      	str	r3, [r2, #0]
}
 8001f12:	bf00      	nop
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr
 8001f1c:	200006a8 	.word	0x200006a8
 8001f20:	200000c8 	.word	0x200000c8

08001f24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  return uwTick;
 8001f28:	4b03      	ldr	r3, [pc, #12]	@ (8001f38 <HAL_GetTick+0x14>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	200006a8 	.word	0x200006a8

08001f3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f44:	f7ff ffee 	bl	8001f24 <HAL_GetTick>
 8001f48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f54:	d004      	beq.n	8001f60 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f56:	4b09      	ldr	r3, [pc, #36]	@ (8001f7c <HAL_Delay+0x40>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	68fa      	ldr	r2, [r7, #12]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f60:	bf00      	nop
 8001f62:	f7ff ffdf 	bl	8001f24 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	68fa      	ldr	r2, [r7, #12]
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d8f7      	bhi.n	8001f62 <HAL_Delay+0x26>
  {
  }
}
 8001f72:	bf00      	nop
 8001f74:	bf00      	nop
 8001f76:	3710      	adds	r7, #16
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	200000c8 	.word	0x200000c8

08001f80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b085      	sub	sp, #20
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f003 0307 	and.w	r3, r3, #7
 8001f8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f90:	4b0c      	ldr	r3, [pc, #48]	@ (8001fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f96:	68ba      	ldr	r2, [r7, #8]
 8001f98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fa8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fb2:	4a04      	ldr	r2, [pc, #16]	@ (8001fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	60d3      	str	r3, [r2, #12]
}
 8001fb8:	bf00      	nop
 8001fba:	3714      	adds	r7, #20
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr
 8001fc4:	e000ed00 	.word	0xe000ed00

08001fc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fcc:	4b04      	ldr	r3, [pc, #16]	@ (8001fe0 <__NVIC_GetPriorityGrouping+0x18>)
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	0a1b      	lsrs	r3, r3, #8
 8001fd2:	f003 0307 	and.w	r3, r3, #7
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr
 8001fe0:	e000ed00 	.word	0xe000ed00

08001fe4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	4603      	mov	r3, r0
 8001fec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	db0b      	blt.n	800200e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ff6:	79fb      	ldrb	r3, [r7, #7]
 8001ff8:	f003 021f 	and.w	r2, r3, #31
 8001ffc:	4907      	ldr	r1, [pc, #28]	@ (800201c <__NVIC_EnableIRQ+0x38>)
 8001ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002002:	095b      	lsrs	r3, r3, #5
 8002004:	2001      	movs	r0, #1
 8002006:	fa00 f202 	lsl.w	r2, r0, r2
 800200a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800200e:	bf00      	nop
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	e000e100 	.word	0xe000e100

08002020 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	4603      	mov	r3, r0
 8002028:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800202a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800202e:	2b00      	cmp	r3, #0
 8002030:	db12      	blt.n	8002058 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002032:	79fb      	ldrb	r3, [r7, #7]
 8002034:	f003 021f 	and.w	r2, r3, #31
 8002038:	490a      	ldr	r1, [pc, #40]	@ (8002064 <__NVIC_DisableIRQ+0x44>)
 800203a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203e:	095b      	lsrs	r3, r3, #5
 8002040:	2001      	movs	r0, #1
 8002042:	fa00 f202 	lsl.w	r2, r0, r2
 8002046:	3320      	adds	r3, #32
 8002048:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800204c:	f3bf 8f4f 	dsb	sy
}
 8002050:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002052:	f3bf 8f6f 	isb	sy
}
 8002056:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002058:	bf00      	nop
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	e000e100 	.word	0xe000e100

08002068 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	6039      	str	r1, [r7, #0]
 8002072:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002074:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002078:	2b00      	cmp	r3, #0
 800207a:	db0a      	blt.n	8002092 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	b2da      	uxtb	r2, r3
 8002080:	490c      	ldr	r1, [pc, #48]	@ (80020b4 <__NVIC_SetPriority+0x4c>)
 8002082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002086:	0112      	lsls	r2, r2, #4
 8002088:	b2d2      	uxtb	r2, r2
 800208a:	440b      	add	r3, r1
 800208c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002090:	e00a      	b.n	80020a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	b2da      	uxtb	r2, r3
 8002096:	4908      	ldr	r1, [pc, #32]	@ (80020b8 <__NVIC_SetPriority+0x50>)
 8002098:	79fb      	ldrb	r3, [r7, #7]
 800209a:	f003 030f 	and.w	r3, r3, #15
 800209e:	3b04      	subs	r3, #4
 80020a0:	0112      	lsls	r2, r2, #4
 80020a2:	b2d2      	uxtb	r2, r2
 80020a4:	440b      	add	r3, r1
 80020a6:	761a      	strb	r2, [r3, #24]
}
 80020a8:	bf00      	nop
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr
 80020b4:	e000e100 	.word	0xe000e100
 80020b8:	e000ed00 	.word	0xe000ed00

080020bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020bc:	b480      	push	{r7}
 80020be:	b089      	sub	sp, #36	@ 0x24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	60b9      	str	r1, [r7, #8]
 80020c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	f003 0307 	and.w	r3, r3, #7
 80020ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	f1c3 0307 	rsb	r3, r3, #7
 80020d6:	2b04      	cmp	r3, #4
 80020d8:	bf28      	it	cs
 80020da:	2304      	movcs	r3, #4
 80020dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	3304      	adds	r3, #4
 80020e2:	2b06      	cmp	r3, #6
 80020e4:	d902      	bls.n	80020ec <NVIC_EncodePriority+0x30>
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	3b03      	subs	r3, #3
 80020ea:	e000      	b.n	80020ee <NVIC_EncodePriority+0x32>
 80020ec:	2300      	movs	r3, #0
 80020ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f0:	f04f 32ff 	mov.w	r2, #4294967295
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	fa02 f303 	lsl.w	r3, r2, r3
 80020fa:	43da      	mvns	r2, r3
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	401a      	ands	r2, r3
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002104:	f04f 31ff 	mov.w	r1, #4294967295
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	fa01 f303 	lsl.w	r3, r1, r3
 800210e:	43d9      	mvns	r1, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002114:	4313      	orrs	r3, r2
         );
}
 8002116:	4618      	mov	r0, r3
 8002118:	3724      	adds	r7, #36	@ 0x24
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
	...

08002124 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	3b01      	subs	r3, #1
 8002130:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002134:	d301      	bcc.n	800213a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002136:	2301      	movs	r3, #1
 8002138:	e00f      	b.n	800215a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800213a:	4a0a      	ldr	r2, [pc, #40]	@ (8002164 <SysTick_Config+0x40>)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	3b01      	subs	r3, #1
 8002140:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002142:	210f      	movs	r1, #15
 8002144:	f04f 30ff 	mov.w	r0, #4294967295
 8002148:	f7ff ff8e 	bl	8002068 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800214c:	4b05      	ldr	r3, [pc, #20]	@ (8002164 <SysTick_Config+0x40>)
 800214e:	2200      	movs	r2, #0
 8002150:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002152:	4b04      	ldr	r3, [pc, #16]	@ (8002164 <SysTick_Config+0x40>)
 8002154:	2207      	movs	r2, #7
 8002156:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	e000e010 	.word	0xe000e010

08002168 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f7ff ff05 	bl	8001f80 <__NVIC_SetPriorityGrouping>
}
 8002176:	bf00      	nop
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b086      	sub	sp, #24
 8002182:	af00      	add	r7, sp, #0
 8002184:	4603      	mov	r3, r0
 8002186:	60b9      	str	r1, [r7, #8]
 8002188:	607a      	str	r2, [r7, #4]
 800218a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800218c:	f7ff ff1c 	bl	8001fc8 <__NVIC_GetPriorityGrouping>
 8002190:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	68b9      	ldr	r1, [r7, #8]
 8002196:	6978      	ldr	r0, [r7, #20]
 8002198:	f7ff ff90 	bl	80020bc <NVIC_EncodePriority>
 800219c:	4602      	mov	r2, r0
 800219e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021a2:	4611      	mov	r1, r2
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7ff ff5f 	bl	8002068 <__NVIC_SetPriority>
}
 80021aa:	bf00      	nop
 80021ac:	3718      	adds	r7, #24
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}

080021b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021b2:	b580      	push	{r7, lr}
 80021b4:	b082      	sub	sp, #8
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	4603      	mov	r3, r0
 80021ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7ff ff0f 	bl	8001fe4 <__NVIC_EnableIRQ>
}
 80021c6:	bf00      	nop
 80021c8:	3708      	adds	r7, #8
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}

080021ce <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80021ce:	b580      	push	{r7, lr}
 80021d0:	b082      	sub	sp, #8
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	4603      	mov	r3, r0
 80021d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80021d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021dc:	4618      	mov	r0, r3
 80021de:	f7ff ff1f 	bl	8002020 <__NVIC_DisableIRQ>
}
 80021e2:	bf00      	nop
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}

080021ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021ea:	b580      	push	{r7, lr}
 80021ec:	b082      	sub	sp, #8
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f7ff ff96 	bl	8002124 <SysTick_Config>
 80021f8:	4603      	mov	r3, r0
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3708      	adds	r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
	...

08002204 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d101      	bne.n	8002216 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e054      	b.n	80022c0 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	7f5b      	ldrb	r3, [r3, #29]
 800221a:	b2db      	uxtb	r3, r3
 800221c:	2b00      	cmp	r3, #0
 800221e:	d105      	bne.n	800222c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2200      	movs	r2, #0
 8002224:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	f7ff f9fa 	bl	8001620 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2202      	movs	r2, #2
 8002230:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	791b      	ldrb	r3, [r3, #4]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d10c      	bne.n	8002254 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a22      	ldr	r2, [pc, #136]	@ (80022c8 <HAL_CRC_Init+0xc4>)
 8002240:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	689a      	ldr	r2, [r3, #8]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f022 0218 	bic.w	r2, r2, #24
 8002250:	609a      	str	r2, [r3, #8]
 8002252:	e00c      	b.n	800226e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6899      	ldr	r1, [r3, #8]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	461a      	mov	r2, r3
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f000 f94a 	bl	80024f8 <HAL_CRCEx_Polynomial_Set>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e028      	b.n	80022c0 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	795b      	ldrb	r3, [r3, #5]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d105      	bne.n	8002282 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f04f 32ff 	mov.w	r2, #4294967295
 800227e:	611a      	str	r2, [r3, #16]
 8002280:	e004      	b.n	800228c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	6912      	ldr	r2, [r2, #16]
 800228a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	695a      	ldr	r2, [r3, #20]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	430a      	orrs	r2, r1
 80022a0:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	699a      	ldr	r2, [r3, #24]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	430a      	orrs	r2, r1
 80022b6:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2201      	movs	r2, #1
 80022bc:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80022be:	2300      	movs	r3, #0
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3708      	adds	r7, #8
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	04c11db7 	.word	0x04c11db7

080022cc <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b086      	sub	sp, #24
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80022d8:	2300      	movs	r3, #0
 80022da:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2202      	movs	r2, #2
 80022e0:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	689a      	ldr	r2, [r3, #8]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f042 0201 	orr.w	r2, r2, #1
 80022f0:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	6a1b      	ldr	r3, [r3, #32]
 80022f6:	2b03      	cmp	r3, #3
 80022f8:	d006      	beq.n	8002308 <HAL_CRC_Calculate+0x3c>
 80022fa:	2b03      	cmp	r3, #3
 80022fc:	d829      	bhi.n	8002352 <HAL_CRC_Calculate+0x86>
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d019      	beq.n	8002336 <HAL_CRC_Calculate+0x6a>
 8002302:	2b02      	cmp	r3, #2
 8002304:	d01e      	beq.n	8002344 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 8002306:	e024      	b.n	8002352 <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 8002308:	2300      	movs	r3, #0
 800230a:	617b      	str	r3, [r7, #20]
 800230c:	e00a      	b.n	8002324 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	009b      	lsls	r3, r3, #2
 8002312:	68ba      	ldr	r2, [r7, #8]
 8002314:	441a      	add	r2, r3
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	6812      	ldr	r2, [r2, #0]
 800231c:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	3301      	adds	r3, #1
 8002322:	617b      	str	r3, [r7, #20]
 8002324:	697a      	ldr	r2, [r7, #20]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	429a      	cmp	r2, r3
 800232a:	d3f0      	bcc.n	800230e <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	613b      	str	r3, [r7, #16]
      break;
 8002334:	e00e      	b.n	8002354 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	68b9      	ldr	r1, [r7, #8]
 800233a:	68f8      	ldr	r0, [r7, #12]
 800233c:	f000 f812 	bl	8002364 <CRC_Handle_8>
 8002340:	6138      	str	r0, [r7, #16]
      break;
 8002342:	e007      	b.n	8002354 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8002344:	687a      	ldr	r2, [r7, #4]
 8002346:	68b9      	ldr	r1, [r7, #8]
 8002348:	68f8      	ldr	r0, [r7, #12]
 800234a:	f000 f89b 	bl	8002484 <CRC_Handle_16>
 800234e:	6138      	str	r0, [r7, #16]
      break;
 8002350:	e000      	b.n	8002354 <HAL_CRC_Calculate+0x88>
      break;
 8002352:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2201      	movs	r2, #1
 8002358:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800235a:	693b      	ldr	r3, [r7, #16]
}
 800235c:	4618      	mov	r0, r3
 800235e:	3718      	adds	r7, #24
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8002364:	b480      	push	{r7}
 8002366:	b089      	sub	sp, #36	@ 0x24
 8002368:	af00      	add	r7, sp, #0
 800236a:	60f8      	str	r0, [r7, #12]
 800236c:	60b9      	str	r1, [r7, #8]
 800236e:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8002370:	2300      	movs	r3, #0
 8002372:	61fb      	str	r3, [r7, #28]
 8002374:	e023      	b.n	80023be <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	68ba      	ldr	r2, [r7, #8]
 800237c:	4413      	add	r3, r2
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	3301      	adds	r3, #1
 8002388:	68b9      	ldr	r1, [r7, #8]
 800238a:	440b      	add	r3, r1
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8002390:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	3302      	adds	r3, #2
 8002398:	68b9      	ldr	r1, [r7, #8]
 800239a:	440b      	add	r3, r1
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 80023a0:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	3303      	adds	r3, #3
 80023a8:	68b9      	ldr	r1, [r7, #8]
 80023aa:	440b      	add	r3, r1
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80023b4:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80023b6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	3301      	adds	r3, #1
 80023bc:	61fb      	str	r3, [r7, #28]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	089b      	lsrs	r3, r3, #2
 80023c2:	69fa      	ldr	r2, [r7, #28]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d3d6      	bcc.n	8002376 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f003 0303 	and.w	r3, r3, #3
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d04f      	beq.n	8002472 <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f003 0303 	and.w	r3, r3, #3
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d107      	bne.n	80023ec <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	68ba      	ldr	r2, [r7, #8]
 80023e2:	4413      	add	r3, r2
 80023e4:	68fa      	ldr	r2, [r7, #12]
 80023e6:	6812      	ldr	r2, [r2, #0]
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f003 0303 	and.w	r3, r3, #3
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d117      	bne.n	8002426 <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	009b      	lsls	r3, r3, #2
 80023fa:	68ba      	ldr	r2, [r7, #8]
 80023fc:	4413      	add	r3, r2
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	b21b      	sxth	r3, r3
 8002402:	021b      	lsls	r3, r3, #8
 8002404:	b21a      	sxth	r2, r3
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	3301      	adds	r3, #1
 800240c:	68b9      	ldr	r1, [r7, #8]
 800240e:	440b      	add	r3, r1
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	b21b      	sxth	r3, r3
 8002414:	4313      	orrs	r3, r2
 8002416:	b21b      	sxth	r3, r3
 8002418:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	8b7a      	ldrh	r2, [r7, #26]
 8002424:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f003 0303 	and.w	r3, r3, #3
 800242c:	2b03      	cmp	r3, #3
 800242e:	d120      	bne.n	8002472 <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	68ba      	ldr	r2, [r7, #8]
 8002436:	4413      	add	r3, r2
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	b21b      	sxth	r3, r3
 800243c:	021b      	lsls	r3, r3, #8
 800243e:	b21a      	sxth	r2, r3
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	3301      	adds	r3, #1
 8002446:	68b9      	ldr	r1, [r7, #8]
 8002448:	440b      	add	r3, r1
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	b21b      	sxth	r3, r3
 800244e:	4313      	orrs	r3, r2
 8002450:	b21b      	sxth	r3, r3
 8002452:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	8b7a      	ldrh	r2, [r7, #26]
 800245e:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	3302      	adds	r3, #2
 8002466:	68ba      	ldr	r2, [r7, #8]
 8002468:	4413      	add	r3, r2
 800246a:	68fa      	ldr	r2, [r7, #12]
 800246c:	6812      	ldr	r2, [r2, #0]
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	681b      	ldr	r3, [r3, #0]
}
 8002478:	4618      	mov	r0, r3
 800247a:	3724      	adds	r7, #36	@ 0x24
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 8002484:	b480      	push	{r7}
 8002486:	b087      	sub	sp, #28
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8002490:	2300      	movs	r3, #0
 8002492:	617b      	str	r3, [r7, #20]
 8002494:	e013      	b.n	80024be <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	68ba      	ldr	r2, [r7, #8]
 800249c:	4413      	add	r3, r2
 800249e:	881b      	ldrh	r3, [r3, #0]
 80024a0:	041a      	lsls	r2, r3, #16
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	3302      	adds	r3, #2
 80024a8:	68b9      	ldr	r1, [r7, #8]
 80024aa:	440b      	add	r3, r1
 80024ac:	881b      	ldrh	r3, [r3, #0]
 80024ae:	4619      	mov	r1, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	430a      	orrs	r2, r1
 80024b6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	3301      	adds	r3, #1
 80024bc:	617b      	str	r3, [r7, #20]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	085b      	lsrs	r3, r3, #1
 80024c2:	697a      	ldr	r2, [r7, #20]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d3e6      	bcc.n	8002496 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d009      	beq.n	80024e6 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	68ba      	ldr	r2, [r7, #8]
 80024de:	4413      	add	r3, r2
 80024e0:	881a      	ldrh	r2, [r3, #0]
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	371c      	adds	r7, #28
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b087      	sub	sp, #28
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	60b9      	str	r1, [r7, #8]
 8002502:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002504:	2300      	movs	r3, #0
 8002506:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8002508:	231f      	movs	r3, #31
 800250a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	f003 0301 	and.w	r3, r3, #1
 8002512:	2b00      	cmp	r3, #0
 8002514:	d102      	bne.n	800251c <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	75fb      	strb	r3, [r7, #23]
 800251a:	e063      	b.n	80025e4 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800251c:	bf00      	nop
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	1e5a      	subs	r2, r3, #1
 8002522:	613a      	str	r2, [r7, #16]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d009      	beq.n	800253c <HAL_CRCEx_Polynomial_Set+0x44>
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	f003 031f 	and.w	r3, r3, #31
 800252e:	68ba      	ldr	r2, [r7, #8]
 8002530:	fa22 f303 	lsr.w	r3, r2, r3
 8002534:	f003 0301 	and.w	r3, r3, #1
 8002538:	2b00      	cmp	r3, #0
 800253a:	d0f0      	beq.n	800251e <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2b18      	cmp	r3, #24
 8002540:	d846      	bhi.n	80025d0 <HAL_CRCEx_Polynomial_Set+0xd8>
 8002542:	a201      	add	r2, pc, #4	@ (adr r2, 8002548 <HAL_CRCEx_Polynomial_Set+0x50>)
 8002544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002548:	080025d7 	.word	0x080025d7
 800254c:	080025d1 	.word	0x080025d1
 8002550:	080025d1 	.word	0x080025d1
 8002554:	080025d1 	.word	0x080025d1
 8002558:	080025d1 	.word	0x080025d1
 800255c:	080025d1 	.word	0x080025d1
 8002560:	080025d1 	.word	0x080025d1
 8002564:	080025d1 	.word	0x080025d1
 8002568:	080025c5 	.word	0x080025c5
 800256c:	080025d1 	.word	0x080025d1
 8002570:	080025d1 	.word	0x080025d1
 8002574:	080025d1 	.word	0x080025d1
 8002578:	080025d1 	.word	0x080025d1
 800257c:	080025d1 	.word	0x080025d1
 8002580:	080025d1 	.word	0x080025d1
 8002584:	080025d1 	.word	0x080025d1
 8002588:	080025b9 	.word	0x080025b9
 800258c:	080025d1 	.word	0x080025d1
 8002590:	080025d1 	.word	0x080025d1
 8002594:	080025d1 	.word	0x080025d1
 8002598:	080025d1 	.word	0x080025d1
 800259c:	080025d1 	.word	0x080025d1
 80025a0:	080025d1 	.word	0x080025d1
 80025a4:	080025d1 	.word	0x080025d1
 80025a8:	080025ad 	.word	0x080025ad
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	2b06      	cmp	r3, #6
 80025b0:	d913      	bls.n	80025da <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80025b6:	e010      	b.n	80025da <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	2b07      	cmp	r3, #7
 80025bc:	d90f      	bls.n	80025de <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80025c2:	e00c      	b.n	80025de <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	2b0f      	cmp	r3, #15
 80025c8:	d90b      	bls.n	80025e2 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80025ce:	e008      	b.n	80025e2 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	75fb      	strb	r3, [r7, #23]
        break;
 80025d4:	e006      	b.n	80025e4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80025d6:	bf00      	nop
 80025d8:	e004      	b.n	80025e4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80025da:	bf00      	nop
 80025dc:	e002      	b.n	80025e4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80025de:	bf00      	nop
 80025e0:	e000      	b.n	80025e4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80025e2:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80025e4:	7dfb      	ldrb	r3, [r7, #23]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d10d      	bne.n	8002606 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	68ba      	ldr	r2, [r7, #8]
 80025f0:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	f023 0118 	bic.w	r1, r3, #24
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	687a      	ldr	r2, [r7, #4]
 8002602:	430a      	orrs	r2, r1
 8002604:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8002606:	7dfb      	ldrb	r3, [r7, #23]
}
 8002608:	4618      	mov	r0, r3
 800260a:	371c      	adds	r7, #28
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr

08002614 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d101      	bne.n	8002626 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e08d      	b.n	8002742 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	461a      	mov	r2, r3
 800262c:	4b47      	ldr	r3, [pc, #284]	@ (800274c <HAL_DMA_Init+0x138>)
 800262e:	429a      	cmp	r2, r3
 8002630:	d80f      	bhi.n	8002652 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	461a      	mov	r2, r3
 8002638:	4b45      	ldr	r3, [pc, #276]	@ (8002750 <HAL_DMA_Init+0x13c>)
 800263a:	4413      	add	r3, r2
 800263c:	4a45      	ldr	r2, [pc, #276]	@ (8002754 <HAL_DMA_Init+0x140>)
 800263e:	fba2 2303 	umull	r2, r3, r2, r3
 8002642:	091b      	lsrs	r3, r3, #4
 8002644:	009a      	lsls	r2, r3, #2
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a42      	ldr	r2, [pc, #264]	@ (8002758 <HAL_DMA_Init+0x144>)
 800264e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002650:	e00e      	b.n	8002670 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	461a      	mov	r2, r3
 8002658:	4b40      	ldr	r3, [pc, #256]	@ (800275c <HAL_DMA_Init+0x148>)
 800265a:	4413      	add	r3, r2
 800265c:	4a3d      	ldr	r2, [pc, #244]	@ (8002754 <HAL_DMA_Init+0x140>)
 800265e:	fba2 2303 	umull	r2, r3, r2, r3
 8002662:	091b      	lsrs	r3, r3, #4
 8002664:	009a      	lsls	r2, r3, #2
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4a3c      	ldr	r2, [pc, #240]	@ (8002760 <HAL_DMA_Init+0x14c>)
 800266e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2202      	movs	r2, #2
 8002674:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002686:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800268a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002694:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	691b      	ldr	r3, [r3, #16]
 800269a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	699b      	ldr	r3, [r3, #24]
 80026a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6a1b      	ldr	r3, [r3, #32]
 80026b2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80026b4:	68fa      	ldr	r2, [r7, #12]
 80026b6:	4313      	orrs	r3, r2
 80026b8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	68fa      	ldr	r2, [r7, #12]
 80026c0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f000 fb1a 	bl	8002cfc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80026d0:	d102      	bne.n	80026d8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2200      	movs	r2, #0
 80026d6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685a      	ldr	r2, [r3, #4]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026e0:	b2d2      	uxtb	r2, r2
 80026e2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80026ec:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d010      	beq.n	8002718 <HAL_DMA_Init+0x104>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	2b04      	cmp	r3, #4
 80026fc:	d80c      	bhi.n	8002718 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f000 fb3a 	bl	8002d78 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002708:	2200      	movs	r2, #0
 800270a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002710:	687a      	ldr	r2, [r7, #4]
 8002712:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002714:	605a      	str	r2, [r3, #4]
 8002716:	e008      	b.n	800272a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2200      	movs	r2, #0
 800271c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2200      	movs	r2, #0
 8002728:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2201      	movs	r2, #1
 8002734:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	3710      	adds	r7, #16
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	40020407 	.word	0x40020407
 8002750:	bffdfff8 	.word	0xbffdfff8
 8002754:	cccccccd 	.word	0xcccccccd
 8002758:	40020000 	.word	0x40020000
 800275c:	bffdfbf8 	.word	0xbffdfbf8
 8002760:	40020400 	.word	0x40020400

08002764 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d101      	bne.n	8002776 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e07b      	b.n	800286e <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f022 0201 	bic.w	r2, r2, #1
 8002784:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	461a      	mov	r2, r3
 800278c:	4b3a      	ldr	r3, [pc, #232]	@ (8002878 <HAL_DMA_DeInit+0x114>)
 800278e:	429a      	cmp	r2, r3
 8002790:	d80f      	bhi.n	80027b2 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	461a      	mov	r2, r3
 8002798:	4b38      	ldr	r3, [pc, #224]	@ (800287c <HAL_DMA_DeInit+0x118>)
 800279a:	4413      	add	r3, r2
 800279c:	4a38      	ldr	r2, [pc, #224]	@ (8002880 <HAL_DMA_DeInit+0x11c>)
 800279e:	fba2 2303 	umull	r2, r3, r2, r3
 80027a2:	091b      	lsrs	r3, r3, #4
 80027a4:	009a      	lsls	r2, r3, #2
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	4a35      	ldr	r2, [pc, #212]	@ (8002884 <HAL_DMA_DeInit+0x120>)
 80027ae:	641a      	str	r2, [r3, #64]	@ 0x40
 80027b0:	e00e      	b.n	80027d0 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	461a      	mov	r2, r3
 80027b8:	4b33      	ldr	r3, [pc, #204]	@ (8002888 <HAL_DMA_DeInit+0x124>)
 80027ba:	4413      	add	r3, r2
 80027bc:	4a30      	ldr	r2, [pc, #192]	@ (8002880 <HAL_DMA_DeInit+0x11c>)
 80027be:	fba2 2303 	umull	r2, r3, r2, r3
 80027c2:	091b      	lsrs	r3, r3, #4
 80027c4:	009a      	lsls	r2, r3, #2
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4a2f      	ldr	r2, [pc, #188]	@ (800288c <HAL_DMA_DeInit+0x128>)
 80027ce:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2200      	movs	r2, #0
 80027d6:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027dc:	f003 021f 	and.w	r2, r3, #31
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e4:	2101      	movs	r1, #1
 80027e6:	fa01 f202 	lsl.w	r2, r1, r2
 80027ea:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80027ec:	6878      	ldr	r0, [r7, #4]
 80027ee:	f000 fa85 	bl	8002cfc <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027f6:	2200      	movs	r2, #0
 80027f8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002802:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d00f      	beq.n	800282c <HAL_DMA_DeInit+0xc8>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	2b04      	cmp	r3, #4
 8002812:	d80b      	bhi.n	800282c <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f000 faaf 	bl	8002d78 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800281e:	2200      	movs	r2, #0
 8002820:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800282a:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2200      	movs	r2, #0
 8002830:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2200      	movs	r2, #0
 8002836:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2200      	movs	r2, #0
 800283c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2200      	movs	r2, #0
 8002842:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2200      	movs	r2, #0
 800285a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2200      	movs	r2, #0
 8002868:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	40020407 	.word	0x40020407
 800287c:	bffdfff8 	.word	0xbffdfff8
 8002880:	cccccccd 	.word	0xcccccccd
 8002884:	40020000 	.word	0x40020000
 8002888:	bffdfbf8 	.word	0xbffdfbf8
 800288c:	40020400 	.word	0x40020400

08002890 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b086      	sub	sp, #24
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	60b9      	str	r1, [r7, #8]
 800289a:	607a      	str	r2, [r7, #4]
 800289c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800289e:	2300      	movs	r3, #0
 80028a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d101      	bne.n	80028b0 <HAL_DMA_Start_IT+0x20>
 80028ac:	2302      	movs	r3, #2
 80028ae:	e066      	b.n	800297e <HAL_DMA_Start_IT+0xee>
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2201      	movs	r2, #1
 80028b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d155      	bne.n	8002970 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2202      	movs	r2, #2
 80028c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2200      	movs	r2, #0
 80028d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f022 0201 	bic.w	r2, r2, #1
 80028e0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	68b9      	ldr	r1, [r7, #8]
 80028e8:	68f8      	ldr	r0, [r7, #12]
 80028ea:	f000 f9c9 	bl	8002c80 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d008      	beq.n	8002908 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f042 020e 	orr.w	r2, r2, #14
 8002904:	601a      	str	r2, [r3, #0]
 8002906:	e00f      	b.n	8002928 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f022 0204 	bic.w	r2, r2, #4
 8002916:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f042 020a 	orr.w	r2, r2, #10
 8002926:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d007      	beq.n	8002946 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002940:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002944:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800294a:	2b00      	cmp	r3, #0
 800294c:	d007      	beq.n	800295e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002958:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800295c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f042 0201 	orr.w	r2, r2, #1
 800296c:	601a      	str	r2, [r3, #0]
 800296e:	e005      	b.n	800297c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2200      	movs	r2, #0
 8002974:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002978:	2302      	movs	r3, #2
 800297a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800297c:	7dfb      	ldrb	r3, [r7, #23]
}
 800297e:	4618      	mov	r0, r3
 8002980:	3718      	adds	r7, #24
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}

08002986 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002986:	b480      	push	{r7}
 8002988:	b085      	sub	sp, #20
 800298a:	af00      	add	r7, sp, #0
 800298c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800298e:	2300      	movs	r3, #0
 8002990:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002998:	b2db      	uxtb	r3, r3
 800299a:	2b02      	cmp	r3, #2
 800299c:	d005      	beq.n	80029aa <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2204      	movs	r2, #4
 80029a2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	73fb      	strb	r3, [r7, #15]
 80029a8:	e037      	b.n	8002a1a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f022 020e 	bic.w	r2, r2, #14
 80029b8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80029c8:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f022 0201 	bic.w	r2, r2, #1
 80029d8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029de:	f003 021f 	and.w	r2, r3, #31
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e6:	2101      	movs	r1, #1
 80029e8:	fa01 f202 	lsl.w	r2, r1, r2
 80029ec:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80029f6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d00c      	beq.n	8002a1a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a0a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a0e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a14:	687a      	ldr	r2, [r7, #4]
 8002a16:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002a18:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8002a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a40:	2300      	movs	r3, #0
 8002a42:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d00d      	beq.n	8002a6c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2204      	movs	r2, #4
 8002a54:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2201      	movs	r2, #1
 8002a5a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	73fb      	strb	r3, [r7, #15]
 8002a6a:	e047      	b.n	8002afc <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f022 020e 	bic.w	r2, r2, #14
 8002a7a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f022 0201 	bic.w	r2, r2, #1
 8002a8a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a96:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a9a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aa0:	f003 021f 	and.w	r2, r3, #31
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa8:	2101      	movs	r1, #1
 8002aaa:	fa01 f202 	lsl.w	r2, r1, r2
 8002aae:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ab4:	687a      	ldr	r2, [r7, #4]
 8002ab6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002ab8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d00c      	beq.n	8002adc <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002acc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ad0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ad6:	687a      	ldr	r2, [r7, #4]
 8002ad8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002ada:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d003      	beq.n	8002afc <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	4798      	blx	r3
    }
  }
  return status;
 8002afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3710      	adds	r7, #16
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}

08002b06 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b06:	b580      	push	{r7, lr}
 8002b08:	b084      	sub	sp, #16
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b22:	f003 031f 	and.w	r3, r3, #31
 8002b26:	2204      	movs	r2, #4
 8002b28:	409a      	lsls	r2, r3
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d026      	beq.n	8002b80 <HAL_DMA_IRQHandler+0x7a>
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	f003 0304 	and.w	r3, r3, #4
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d021      	beq.n	8002b80 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0320 	and.w	r3, r3, #32
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d107      	bne.n	8002b5a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f022 0204 	bic.w	r2, r2, #4
 8002b58:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b5e:	f003 021f 	and.w	r2, r3, #31
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b66:	2104      	movs	r1, #4
 8002b68:	fa01 f202 	lsl.w	r2, r1, r2
 8002b6c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d071      	beq.n	8002c5a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002b7e:	e06c      	b.n	8002c5a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b84:	f003 031f 	and.w	r3, r3, #31
 8002b88:	2202      	movs	r2, #2
 8002b8a:	409a      	lsls	r2, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	4013      	ands	r3, r2
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d02e      	beq.n	8002bf2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	f003 0302 	and.w	r3, r3, #2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d029      	beq.n	8002bf2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0320 	and.w	r3, r3, #32
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d10b      	bne.n	8002bc4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f022 020a 	bic.w	r2, r2, #10
 8002bba:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc8:	f003 021f 	and.w	r2, r3, #31
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd0:	2102      	movs	r1, #2
 8002bd2:	fa01 f202 	lsl.w	r2, r1, r2
 8002bd6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d038      	beq.n	8002c5a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002bf0:	e033      	b.n	8002c5a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bf6:	f003 031f 	and.w	r3, r3, #31
 8002bfa:	2208      	movs	r2, #8
 8002bfc:	409a      	lsls	r2, r3
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	4013      	ands	r3, r2
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d02a      	beq.n	8002c5c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	f003 0308 	and.w	r3, r3, #8
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d025      	beq.n	8002c5c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f022 020e 	bic.w	r2, r2, #14
 8002c1e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c24:	f003 021f 	and.w	r2, r3, #31
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c2c:	2101      	movs	r1, #1
 8002c2e:	fa01 f202 	lsl.w	r2, r1, r2
 8002c32:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2201      	movs	r2, #1
 8002c38:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2200      	movs	r2, #0
 8002c46:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d004      	beq.n	8002c5c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002c5a:	bf00      	nop
 8002c5c:	bf00      	nop
}
 8002c5e:	3710      	adds	r7, #16
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}

08002c64 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b083      	sub	sp, #12
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002c72:	b2db      	uxtb	r3, r3
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b085      	sub	sp, #20
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	60f8      	str	r0, [r7, #12]
 8002c88:	60b9      	str	r1, [r7, #8]
 8002c8a:	607a      	str	r2, [r7, #4]
 8002c8c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c92:	68fa      	ldr	r2, [r7, #12]
 8002c94:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002c96:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d004      	beq.n	8002caa <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ca4:	68fa      	ldr	r2, [r7, #12]
 8002ca6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002ca8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cae:	f003 021f 	and.w	r2, r3, #31
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb6:	2101      	movs	r1, #1
 8002cb8:	fa01 f202 	lsl.w	r2, r1, r2
 8002cbc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	683a      	ldr	r2, [r7, #0]
 8002cc4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	2b10      	cmp	r3, #16
 8002ccc:	d108      	bne.n	8002ce0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68ba      	ldr	r2, [r7, #8]
 8002cdc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002cde:	e007      	b.n	8002cf0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	68ba      	ldr	r2, [r7, #8]
 8002ce6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	60da      	str	r2, [r3, #12]
}
 8002cf0:	bf00      	nop
 8002cf2:	3714      	adds	r7, #20
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfa:	4770      	bx	lr

08002cfc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b087      	sub	sp, #28
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	461a      	mov	r2, r3
 8002d0a:	4b16      	ldr	r3, [pc, #88]	@ (8002d64 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d802      	bhi.n	8002d16 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002d10:	4b15      	ldr	r3, [pc, #84]	@ (8002d68 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002d12:	617b      	str	r3, [r7, #20]
 8002d14:	e001      	b.n	8002d1a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8002d16:	4b15      	ldr	r3, [pc, #84]	@ (8002d6c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002d18:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	3b08      	subs	r3, #8
 8002d26:	4a12      	ldr	r2, [pc, #72]	@ (8002d70 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002d28:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2c:	091b      	lsrs	r3, r3, #4
 8002d2e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d34:	089b      	lsrs	r3, r3, #2
 8002d36:	009a      	lsls	r2, r3, #2
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	4413      	add	r3, r2
 8002d3c:	461a      	mov	r2, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	4a0b      	ldr	r2, [pc, #44]	@ (8002d74 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002d46:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f003 031f 	and.w	r3, r3, #31
 8002d4e:	2201      	movs	r2, #1
 8002d50:	409a      	lsls	r2, r3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002d56:	bf00      	nop
 8002d58:	371c      	adds	r7, #28
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
 8002d62:	bf00      	nop
 8002d64:	40020407 	.word	0x40020407
 8002d68:	40020800 	.word	0x40020800
 8002d6c:	40020820 	.word	0x40020820
 8002d70:	cccccccd 	.word	0xcccccccd
 8002d74:	40020880 	.word	0x40020880

08002d78 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b085      	sub	sp, #20
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002d88:	68fa      	ldr	r2, [r7, #12]
 8002d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8002db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002d8c:	4413      	add	r3, r2
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	461a      	mov	r2, r3
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4a08      	ldr	r2, [pc, #32]	@ (8002dbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002d9a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	3b01      	subs	r3, #1
 8002da0:	f003 031f 	and.w	r3, r3, #31
 8002da4:	2201      	movs	r2, #1
 8002da6:	409a      	lsls	r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002dac:	bf00      	nop
 8002dae:	3714      	adds	r7, #20
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr
 8002db8:	1000823f 	.word	0x1000823f
 8002dbc:	40020940 	.word	0x40020940

08002dc0 <HAL_DMAEx_ConfigMuxSync>:
  *                     the configuration information for the specified DMA channel.
  * @param  pSyncConfig : pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));

  /*Check if the DMA state is ready */
  if (hdma->State == HAL_DMA_STATE_READY)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d12b      	bne.n	8002e2e <HAL_DMAEx_ConfigMuxSync+0x6e>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d101      	bne.n	8002de4 <HAL_DMAEx_ConfigMuxSync+0x24>
 8002de0:	2302      	movs	r3, #2
 8002de2:	e025      	b.n	8002e30 <HAL_DMAEx_ConfigMuxSync+0x70>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG(hdma->DMAmuxChannel->CCR, \
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	b2d9      	uxtb	r1, r3
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	061a      	lsls	r2, r3, #24
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	04db      	lsls	r3, r3, #19
 8002e02:	431a      	orrs	r2, r3
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	431a      	orrs	r2, r3
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	7a1b      	ldrb	r3, [r3, #8]
 8002e0e:	041b      	lsls	r3, r3, #16
 8002e10:	431a      	orrs	r2, r3
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	7a5b      	ldrb	r3, [r3, #9]
 8002e16:	025b      	lsls	r3, r3, #9
 8002e18:	431a      	orrs	r2, r3
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	601a      	str	r2, [r3, #0]
               ((pSyncConfig->SyncSignalID) << DMAMUX_CxCR_SYNC_ID_Pos) | ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \
               pSyncConfig->SyncPolarity | ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos) | \
               ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos));

    /* Process UnLocked */
    __HAL_UNLOCK(hdma);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_OK;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	e000      	b.n	8002e30 <HAL_DMAEx_ConfigMuxSync+0x70>
  }
  else
  {
    /*DMA State not Ready*/
    return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
  }
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <HAL_DMAEx_MUX_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA channel.
  * @retval None
  */
void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  /* Check for DMAMUX Synchronization overrun */
  if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e4e:	4013      	ands	r3, r2
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d01a      	beq.n	8002e8a <HAL_DMAEx_MUX_IRQHandler+0x4e>
  {
    /* Disable the synchro overrun interrupt */
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e5e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e62:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002e6c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e72:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	63da      	str	r2, [r3, #60]	@ 0x3c

    if (hdma->XferErrorCallback != NULL)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d003      	beq.n	8002e8a <HAL_DMAEx_MUX_IRQHandler+0x4e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	4798      	blx	r3
    }
  }

  if (hdma->DMAmuxRequestGen != 0)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d022      	beq.n	8002ed8 <HAL_DMAEx_MUX_IRQHandler+0x9c>
  {
    /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */
    if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d01a      	beq.n	8002ed8 <HAL_DMAEx_MUX_IRQHandler+0x9c>
    {
      /* Disable the request gen overrun interrupt */
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002eb0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002eba:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ec0:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	63da      	str	r2, [r3, #60]	@ 0x3c

      if (hdma->XferErrorCallback != NULL)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d003      	beq.n	8002ed8 <HAL_DMAEx_MUX_IRQHandler+0x9c>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	4798      	blx	r3
      }
    }
  }
}
 8002ed8:	bf00      	nop
 8002eda:	3708      	adds	r7, #8
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}

08002ee0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b087      	sub	sp, #28
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002eea:	2300      	movs	r3, #0
 8002eec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002eee:	e15a      	b.n	80031a6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	2101      	movs	r1, #1
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8002efc:	4013      	ands	r3, r2
 8002efe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	f000 814c 	beq.w	80031a0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f003 0303 	and.w	r3, r3, #3
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d005      	beq.n	8002f20 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f1c:	2b02      	cmp	r3, #2
 8002f1e:	d130      	bne.n	8002f82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	2203      	movs	r2, #3
 8002f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f30:	43db      	mvns	r3, r3
 8002f32:	693a      	ldr	r2, [r7, #16]
 8002f34:	4013      	ands	r3, r2
 8002f36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	68da      	ldr	r2, [r3, #12]
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	693a      	ldr	r2, [r7, #16]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	693a      	ldr	r2, [r7, #16]
 8002f4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f56:	2201      	movs	r2, #1
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5e:	43db      	mvns	r3, r3
 8002f60:	693a      	ldr	r2, [r7, #16]
 8002f62:	4013      	ands	r3, r2
 8002f64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	091b      	lsrs	r3, r3, #4
 8002f6c:	f003 0201 	and.w	r2, r3, #1
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	fa02 f303 	lsl.w	r3, r2, r3
 8002f76:	693a      	ldr	r2, [r7, #16]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	693a      	ldr	r2, [r7, #16]
 8002f80:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	f003 0303 	and.w	r3, r3, #3
 8002f8a:	2b03      	cmp	r3, #3
 8002f8c:	d017      	beq.n	8002fbe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	005b      	lsls	r3, r3, #1
 8002f98:	2203      	movs	r2, #3
 8002f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9e:	43db      	mvns	r3, r3
 8002fa0:	693a      	ldr	r2, [r7, #16]
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	689a      	ldr	r2, [r3, #8]
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	005b      	lsls	r3, r3, #1
 8002fae:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb2:	693a      	ldr	r2, [r7, #16]
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	693a      	ldr	r2, [r7, #16]
 8002fbc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f003 0303 	and.w	r3, r3, #3
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d123      	bne.n	8003012 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	08da      	lsrs	r2, r3, #3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	3208      	adds	r2, #8
 8002fd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fd6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	f003 0307 	and.w	r3, r3, #7
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	220f      	movs	r2, #15
 8002fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe6:	43db      	mvns	r3, r3
 8002fe8:	693a      	ldr	r2, [r7, #16]
 8002fea:	4013      	ands	r3, r2
 8002fec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	691a      	ldr	r2, [r3, #16]
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	f003 0307 	and.w	r3, r3, #7
 8002ff8:	009b      	lsls	r3, r3, #2
 8002ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffe:	693a      	ldr	r2, [r7, #16]
 8003000:	4313      	orrs	r3, r2
 8003002:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	08da      	lsrs	r2, r3, #3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	3208      	adds	r2, #8
 800300c:	6939      	ldr	r1, [r7, #16]
 800300e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	005b      	lsls	r3, r3, #1
 800301c:	2203      	movs	r2, #3
 800301e:	fa02 f303 	lsl.w	r3, r2, r3
 8003022:	43db      	mvns	r3, r3
 8003024:	693a      	ldr	r2, [r7, #16]
 8003026:	4013      	ands	r3, r2
 8003028:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f003 0203 	and.w	r2, r3, #3
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	005b      	lsls	r3, r3, #1
 8003036:	fa02 f303 	lsl.w	r3, r2, r3
 800303a:	693a      	ldr	r2, [r7, #16]
 800303c:	4313      	orrs	r3, r2
 800303e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	693a      	ldr	r2, [r7, #16]
 8003044:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800304e:	2b00      	cmp	r3, #0
 8003050:	f000 80a6 	beq.w	80031a0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003054:	4b5b      	ldr	r3, [pc, #364]	@ (80031c4 <HAL_GPIO_Init+0x2e4>)
 8003056:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003058:	4a5a      	ldr	r2, [pc, #360]	@ (80031c4 <HAL_GPIO_Init+0x2e4>)
 800305a:	f043 0301 	orr.w	r3, r3, #1
 800305e:	6613      	str	r3, [r2, #96]	@ 0x60
 8003060:	4b58      	ldr	r3, [pc, #352]	@ (80031c4 <HAL_GPIO_Init+0x2e4>)
 8003062:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003064:	f003 0301 	and.w	r3, r3, #1
 8003068:	60bb      	str	r3, [r7, #8]
 800306a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800306c:	4a56      	ldr	r2, [pc, #344]	@ (80031c8 <HAL_GPIO_Init+0x2e8>)
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	089b      	lsrs	r3, r3, #2
 8003072:	3302      	adds	r3, #2
 8003074:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003078:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	f003 0303 	and.w	r3, r3, #3
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	220f      	movs	r2, #15
 8003084:	fa02 f303 	lsl.w	r3, r2, r3
 8003088:	43db      	mvns	r3, r3
 800308a:	693a      	ldr	r2, [r7, #16]
 800308c:	4013      	ands	r3, r2
 800308e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003096:	d01f      	beq.n	80030d8 <HAL_GPIO_Init+0x1f8>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	4a4c      	ldr	r2, [pc, #304]	@ (80031cc <HAL_GPIO_Init+0x2ec>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d019      	beq.n	80030d4 <HAL_GPIO_Init+0x1f4>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	4a4b      	ldr	r2, [pc, #300]	@ (80031d0 <HAL_GPIO_Init+0x2f0>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d013      	beq.n	80030d0 <HAL_GPIO_Init+0x1f0>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	4a4a      	ldr	r2, [pc, #296]	@ (80031d4 <HAL_GPIO_Init+0x2f4>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d00d      	beq.n	80030cc <HAL_GPIO_Init+0x1ec>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a49      	ldr	r2, [pc, #292]	@ (80031d8 <HAL_GPIO_Init+0x2f8>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d007      	beq.n	80030c8 <HAL_GPIO_Init+0x1e8>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4a48      	ldr	r2, [pc, #288]	@ (80031dc <HAL_GPIO_Init+0x2fc>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d101      	bne.n	80030c4 <HAL_GPIO_Init+0x1e4>
 80030c0:	2305      	movs	r3, #5
 80030c2:	e00a      	b.n	80030da <HAL_GPIO_Init+0x1fa>
 80030c4:	2306      	movs	r3, #6
 80030c6:	e008      	b.n	80030da <HAL_GPIO_Init+0x1fa>
 80030c8:	2304      	movs	r3, #4
 80030ca:	e006      	b.n	80030da <HAL_GPIO_Init+0x1fa>
 80030cc:	2303      	movs	r3, #3
 80030ce:	e004      	b.n	80030da <HAL_GPIO_Init+0x1fa>
 80030d0:	2302      	movs	r3, #2
 80030d2:	e002      	b.n	80030da <HAL_GPIO_Init+0x1fa>
 80030d4:	2301      	movs	r3, #1
 80030d6:	e000      	b.n	80030da <HAL_GPIO_Init+0x1fa>
 80030d8:	2300      	movs	r3, #0
 80030da:	697a      	ldr	r2, [r7, #20]
 80030dc:	f002 0203 	and.w	r2, r2, #3
 80030e0:	0092      	lsls	r2, r2, #2
 80030e2:	4093      	lsls	r3, r2
 80030e4:	693a      	ldr	r2, [r7, #16]
 80030e6:	4313      	orrs	r3, r2
 80030e8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030ea:	4937      	ldr	r1, [pc, #220]	@ (80031c8 <HAL_GPIO_Init+0x2e8>)
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	089b      	lsrs	r3, r3, #2
 80030f0:	3302      	adds	r3, #2
 80030f2:	693a      	ldr	r2, [r7, #16]
 80030f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80030f8:	4b39      	ldr	r3, [pc, #228]	@ (80031e0 <HAL_GPIO_Init+0x300>)
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	43db      	mvns	r3, r3
 8003102:	693a      	ldr	r2, [r7, #16]
 8003104:	4013      	ands	r3, r2
 8003106:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003110:	2b00      	cmp	r3, #0
 8003112:	d003      	beq.n	800311c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003114:	693a      	ldr	r2, [r7, #16]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	4313      	orrs	r3, r2
 800311a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800311c:	4a30      	ldr	r2, [pc, #192]	@ (80031e0 <HAL_GPIO_Init+0x300>)
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003122:	4b2f      	ldr	r3, [pc, #188]	@ (80031e0 <HAL_GPIO_Init+0x300>)
 8003124:	68db      	ldr	r3, [r3, #12]
 8003126:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	43db      	mvns	r3, r3
 800312c:	693a      	ldr	r2, [r7, #16]
 800312e:	4013      	ands	r3, r2
 8003130:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800313a:	2b00      	cmp	r3, #0
 800313c:	d003      	beq.n	8003146 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800313e:	693a      	ldr	r2, [r7, #16]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	4313      	orrs	r3, r2
 8003144:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003146:	4a26      	ldr	r2, [pc, #152]	@ (80031e0 <HAL_GPIO_Init+0x300>)
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800314c:	4b24      	ldr	r3, [pc, #144]	@ (80031e0 <HAL_GPIO_Init+0x300>)
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	43db      	mvns	r3, r3
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	4013      	ands	r3, r2
 800315a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003164:	2b00      	cmp	r3, #0
 8003166:	d003      	beq.n	8003170 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003168:	693a      	ldr	r2, [r7, #16]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	4313      	orrs	r3, r2
 800316e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003170:	4a1b      	ldr	r2, [pc, #108]	@ (80031e0 <HAL_GPIO_Init+0x300>)
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003176:	4b1a      	ldr	r3, [pc, #104]	@ (80031e0 <HAL_GPIO_Init+0x300>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	43db      	mvns	r3, r3
 8003180:	693a      	ldr	r2, [r7, #16]
 8003182:	4013      	ands	r3, r2
 8003184:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d003      	beq.n	800319a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003192:	693a      	ldr	r2, [r7, #16]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	4313      	orrs	r3, r2
 8003198:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800319a:	4a11      	ldr	r2, [pc, #68]	@ (80031e0 <HAL_GPIO_Init+0x300>)
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	3301      	adds	r3, #1
 80031a4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	fa22 f303 	lsr.w	r3, r2, r3
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	f47f ae9d 	bne.w	8002ef0 <HAL_GPIO_Init+0x10>
  }
}
 80031b6:	bf00      	nop
 80031b8:	bf00      	nop
 80031ba:	371c      	adds	r7, #28
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr
 80031c4:	40021000 	.word	0x40021000
 80031c8:	40010000 	.word	0x40010000
 80031cc:	48000400 	.word	0x48000400
 80031d0:	48000800 	.word	0x48000800
 80031d4:	48000c00 	.word	0x48000c00
 80031d8:	48001000 	.word	0x48001000
 80031dc:	48001400 	.word	0x48001400
 80031e0:	40010400 	.word	0x40010400

080031e4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b087      	sub	sp, #28
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80031ee:	2300      	movs	r3, #0
 80031f0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 80031f2:	e0bd      	b.n	8003370 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 80031f4:	2201      	movs	r2, #1
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	fa02 f303 	lsl.w	r3, r2, r3
 80031fc:	683a      	ldr	r2, [r7, #0]
 80031fe:	4013      	ands	r3, r2
 8003200:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	2b00      	cmp	r3, #0
 8003206:	f000 80b0 	beq.w	800336a <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 800320a:	4a60      	ldr	r2, [pc, #384]	@ (800338c <HAL_GPIO_DeInit+0x1a8>)
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	089b      	lsrs	r3, r3, #2
 8003210:	3302      	adds	r3, #2
 8003212:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003216:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	f003 0303 	and.w	r3, r3, #3
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	220f      	movs	r2, #15
 8003222:	fa02 f303 	lsl.w	r3, r2, r3
 8003226:	68fa      	ldr	r2, [r7, #12]
 8003228:	4013      	ands	r3, r2
 800322a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003232:	d01f      	beq.n	8003274 <HAL_GPIO_DeInit+0x90>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	4a56      	ldr	r2, [pc, #344]	@ (8003390 <HAL_GPIO_DeInit+0x1ac>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d019      	beq.n	8003270 <HAL_GPIO_DeInit+0x8c>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	4a55      	ldr	r2, [pc, #340]	@ (8003394 <HAL_GPIO_DeInit+0x1b0>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d013      	beq.n	800326c <HAL_GPIO_DeInit+0x88>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	4a54      	ldr	r2, [pc, #336]	@ (8003398 <HAL_GPIO_DeInit+0x1b4>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d00d      	beq.n	8003268 <HAL_GPIO_DeInit+0x84>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4a53      	ldr	r2, [pc, #332]	@ (800339c <HAL_GPIO_DeInit+0x1b8>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d007      	beq.n	8003264 <HAL_GPIO_DeInit+0x80>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a52      	ldr	r2, [pc, #328]	@ (80033a0 <HAL_GPIO_DeInit+0x1bc>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d101      	bne.n	8003260 <HAL_GPIO_DeInit+0x7c>
 800325c:	2305      	movs	r3, #5
 800325e:	e00a      	b.n	8003276 <HAL_GPIO_DeInit+0x92>
 8003260:	2306      	movs	r3, #6
 8003262:	e008      	b.n	8003276 <HAL_GPIO_DeInit+0x92>
 8003264:	2304      	movs	r3, #4
 8003266:	e006      	b.n	8003276 <HAL_GPIO_DeInit+0x92>
 8003268:	2303      	movs	r3, #3
 800326a:	e004      	b.n	8003276 <HAL_GPIO_DeInit+0x92>
 800326c:	2302      	movs	r3, #2
 800326e:	e002      	b.n	8003276 <HAL_GPIO_DeInit+0x92>
 8003270:	2301      	movs	r3, #1
 8003272:	e000      	b.n	8003276 <HAL_GPIO_DeInit+0x92>
 8003274:	2300      	movs	r3, #0
 8003276:	697a      	ldr	r2, [r7, #20]
 8003278:	f002 0203 	and.w	r2, r2, #3
 800327c:	0092      	lsls	r2, r2, #2
 800327e:	4093      	lsls	r3, r2
 8003280:	68fa      	ldr	r2, [r7, #12]
 8003282:	429a      	cmp	r2, r3
 8003284:	d132      	bne.n	80032ec <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003286:	4b47      	ldr	r3, [pc, #284]	@ (80033a4 <HAL_GPIO_DeInit+0x1c0>)
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	43db      	mvns	r3, r3
 800328e:	4945      	ldr	r1, [pc, #276]	@ (80033a4 <HAL_GPIO_DeInit+0x1c0>)
 8003290:	4013      	ands	r3, r2
 8003292:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8003294:	4b43      	ldr	r3, [pc, #268]	@ (80033a4 <HAL_GPIO_DeInit+0x1c0>)
 8003296:	685a      	ldr	r2, [r3, #4]
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	43db      	mvns	r3, r3
 800329c:	4941      	ldr	r1, [pc, #260]	@ (80033a4 <HAL_GPIO_DeInit+0x1c0>)
 800329e:	4013      	ands	r3, r2
 80032a0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80032a2:	4b40      	ldr	r3, [pc, #256]	@ (80033a4 <HAL_GPIO_DeInit+0x1c0>)
 80032a4:	68da      	ldr	r2, [r3, #12]
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	43db      	mvns	r3, r3
 80032aa:	493e      	ldr	r1, [pc, #248]	@ (80033a4 <HAL_GPIO_DeInit+0x1c0>)
 80032ac:	4013      	ands	r3, r2
 80032ae:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80032b0:	4b3c      	ldr	r3, [pc, #240]	@ (80033a4 <HAL_GPIO_DeInit+0x1c0>)
 80032b2:	689a      	ldr	r2, [r3, #8]
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	43db      	mvns	r3, r3
 80032b8:	493a      	ldr	r1, [pc, #232]	@ (80033a4 <HAL_GPIO_DeInit+0x1c0>)
 80032ba:	4013      	ands	r3, r2
 80032bc:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	f003 0303 	and.w	r3, r3, #3
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	220f      	movs	r2, #15
 80032c8:	fa02 f303 	lsl.w	r3, r2, r3
 80032cc:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80032ce:	4a2f      	ldr	r2, [pc, #188]	@ (800338c <HAL_GPIO_DeInit+0x1a8>)
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	089b      	lsrs	r3, r3, #2
 80032d4:	3302      	adds	r3, #2
 80032d6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	43da      	mvns	r2, r3
 80032de:	482b      	ldr	r0, [pc, #172]	@ (800338c <HAL_GPIO_DeInit+0x1a8>)
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	089b      	lsrs	r3, r3, #2
 80032e4:	400a      	ands	r2, r1
 80032e6:	3302      	adds	r3, #2
 80032e8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	005b      	lsls	r3, r3, #1
 80032f4:	2103      	movs	r1, #3
 80032f6:	fa01 f303 	lsl.w	r3, r1, r3
 80032fa:	431a      	orrs	r2, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	08da      	lsrs	r2, r3, #3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	3208      	adds	r2, #8
 8003308:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	f003 0307 	and.w	r3, r3, #7
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	220f      	movs	r2, #15
 8003316:	fa02 f303 	lsl.w	r3, r2, r3
 800331a:	43db      	mvns	r3, r3
 800331c:	697a      	ldr	r2, [r7, #20]
 800331e:	08d2      	lsrs	r2, r2, #3
 8003320:	4019      	ands	r1, r3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	3208      	adds	r2, #8
 8003326:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	68da      	ldr	r2, [r3, #12]
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	2103      	movs	r1, #3
 8003334:	fa01 f303 	lsl.w	r3, r1, r3
 8003338:	43db      	mvns	r3, r3
 800333a:	401a      	ands	r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	685a      	ldr	r2, [r3, #4]
 8003344:	2101      	movs	r1, #1
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	fa01 f303 	lsl.w	r3, r1, r3
 800334c:	43db      	mvns	r3, r3
 800334e:	401a      	ands	r2, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	689a      	ldr	r2, [r3, #8]
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	005b      	lsls	r3, r3, #1
 800335c:	2103      	movs	r1, #3
 800335e:	fa01 f303 	lsl.w	r3, r1, r3
 8003362:	43db      	mvns	r3, r3
 8003364:	401a      	ands	r2, r3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	609a      	str	r2, [r3, #8]
    }

    position++;
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	3301      	adds	r3, #1
 800336e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8003370:	683a      	ldr	r2, [r7, #0]
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	fa22 f303 	lsr.w	r3, r2, r3
 8003378:	2b00      	cmp	r3, #0
 800337a:	f47f af3b 	bne.w	80031f4 <HAL_GPIO_DeInit+0x10>
  }
}
 800337e:	bf00      	nop
 8003380:	bf00      	nop
 8003382:	371c      	adds	r7, #28
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr
 800338c:	40010000 	.word	0x40010000
 8003390:	48000400 	.word	0x48000400
 8003394:	48000800 	.word	0x48000800
 8003398:	48000c00 	.word	0x48000c00
 800339c:	48001000 	.word	0x48001000
 80033a0:	48001400 	.word	0x48001400
 80033a4:	40010400 	.word	0x40010400

080033a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b085      	sub	sp, #20
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	460b      	mov	r3, r1
 80033b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	691a      	ldr	r2, [r3, #16]
 80033b8:	887b      	ldrh	r3, [r7, #2]
 80033ba:	4013      	ands	r3, r2
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d002      	beq.n	80033c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80033c0:	2301      	movs	r3, #1
 80033c2:	73fb      	strb	r3, [r7, #15]
 80033c4:	e001      	b.n	80033ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80033c6:	2300      	movs	r3, #0
 80033c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80033ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	3714      	adds	r7, #20
 80033d0:	46bd      	mov	sp, r7
 80033d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d6:	4770      	bx	lr

080033d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	460b      	mov	r3, r1
 80033e2:	807b      	strh	r3, [r7, #2]
 80033e4:	4613      	mov	r3, r2
 80033e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033e8:	787b      	ldrb	r3, [r7, #1]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d003      	beq.n	80033f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80033ee:	887a      	ldrh	r2, [r7, #2]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80033f4:	e002      	b.n	80033fc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80033f6:	887a      	ldrh	r2, [r7, #2]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80033fc:	bf00      	nop
 80033fe:	370c      	adds	r7, #12
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr

08003408 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003408:	b480      	push	{r7}
 800340a:	b085      	sub	sp, #20
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	460b      	mov	r3, r1
 8003412:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	695b      	ldr	r3, [r3, #20]
 8003418:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800341a:	887a      	ldrh	r2, [r7, #2]
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	4013      	ands	r3, r2
 8003420:	041a      	lsls	r2, r3, #16
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	43d9      	mvns	r1, r3
 8003426:	887b      	ldrh	r3, [r7, #2]
 8003428:	400b      	ands	r3, r1
 800342a:	431a      	orrs	r2, r3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	619a      	str	r2, [r3, #24]
}
 8003430:	bf00      	nop
 8003432:	3714      	adds	r7, #20
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr

0800343c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b082      	sub	sp, #8
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d101      	bne.n	800344e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e08d      	b.n	800356a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003454:	b2db      	uxtb	r3, r3
 8003456:	2b00      	cmp	r3, #0
 8003458:	d106      	bne.n	8003468 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2200      	movs	r2, #0
 800345e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f7fe f8fc 	bl	8001660 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2224      	movs	r2, #36	@ 0x24
 800346c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f022 0201 	bic.w	r2, r2, #1
 800347e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	685a      	ldr	r2, [r3, #4]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800348c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	689a      	ldr	r2, [r3, #8]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800349c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d107      	bne.n	80034b6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	689a      	ldr	r2, [r3, #8]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80034b2:	609a      	str	r2, [r3, #8]
 80034b4:	e006      	b.n	80034c4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	689a      	ldr	r2, [r3, #8]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80034c2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d108      	bne.n	80034de <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	685a      	ldr	r2, [r3, #4]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80034da:	605a      	str	r2, [r3, #4]
 80034dc:	e007      	b.n	80034ee <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	685a      	ldr	r2, [r3, #4]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034ec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	6812      	ldr	r2, [r2, #0]
 80034f8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80034fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003500:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	68da      	ldr	r2, [r3, #12]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003510:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	691a      	ldr	r2, [r3, #16]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	699b      	ldr	r3, [r3, #24]
 8003522:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	430a      	orrs	r2, r1
 800352a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	69d9      	ldr	r1, [r3, #28]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a1a      	ldr	r2, [r3, #32]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	430a      	orrs	r2, r1
 800353a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f042 0201 	orr.w	r2, r2, #1
 800354a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2220      	movs	r2, #32
 8003556:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3708      	adds	r7, #8
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}

08003572 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003572:	b580      	push	{r7, lr}
 8003574:	b082      	sub	sp, #8
 8003576:	af00      	add	r7, sp, #0
 8003578:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d101      	bne.n	8003584 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e021      	b.n	80035c8 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2224      	movs	r2, #36	@ 0x24
 8003588:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f022 0201 	bic.w	r2, r2, #1
 800359a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f7fe f927 	bl	80017f0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80035c6:	2300      	movs	r3, #0
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3708      	adds	r7, #8
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}

080035d0 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b08a      	sub	sp, #40	@ 0x28
 80035d4:	af02      	add	r7, sp, #8
 80035d6:	60f8      	str	r0, [r7, #12]
 80035d8:	607a      	str	r2, [r7, #4]
 80035da:	461a      	mov	r2, r3
 80035dc:	460b      	mov	r3, r1
 80035de:	817b      	strh	r3, [r7, #10]
 80035e0:	4613      	mov	r3, r2
 80035e2:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 80035e4:	2300      	movs	r3, #0
 80035e6:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	2b20      	cmp	r3, #32
 80035f2:	f040 80ef 	bne.w	80037d4 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	699b      	ldr	r3, [r3, #24]
 80035fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003600:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003604:	d101      	bne.n	800360a <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 8003606:	2302      	movs	r3, #2
 8003608:	e0e5      	b.n	80037d6 <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003610:	2b01      	cmp	r3, #1
 8003612:	d101      	bne.n	8003618 <HAL_I2C_Master_Transmit_DMA+0x48>
 8003614:	2302      	movs	r3, #2
 8003616:	e0de      	b.n	80037d6 <HAL_I2C_Master_Transmit_DMA+0x206>
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2221      	movs	r2, #33	@ 0x21
 8003624:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2210      	movs	r2, #16
 800362c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2200      	movs	r2, #0
 8003634:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	687a      	ldr	r2, [r7, #4]
 800363a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	893a      	ldrh	r2, [r7, #8]
 8003640:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	4a66      	ldr	r2, [pc, #408]	@ (80037e0 <HAL_I2C_Master_Transmit_DMA+0x210>)
 8003646:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	4a66      	ldr	r2, [pc, #408]	@ (80037e4 <HAL_I2C_Master_Transmit_DMA+0x214>)
 800364c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003652:	b29b      	uxth	r3, r3
 8003654:	2bff      	cmp	r3, #255	@ 0xff
 8003656:	d906      	bls.n	8003666 <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	22ff      	movs	r2, #255	@ 0xff
 800365c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800365e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003662:	61fb      	str	r3, [r7, #28]
 8003664:	e007      	b.n	8003676 <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800366a:	b29a      	uxth	r2, r3
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003670:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003674:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800367a:	2b00      	cmp	r3, #0
 800367c:	d01a      	beq.n	80036b4 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003682:	781a      	ldrb	r2, [r3, #0]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800368e:	1c5a      	adds	r2, r3, #1
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003698:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800369e:	b29b      	uxth	r3, r3
 80036a0:	3b01      	subs	r3, #1
 80036a2:	b29a      	uxth	r2, r3
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ac:	3b01      	subs	r3, #1
 80036ae:	b29a      	uxth	r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d074      	beq.n	80037a6 <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d022      	beq.n	800370a <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c8:	4a47      	ldr	r2, [pc, #284]	@ (80037e8 <HAL_I2C_Master_Transmit_DMA+0x218>)
 80036ca:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036d0:	4a46      	ldr	r2, [pc, #280]	@ (80037ec <HAL_I2C_Master_Transmit_DMA+0x21c>)
 80036d2:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036d8:	2200      	movs	r2, #0
 80036da:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036e0:	2200      	movs	r2, #0
 80036e2:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ec:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 80036f4:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 80036fa:	f7ff f8c9 	bl	8002890 <HAL_DMA_Start_IT>
 80036fe:	4603      	mov	r3, r0
 8003700:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003702:	7dfb      	ldrb	r3, [r7, #23]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d13a      	bne.n	800377e <HAL_I2C_Master_Transmit_DMA+0x1ae>
 8003708:	e013      	b.n	8003732 <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2220      	movs	r2, #32
 800370e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800371e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e051      	b.n	80037d6 <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003736:	b2db      	uxtb	r3, r3
 8003738:	3301      	adds	r3, #1
 800373a:	b2da      	uxtb	r2, r3
 800373c:	8979      	ldrh	r1, [r7, #10]
 800373e:	4b2c      	ldr	r3, [pc, #176]	@ (80037f0 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8003740:	9300      	str	r3, [sp, #0]
 8003742:	69fb      	ldr	r3, [r7, #28]
 8003744:	68f8      	ldr	r0, [r7, #12]
 8003746:	f001 fcf7 	bl	8005138 <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800374e:	b29a      	uxth	r2, r3
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	b29a      	uxth	r2, r3
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003764:	2110      	movs	r1, #16
 8003766:	68f8      	ldr	r0, [r7, #12]
 8003768:	f001 fd18 	bl	800519c <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800377a:	601a      	str	r2, [r3, #0]
 800377c:	e028      	b.n	80037d0 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2220      	movs	r2, #32
 8003782:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2200      	movs	r2, #0
 800378a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003792:	f043 0210 	orr.w	r2, r3, #16
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2200      	movs	r2, #0
 800379e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e017      	b.n	80037d6 <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	4a12      	ldr	r2, [pc, #72]	@ (80037f4 <HAL_I2C_Master_Transmit_DMA+0x224>)
 80037aa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 80037ac:	69bb      	ldr	r3, [r7, #24]
 80037ae:	b2da      	uxtb	r2, r3
 80037b0:	8979      	ldrh	r1, [r7, #10]
 80037b2:	4b0f      	ldr	r3, [pc, #60]	@ (80037f0 <HAL_I2C_Master_Transmit_DMA+0x220>)
 80037b4:	9300      	str	r3, [sp, #0]
 80037b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80037ba:	68f8      	ldr	r0, [r7, #12]
 80037bc:	f001 fcbc 	bl	8005138 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80037c8:	2101      	movs	r1, #1
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	f001 fce6 	bl	800519c <I2C_Enable_IRQ>
    }

    return HAL_OK;
 80037d0:	2300      	movs	r3, #0
 80037d2:	e000      	b.n	80037d6 <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 80037d4:	2302      	movs	r3, #2
  }
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3720      	adds	r7, #32
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	ffff0000 	.word	0xffff0000
 80037e4:	08003fd3 	.word	0x08003fd3
 80037e8:	08004fa3 	.word	0x08004fa3
 80037ec:	080050cf 	.word	0x080050cf
 80037f0:	80002000 	.word	0x80002000
 80037f4:	08003b63 	.word	0x08003b63

080037f8 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b088      	sub	sp, #32
 80037fc:	af02      	add	r7, sp, #8
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	607a      	str	r2, [r7, #4]
 8003802:	461a      	mov	r2, r3
 8003804:	460b      	mov	r3, r1
 8003806:	817b      	strh	r3, [r7, #10]
 8003808:	4613      	mov	r3, r2
 800380a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003812:	b2db      	uxtb	r3, r3
 8003814:	2b20      	cmp	r3, #32
 8003816:	f040 80cd 	bne.w	80039b4 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003824:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003828:	d101      	bne.n	800382e <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 800382a:	2302      	movs	r3, #2
 800382c:	e0c3      	b.n	80039b6 <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003834:	2b01      	cmp	r3, #1
 8003836:	d101      	bne.n	800383c <HAL_I2C_Master_Receive_DMA+0x44>
 8003838:	2302      	movs	r3, #2
 800383a:	e0bc      	b.n	80039b6 <HAL_I2C_Master_Receive_DMA+0x1be>
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2222      	movs	r2, #34	@ 0x22
 8003848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2210      	movs	r2, #16
 8003850:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2200      	movs	r2, #0
 8003858:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	893a      	ldrh	r2, [r7, #8]
 8003864:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	4a55      	ldr	r2, [pc, #340]	@ (80039c0 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 800386a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	4a55      	ldr	r2, [pc, #340]	@ (80039c4 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 8003870:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003876:	b29b      	uxth	r3, r3
 8003878:	2bff      	cmp	r3, #255	@ 0xff
 800387a:	d906      	bls.n	800388a <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	22ff      	movs	r2, #255	@ 0xff
 8003880:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003882:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003886:	617b      	str	r3, [r7, #20]
 8003888:	e007      	b.n	800389a <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800388e:	b29a      	uxth	r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003894:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003898:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d070      	beq.n	8003984 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d020      	beq.n	80038ec <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038ae:	4a46      	ldr	r2, [pc, #280]	@ (80039c8 <HAL_I2C_Master_Receive_DMA+0x1d0>)
 80038b0:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038b6:	4a45      	ldr	r2, [pc, #276]	@ (80039cc <HAL_I2C_Master_Receive_DMA+0x1d4>)
 80038b8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038be:	2200      	movs	r2, #0
 80038c0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038c6:	2200      	movs	r2, #0
 80038c8:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	3324      	adds	r3, #36	@ 0x24
 80038d4:	4619      	mov	r1, r3
 80038d6:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80038dc:	f7fe ffd8 	bl	8002890 <HAL_DMA_Start_IT>
 80038e0:	4603      	mov	r3, r0
 80038e2:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80038e4:	7cfb      	ldrb	r3, [r7, #19]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d138      	bne.n	800395c <HAL_I2C_Master_Receive_DMA+0x164>
 80038ea:	e013      	b.n	8003914 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2220      	movs	r2, #32
 80038f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003900:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2200      	movs	r2, #0
 800390c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e050      	b.n	80039b6 <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003918:	b2da      	uxtb	r2, r3
 800391a:	8979      	ldrh	r1, [r7, #10]
 800391c:	4b2c      	ldr	r3, [pc, #176]	@ (80039d0 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 800391e:	9300      	str	r3, [sp, #0]
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	68f8      	ldr	r0, [r7, #12]
 8003924:	f001 fc08 	bl	8005138 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800392c:	b29a      	uxth	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	b29a      	uxth	r2, r3
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2200      	movs	r2, #0
 800393e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003942:	2110      	movs	r1, #16
 8003944:	68f8      	ldr	r0, [r7, #12]
 8003946:	f001 fc29 	bl	800519c <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003958:	601a      	str	r2, [r3, #0]
 800395a:	e029      	b.n	80039b0 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2220      	movs	r2, #32
 8003960:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003970:	f043 0210 	orr.w	r2, r3, #16
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e018      	b.n	80039b6 <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	4a13      	ldr	r2, [pc, #76]	@ (80039d4 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 8003988:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800398e:	b2da      	uxtb	r2, r3
 8003990:	8979      	ldrh	r1, [r7, #10]
 8003992:	4b0f      	ldr	r3, [pc, #60]	@ (80039d0 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8003994:	9300      	str	r3, [sp, #0]
 8003996:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800399a:	68f8      	ldr	r0, [r7, #12]
 800399c:	f001 fbcc 	bl	8005138 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 80039a8:	2102      	movs	r1, #2
 80039aa:	68f8      	ldr	r0, [r7, #12]
 80039ac:	f001 fbf6 	bl	800519c <I2C_Enable_IRQ>
    }

    return HAL_OK;
 80039b0:	2300      	movs	r3, #0
 80039b2:	e000      	b.n	80039b6 <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 80039b4:	2302      	movs	r3, #2
  }
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3718      	adds	r7, #24
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	ffff0000 	.word	0xffff0000
 80039c4:	08003fd3 	.word	0x08003fd3
 80039c8:	08005039 	.word	0x08005039
 80039cc:	080050cf 	.word	0x080050cf
 80039d0:	80002400 	.word	0x80002400
 80039d4:	08003b63 	.word	0x08003b63

080039d8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	699b      	ldr	r3, [r3, #24]
 80039e6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d005      	beq.n	8003a04 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039fc:	68ba      	ldr	r2, [r7, #8]
 80039fe:	68f9      	ldr	r1, [r7, #12]
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	4798      	blx	r3
  }
}
 8003a04:	bf00      	nop
 8003a06:	3710      	adds	r7, #16
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b086      	sub	sp, #24
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	699b      	ldr	r3, [r3, #24]
 8003a1a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	0a1b      	lsrs	r3, r3, #8
 8003a28:	f003 0301 	and.w	r3, r3, #1
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d010      	beq.n	8003a52 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	09db      	lsrs	r3, r3, #7
 8003a34:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d00a      	beq.n	8003a52 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a40:	f043 0201 	orr.w	r2, r3, #1
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a50:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	0a9b      	lsrs	r3, r3, #10
 8003a56:	f003 0301 	and.w	r3, r3, #1
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d010      	beq.n	8003a80 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	09db      	lsrs	r3, r3, #7
 8003a62:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d00a      	beq.n	8003a80 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a6e:	f043 0208 	orr.w	r2, r3, #8
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a7e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	0a5b      	lsrs	r3, r3, #9
 8003a84:	f003 0301 	and.w	r3, r3, #1
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d010      	beq.n	8003aae <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	09db      	lsrs	r3, r3, #7
 8003a90:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d00a      	beq.n	8003aae <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a9c:	f043 0202 	orr.w	r2, r3, #2
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003aac:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ab2:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f003 030b 	and.w	r3, r3, #11
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d003      	beq.n	8003ac6 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8003abe:	68f9      	ldr	r1, [r7, #12]
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f001 f933 	bl	8004d2c <I2C_ITError>
  }
}
 8003ac6:	bf00      	nop
 8003ac8:	3718      	adds	r7, #24
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}

08003ace <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ace:	b480      	push	{r7}
 8003ad0:	b083      	sub	sp, #12
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003ad6:	bf00      	nop
 8003ad8:	370c      	adds	r7, #12
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr

08003ae2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ae2:	b480      	push	{r7}
 8003ae4:	b083      	sub	sp, #12
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003aea:	bf00      	nop
 8003aec:	370c      	adds	r7, #12
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr

08003af6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003af6:	b480      	push	{r7}
 8003af8:	b083      	sub	sp, #12
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	6078      	str	r0, [r7, #4]
 8003afe:	460b      	mov	r3, r1
 8003b00:	70fb      	strb	r3, [r7, #3]
 8003b02:	4613      	mov	r3, r2
 8003b04:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003b06:	bf00      	nop
 8003b08:	370c      	adds	r7, #12
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr

08003b12 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b12:	b480      	push	{r7}
 8003b14:	b083      	sub	sp, #12
 8003b16:	af00      	add	r7, sp, #0
 8003b18:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8003b1a:	bf00      	nop
 8003b1c:	370c      	adds	r7, #12
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr

08003b26 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b26:	b480      	push	{r7}
 8003b28:	b083      	sub	sp, #12
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003b2e:	bf00      	nop
 8003b30:	370c      	adds	r7, #12
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr

08003b3a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b3a:	b480      	push	{r7}
 8003b3c:	b083      	sub	sp, #12
 8003b3e:	af00      	add	r7, sp, #0
 8003b40:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003b42:	bf00      	nop
 8003b44:	370c      	adds	r7, #12
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr

08003b4e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b4e:	b480      	push	{r7}
 8003b50:	b083      	sub	sp, #12
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003b56:	bf00      	nop
 8003b58:	370c      	adds	r7, #12
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr

08003b62 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003b62:	b580      	push	{r7, lr}
 8003b64:	b088      	sub	sp, #32
 8003b66:	af02      	add	r7, sp, #8
 8003b68:	60f8      	str	r0, [r7, #12]
 8003b6a:	60b9      	str	r1, [r7, #8]
 8003b6c:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d101      	bne.n	8003b80 <I2C_Master_ISR_IT+0x1e>
 8003b7c:	2302      	movs	r3, #2
 8003b7e:	e120      	b.n	8003dc2 <I2C_Master_ISR_IT+0x260>
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2201      	movs	r2, #1
 8003b84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	091b      	lsrs	r3, r3, #4
 8003b8c:	f003 0301 	and.w	r3, r3, #1
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d013      	beq.n	8003bbc <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	091b      	lsrs	r3, r3, #4
 8003b98:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d00d      	beq.n	8003bbc <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2210      	movs	r2, #16
 8003ba6:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bac:	f043 0204 	orr.w	r2, r3, #4
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003bb4:	68f8      	ldr	r0, [r7, #12]
 8003bb6:	f001 f9d0 	bl	8004f5a <I2C_Flush_TXDR>
 8003bba:	e0ed      	b.n	8003d98 <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	089b      	lsrs	r3, r3, #2
 8003bc0:	f003 0301 	and.w	r3, r3, #1
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d023      	beq.n	8003c10 <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	089b      	lsrs	r3, r3, #2
 8003bcc:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d01d      	beq.n	8003c10 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	f023 0304 	bic.w	r3, r3, #4
 8003bda:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be6:	b2d2      	uxtb	r2, r2
 8003be8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bee:	1c5a      	adds	r2, r3, #1
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bf8:	3b01      	subs	r3, #1
 8003bfa:	b29a      	uxth	r2, r3
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	3b01      	subs	r3, #1
 8003c08:	b29a      	uxth	r2, r3
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c0e:	e0c3      	b.n	8003d98 <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	099b      	lsrs	r3, r3, #6
 8003c14:	f003 0301 	and.w	r3, r3, #1
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d12a      	bne.n	8003c72 <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	085b      	lsrs	r3, r3, #1
 8003c20:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d024      	beq.n	8003c72 <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	085b      	lsrs	r3, r3, #1
 8003c2c:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d01e      	beq.n	8003c72 <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	f000 80ac 	beq.w	8003d98 <I2C_Master_ISR_IT+0x236>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c44:	781a      	ldrb	r2, [r3, #0]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c50:	1c5a      	adds	r2, r3, #1
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c5a:	3b01      	subs	r3, #1
 8003c5c:	b29a      	uxth	r2, r3
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	3b01      	subs	r3, #1
 8003c6a:	b29a      	uxth	r2, r3
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 8003c70:	e092      	b.n	8003d98 <I2C_Master_ISR_IT+0x236>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	09db      	lsrs	r3, r3, #7
 8003c76:	f003 0301 	and.w	r3, r3, #1
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d05d      	beq.n	8003d3a <I2C_Master_ISR_IT+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	099b      	lsrs	r3, r3, #6
 8003c82:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d057      	beq.n	8003d3a <I2C_Master_ISR_IT+0x1d8>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d040      	beq.n	8003d16 <I2C_Master_ISR_IT+0x1b4>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d13c      	bne.n	8003d16 <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ca8:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cae:	b29b      	uxth	r3, r3
 8003cb0:	2bff      	cmp	r3, #255	@ 0xff
 8003cb2:	d90e      	bls.n	8003cd2 <I2C_Master_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	22ff      	movs	r2, #255	@ 0xff
 8003cb8:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cbe:	b2da      	uxtb	r2, r3
 8003cc0:	8a79      	ldrh	r1, [r7, #18]
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	9300      	str	r3, [sp, #0]
 8003cc6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003cca:	68f8      	ldr	r0, [r7, #12]
 8003ccc:	f001 fa34 	bl	8005138 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003cd0:	e032      	b.n	8003d38 <I2C_Master_ISR_IT+0x1d6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cd6:	b29a      	uxth	r2, r3
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ce0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ce4:	d00b      	beq.n	8003cfe <I2C_Master_ISR_IT+0x19c>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cea:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003cf0:	8a79      	ldrh	r1, [r7, #18]
 8003cf2:	2000      	movs	r0, #0
 8003cf4:	9000      	str	r0, [sp, #0]
 8003cf6:	68f8      	ldr	r0, [r7, #12]
 8003cf8:	f001 fa1e 	bl	8005138 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003cfc:	e01c      	b.n	8003d38 <I2C_Master_ISR_IT+0x1d6>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d02:	b2da      	uxtb	r2, r3
 8003d04:	8a79      	ldrh	r1, [r7, #18]
 8003d06:	2300      	movs	r3, #0
 8003d08:	9300      	str	r3, [sp, #0]
 8003d0a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	f001 fa12 	bl	8005138 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d14:	e010      	b.n	8003d38 <I2C_Master_ISR_IT+0x1d6>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d20:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003d24:	d003      	beq.n	8003d2e <I2C_Master_ISR_IT+0x1cc>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003d26:	68f8      	ldr	r0, [r7, #12]
 8003d28:	f000 fcdb 	bl	80046e2 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d2c:	e034      	b.n	8003d98 <I2C_Master_ISR_IT+0x236>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003d2e:	2140      	movs	r1, #64	@ 0x40
 8003d30:	68f8      	ldr	r0, [r7, #12]
 8003d32:	f000 fffb 	bl	8004d2c <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d36:	e02f      	b.n	8003d98 <I2C_Master_ISR_IT+0x236>
 8003d38:	e02e      	b.n	8003d98 <I2C_Master_ISR_IT+0x236>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	099b      	lsrs	r3, r3, #6
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d028      	beq.n	8003d98 <I2C_Master_ISR_IT+0x236>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	099b      	lsrs	r3, r3, #6
 8003d4a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d022      	beq.n	8003d98 <I2C_Master_ISR_IT+0x236>
  {
    if (hi2c->XferCount == 0U)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d119      	bne.n	8003d90 <I2C_Master_ISR_IT+0x22e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003d6a:	d015      	beq.n	8003d98 <I2C_Master_ISR_IT+0x236>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d70:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003d74:	d108      	bne.n	8003d88 <I2C_Master_ISR_IT+0x226>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	685a      	ldr	r2, [r3, #4]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d84:	605a      	str	r2, [r3, #4]
 8003d86:	e007      	b.n	8003d98 <I2C_Master_ISR_IT+0x236>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8003d88:	68f8      	ldr	r0, [r7, #12]
 8003d8a:	f000 fcaa 	bl	80046e2 <I2C_ITMasterSeqCplt>
 8003d8e:	e003      	b.n	8003d98 <I2C_Master_ISR_IT+0x236>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003d90:	2140      	movs	r1, #64	@ 0x40
 8003d92:	68f8      	ldr	r0, [r7, #12]
 8003d94:	f000 ffca 	bl	8004d2c <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	095b      	lsrs	r3, r3, #5
 8003d9c:	f003 0301 	and.w	r3, r3, #1
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d009      	beq.n	8003db8 <I2C_Master_ISR_IT+0x256>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	095b      	lsrs	r3, r3, #5
 8003da8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d003      	beq.n	8003db8 <I2C_Master_ISR_IT+0x256>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8003db0:	6979      	ldr	r1, [r7, #20]
 8003db2:	68f8      	ldr	r0, [r7, #12]
 8003db4:	f000 fd30 	bl	8004818 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003dc0:	2300      	movs	r3, #0
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3718      	adds	r7, #24
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}

08003dca <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8003dca:	b580      	push	{r7, lr}
 8003dcc:	b086      	sub	sp, #24
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	60f8      	str	r0, [r7, #12]
 8003dd2:	60b9      	str	r1, [r7, #8]
 8003dd4:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dda:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d101      	bne.n	8003dee <I2C_Slave_ISR_IT+0x24>
 8003dea:	2302      	movs	r3, #2
 8003dec:	e0ed      	b.n	8003fca <I2C_Slave_ISR_IT+0x200>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2201      	movs	r2, #1
 8003df2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	095b      	lsrs	r3, r3, #5
 8003dfa:	f003 0301 	and.w	r3, r3, #1
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d00a      	beq.n	8003e18 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	095b      	lsrs	r3, r3, #5
 8003e06:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d004      	beq.n	8003e18 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003e0e:	6939      	ldr	r1, [r7, #16]
 8003e10:	68f8      	ldr	r0, [r7, #12]
 8003e12:	f000 fdcb 	bl	80049ac <I2C_ITSlaveCplt>
 8003e16:	e0d3      	b.n	8003fc0 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	091b      	lsrs	r3, r3, #4
 8003e1c:	f003 0301 	and.w	r3, r3, #1
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d04d      	beq.n	8003ec0 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	091b      	lsrs	r3, r3, #4
 8003e28:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d047      	beq.n	8003ec0 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d128      	bne.n	8003e8c <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	2b28      	cmp	r3, #40	@ 0x28
 8003e44:	d108      	bne.n	8003e58 <I2C_Slave_ISR_IT+0x8e>
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e4c:	d104      	bne.n	8003e58 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003e4e:	6939      	ldr	r1, [r7, #16]
 8003e50:	68f8      	ldr	r0, [r7, #12]
 8003e52:	f000 ff15 	bl	8004c80 <I2C_ITListenCplt>
 8003e56:	e032      	b.n	8003ebe <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e5e:	b2db      	uxtb	r3, r3
 8003e60:	2b29      	cmp	r3, #41	@ 0x29
 8003e62:	d10e      	bne.n	8003e82 <I2C_Slave_ISR_IT+0xb8>
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003e6a:	d00a      	beq.n	8003e82 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2210      	movs	r2, #16
 8003e72:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003e74:	68f8      	ldr	r0, [r7, #12]
 8003e76:	f001 f870 	bl	8004f5a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003e7a:	68f8      	ldr	r0, [r7, #12]
 8003e7c:	f000 fc6e 	bl	800475c <I2C_ITSlaveSeqCplt>
 8003e80:	e01d      	b.n	8003ebe <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2210      	movs	r2, #16
 8003e88:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003e8a:	e096      	b.n	8003fba <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	2210      	movs	r2, #16
 8003e92:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e98:	f043 0204 	orr.w	r2, r3, #4
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d004      	beq.n	8003eb0 <I2C_Slave_ISR_IT+0xe6>
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003eac:	f040 8085 	bne.w	8003fba <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	68f8      	ldr	r0, [r7, #12]
 8003eb8:	f000 ff38 	bl	8004d2c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003ebc:	e07d      	b.n	8003fba <I2C_Slave_ISR_IT+0x1f0>
 8003ebe:	e07c      	b.n	8003fba <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	089b      	lsrs	r3, r3, #2
 8003ec4:	f003 0301 	and.w	r3, r3, #1
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d030      	beq.n	8003f2e <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	089b      	lsrs	r3, r3, #2
 8003ed0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d02a      	beq.n	8003f2e <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d018      	beq.n	8003f14 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eec:	b2d2      	uxtb	r2, r2
 8003eee:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef4:	1c5a      	adds	r2, r3, #1
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003efe:	3b01      	subs	r3, #1
 8003f00:	b29a      	uxth	r2, r3
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	3b01      	subs	r3, #1
 8003f0e:	b29a      	uxth	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d14f      	bne.n	8003fbe <I2C_Slave_ISR_IT+0x1f4>
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003f24:	d04b      	beq.n	8003fbe <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003f26:	68f8      	ldr	r0, [r7, #12]
 8003f28:	f000 fc18 	bl	800475c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003f2c:	e047      	b.n	8003fbe <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	08db      	lsrs	r3, r3, #3
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d00a      	beq.n	8003f50 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	08db      	lsrs	r3, r3, #3
 8003f3e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d004      	beq.n	8003f50 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003f46:	6939      	ldr	r1, [r7, #16]
 8003f48:	68f8      	ldr	r0, [r7, #12]
 8003f4a:	f000 fb46 	bl	80045da <I2C_ITAddrCplt>
 8003f4e:	e037      	b.n	8003fc0 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	085b      	lsrs	r3, r3, #1
 8003f54:	f003 0301 	and.w	r3, r3, #1
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d031      	beq.n	8003fc0 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	085b      	lsrs	r3, r3, #1
 8003f60:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d02b      	beq.n	8003fc0 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f6c:	b29b      	uxth	r3, r3
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d018      	beq.n	8003fa4 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f76:	781a      	ldrb	r2, [r3, #0]
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f82:	1c5a      	adds	r2, r3, #1
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	3b01      	subs	r3, #1
 8003f90:	b29a      	uxth	r2, r3
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f9a:	3b01      	subs	r3, #1
 8003f9c:	b29a      	uxth	r2, r3
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003fa2:	e00d      	b.n	8003fc0 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003faa:	d002      	beq.n	8003fb2 <I2C_Slave_ISR_IT+0x1e8>
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d106      	bne.n	8003fc0 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003fb2:	68f8      	ldr	r0, [r7, #12]
 8003fb4:	f000 fbd2 	bl	800475c <I2C_ITSlaveSeqCplt>
 8003fb8:	e002      	b.n	8003fc0 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8003fba:	bf00      	nop
 8003fbc:	e000      	b.n	8003fc0 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8003fbe:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003fc8:	2300      	movs	r3, #0
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	3718      	adds	r7, #24
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}

08003fd2 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8003fd2:	b580      	push	{r7, lr}
 8003fd4:	b088      	sub	sp, #32
 8003fd6:	af02      	add	r7, sp, #8
 8003fd8:	60f8      	str	r0, [r7, #12]
 8003fda:	60b9      	str	r1, [r7, #8]
 8003fdc:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d101      	bne.n	8003fec <I2C_Master_ISR_DMA+0x1a>
 8003fe8:	2302      	movs	r3, #2
 8003fea:	e0e1      	b.n	80041b0 <I2C_Master_ISR_DMA+0x1de>
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	091b      	lsrs	r3, r3, #4
 8003ff8:	f003 0301 	and.w	r3, r3, #1
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d017      	beq.n	8004030 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	091b      	lsrs	r3, r3, #4
 8004004:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004008:	2b00      	cmp	r3, #0
 800400a:	d011      	beq.n	8004030 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	2210      	movs	r2, #16
 8004012:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004018:	f043 0204 	orr.w	r2, r3, #4
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004020:	2120      	movs	r1, #32
 8004022:	68f8      	ldr	r0, [r7, #12]
 8004024:	f001 f8ba 	bl	800519c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004028:	68f8      	ldr	r0, [r7, #12]
 800402a:	f000 ff96 	bl	8004f5a <I2C_Flush_TXDR>
 800402e:	e0ba      	b.n	80041a6 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	09db      	lsrs	r3, r3, #7
 8004034:	f003 0301 	and.w	r3, r3, #1
 8004038:	2b00      	cmp	r3, #0
 800403a:	d072      	beq.n	8004122 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	099b      	lsrs	r3, r3, #6
 8004040:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004044:	2b00      	cmp	r3, #0
 8004046:	d06c      	beq.n	8004122 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004056:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800405c:	b29b      	uxth	r3, r3
 800405e:	2b00      	cmp	r3, #0
 8004060:	d04e      	beq.n	8004100 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	b29b      	uxth	r3, r3
 800406a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800406e:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004074:	b29b      	uxth	r3, r3
 8004076:	2bff      	cmp	r3, #255	@ 0xff
 8004078:	d906      	bls.n	8004088 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	22ff      	movs	r2, #255	@ 0xff
 800407e:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8004080:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004084:	617b      	str	r3, [r7, #20]
 8004086:	e010      	b.n	80040aa <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800408c:	b29a      	uxth	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004096:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800409a:	d003      	beq.n	80040a4 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040a0:	617b      	str	r3, [r7, #20]
 80040a2:	e002      	b.n	80040aa <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80040a4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80040a8:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040ae:	b2da      	uxtb	r2, r3
 80040b0:	8a79      	ldrh	r1, [r7, #18]
 80040b2:	2300      	movs	r3, #0
 80040b4:	9300      	str	r3, [sp, #0]
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	68f8      	ldr	r0, [r7, #12]
 80040ba:	f001 f83d 	bl	8005138 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040c2:	b29a      	uxth	r2, r3
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040c8:	1ad3      	subs	r3, r2, r3
 80040ca:	b29a      	uxth	r2, r3
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	2b22      	cmp	r3, #34	@ 0x22
 80040da:	d108      	bne.n	80040ee <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80040ea:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80040ec:	e05b      	b.n	80041a6 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80040fc:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80040fe:	e052      	b.n	80041a6 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800410a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800410e:	d003      	beq.n	8004118 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8004110:	68f8      	ldr	r0, [r7, #12]
 8004112:	f000 fae6 	bl	80046e2 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8004116:	e046      	b.n	80041a6 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004118:	2140      	movs	r1, #64	@ 0x40
 800411a:	68f8      	ldr	r0, [r7, #12]
 800411c:	f000 fe06 	bl	8004d2c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004120:	e041      	b.n	80041a6 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	099b      	lsrs	r3, r3, #6
 8004126:	f003 0301 	and.w	r3, r3, #1
 800412a:	2b00      	cmp	r3, #0
 800412c:	d029      	beq.n	8004182 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	099b      	lsrs	r3, r3, #6
 8004132:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004136:	2b00      	cmp	r3, #0
 8004138:	d023      	beq.n	8004182 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800413e:	b29b      	uxth	r3, r3
 8004140:	2b00      	cmp	r3, #0
 8004142:	d119      	bne.n	8004178 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800414e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004152:	d027      	beq.n	80041a4 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004158:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800415c:	d108      	bne.n	8004170 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	685a      	ldr	r2, [r3, #4]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800416c:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800416e:	e019      	b.n	80041a4 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8004170:	68f8      	ldr	r0, [r7, #12]
 8004172:	f000 fab6 	bl	80046e2 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8004176:	e015      	b.n	80041a4 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004178:	2140      	movs	r1, #64	@ 0x40
 800417a:	68f8      	ldr	r0, [r7, #12]
 800417c:	f000 fdd6 	bl	8004d2c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004180:	e010      	b.n	80041a4 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	095b      	lsrs	r3, r3, #5
 8004186:	f003 0301 	and.w	r3, r3, #1
 800418a:	2b00      	cmp	r3, #0
 800418c:	d00b      	beq.n	80041a6 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	095b      	lsrs	r3, r3, #5
 8004192:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004196:	2b00      	cmp	r3, #0
 8004198:	d005      	beq.n	80041a6 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800419a:	68b9      	ldr	r1, [r7, #8]
 800419c:	68f8      	ldr	r0, [r7, #12]
 800419e:	f000 fb3b 	bl	8004818 <I2C_ITMasterCplt>
 80041a2:	e000      	b.n	80041a6 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 80041a4:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2200      	movs	r2, #0
 80041aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80041ae:	2300      	movs	r3, #0
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3718      	adds	r7, #24
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}

080041b8 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b088      	sub	sp, #32
 80041bc:	af02      	add	r7, sp, #8
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80041c4:	4b92      	ldr	r3, [pc, #584]	@ (8004410 <I2C_Mem_ISR_DMA+0x258>)
 80041c6:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d101      	bne.n	80041d6 <I2C_Mem_ISR_DMA+0x1e>
 80041d2:	2302      	movs	r3, #2
 80041d4:	e118      	b.n	8004408 <I2C_Mem_ISR_DMA+0x250>
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2201      	movs	r2, #1
 80041da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	091b      	lsrs	r3, r3, #4
 80041e2:	f003 0301 	and.w	r3, r3, #1
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d017      	beq.n	800421a <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	091b      	lsrs	r3, r3, #4
 80041ee:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d011      	beq.n	800421a <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2210      	movs	r2, #16
 80041fc:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004202:	f043 0204 	orr.w	r2, r3, #4
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800420a:	2120      	movs	r1, #32
 800420c:	68f8      	ldr	r0, [r7, #12]
 800420e:	f000 ffc5 	bl	800519c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004212:	68f8      	ldr	r0, [r7, #12]
 8004214:	f000 fea1 	bl	8004f5a <I2C_Flush_TXDR>
 8004218:	e0f1      	b.n	80043fe <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	085b      	lsrs	r3, r3, #1
 800421e:	f003 0301 	and.w	r3, r3, #1
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00f      	beq.n	8004246 <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	085b      	lsrs	r3, r3, #1
 800422a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800422e:	2b00      	cmp	r3, #0
 8004230:	d009      	beq.n	8004246 <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	68fa      	ldr	r2, [r7, #12]
 8004238:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800423a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f04f 32ff 	mov.w	r2, #4294967295
 8004242:	651a      	str	r2, [r3, #80]	@ 0x50
 8004244:	e0db      	b.n	80043fe <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	09db      	lsrs	r3, r3, #7
 800424a:	f003 0301 	and.w	r3, r3, #1
 800424e:	2b00      	cmp	r3, #0
 8004250:	d060      	beq.n	8004314 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	099b      	lsrs	r3, r3, #6
 8004256:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800425a:	2b00      	cmp	r3, #0
 800425c:	d05a      	beq.n	8004314 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800425e:	2101      	movs	r1, #1
 8004260:	68f8      	ldr	r0, [r7, #12]
 8004262:	f001 f81f 	bl	80052a4 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8004266:	2110      	movs	r1, #16
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f000 ff97 	bl	800519c <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004272:	b29b      	uxth	r3, r3
 8004274:	2b00      	cmp	r3, #0
 8004276:	d048      	beq.n	800430a <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800427c:	b29b      	uxth	r3, r3
 800427e:	2bff      	cmp	r3, #255	@ 0xff
 8004280:	d910      	bls.n	80042a4 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	22ff      	movs	r2, #255	@ 0xff
 8004286:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800428c:	b299      	uxth	r1, r3
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004292:	b2da      	uxtb	r2, r3
 8004294:	2300      	movs	r3, #0
 8004296:	9300      	str	r3, [sp, #0]
 8004298:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800429c:	68f8      	ldr	r0, [r7, #12]
 800429e:	f000 ff4b 	bl	8005138 <I2C_TransferConfig>
 80042a2:	e011      	b.n	80042c8 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042a8:	b29a      	uxth	r2, r3
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042b2:	b299      	uxth	r1, r3
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042b8:	b2da      	uxtb	r2, r3
 80042ba:	2300      	movs	r3, #0
 80042bc:	9300      	str	r3, [sp, #0]
 80042be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80042c2:	68f8      	ldr	r0, [r7, #12]
 80042c4:	f000 ff38 	bl	8005138 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042cc:	b29a      	uxth	r2, r3
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	b29a      	uxth	r2, r3
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	2b22      	cmp	r3, #34	@ 0x22
 80042e4:	d108      	bne.n	80042f8 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80042f4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80042f6:	e082      	b.n	80043fe <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004306:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004308:	e079      	b.n	80043fe <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800430a:	2140      	movs	r1, #64	@ 0x40
 800430c:	68f8      	ldr	r0, [r7, #12]
 800430e:	f000 fd0d 	bl	8004d2c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004312:	e074      	b.n	80043fe <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	099b      	lsrs	r3, r3, #6
 8004318:	f003 0301 	and.w	r3, r3, #1
 800431c:	2b00      	cmp	r3, #0
 800431e:	d05e      	beq.n	80043de <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	099b      	lsrs	r3, r3, #6
 8004324:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004328:	2b00      	cmp	r3, #0
 800432a:	d058      	beq.n	80043de <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800432c:	2101      	movs	r1, #1
 800432e:	68f8      	ldr	r0, [r7, #12]
 8004330:	f000 ffb8 	bl	80052a4 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8004334:	2110      	movs	r1, #16
 8004336:	68f8      	ldr	r0, [r7, #12]
 8004338:	f000 ff30 	bl	800519c <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004342:	b2db      	uxtb	r3, r3
 8004344:	2b22      	cmp	r3, #34	@ 0x22
 8004346:	d101      	bne.n	800434c <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 8004348:	4b32      	ldr	r3, [pc, #200]	@ (8004414 <I2C_Mem_ISR_DMA+0x25c>)
 800434a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004350:	b29b      	uxth	r3, r3
 8004352:	2bff      	cmp	r3, #255	@ 0xff
 8004354:	d910      	bls.n	8004378 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	22ff      	movs	r2, #255	@ 0xff
 800435a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004360:	b299      	uxth	r1, r3
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004366:	b2da      	uxtb	r2, r3
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	9300      	str	r3, [sp, #0]
 800436c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004370:	68f8      	ldr	r0, [r7, #12]
 8004372:	f000 fee1 	bl	8005138 <I2C_TransferConfig>
 8004376:	e011      	b.n	800439c <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800437c:	b29a      	uxth	r2, r3
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004386:	b299      	uxth	r1, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800438c:	b2da      	uxtb	r2, r3
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	9300      	str	r3, [sp, #0]
 8004392:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004396:	68f8      	ldr	r0, [r7, #12]
 8004398:	f000 fece 	bl	8005138 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043a0:	b29a      	uxth	r2, r3
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043a6:	1ad3      	subs	r3, r2, r3
 80043a8:	b29a      	uxth	r2, r3
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	2b22      	cmp	r3, #34	@ 0x22
 80043b8:	d108      	bne.n	80043cc <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80043c8:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80043ca:	e018      	b.n	80043fe <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80043da:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80043dc:	e00f      	b.n	80043fe <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	095b      	lsrs	r3, r3, #5
 80043e2:	f003 0301 	and.w	r3, r3, #1
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d009      	beq.n	80043fe <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	095b      	lsrs	r3, r3, #5
 80043ee:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d003      	beq.n	80043fe <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80043f6:	68b9      	ldr	r1, [r7, #8]
 80043f8:	68f8      	ldr	r0, [r7, #12]
 80043fa:	f000 fa0d 	bl	8004818 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2200      	movs	r2, #0
 8004402:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004406:	2300      	movs	r3, #0
}
 8004408:	4618      	mov	r0, r3
 800440a:	3718      	adds	r7, #24
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}
 8004410:	80002000 	.word	0x80002000
 8004414:	80002400 	.word	0x80002400

08004418 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b088      	sub	sp, #32
 800441c:	af00      	add	r7, sp, #0
 800441e:	60f8      	str	r0, [r7, #12]
 8004420:	60b9      	str	r1, [r7, #8]
 8004422:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004428:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800442a:	2300      	movs	r3, #0
 800442c:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004434:	2b01      	cmp	r3, #1
 8004436:	d101      	bne.n	800443c <I2C_Slave_ISR_DMA+0x24>
 8004438:	2302      	movs	r3, #2
 800443a:	e0ca      	b.n	80045d2 <I2C_Slave_ISR_DMA+0x1ba>
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	095b      	lsrs	r3, r3, #5
 8004448:	f003 0301 	and.w	r3, r3, #1
 800444c:	2b00      	cmp	r3, #0
 800444e:	d00a      	beq.n	8004466 <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	095b      	lsrs	r3, r3, #5
 8004454:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004458:	2b00      	cmp	r3, #0
 800445a:	d004      	beq.n	8004466 <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800445c:	68b9      	ldr	r1, [r7, #8]
 800445e:	68f8      	ldr	r0, [r7, #12]
 8004460:	f000 faa4 	bl	80049ac <I2C_ITSlaveCplt>
 8004464:	e0b0      	b.n	80045c8 <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	091b      	lsrs	r3, r3, #4
 800446a:	f003 0301 	and.w	r3, r3, #1
 800446e:	2b00      	cmp	r3, #0
 8004470:	f000 809a 	beq.w	80045a8 <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	091b      	lsrs	r3, r3, #4
 8004478:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800447c:	2b00      	cmp	r3, #0
 800447e:	f000 8093 	beq.w	80045a8 <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	0b9b      	lsrs	r3, r3, #14
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	2b00      	cmp	r3, #0
 800448c:	d105      	bne.n	800449a <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	0bdb      	lsrs	r3, r3, #15
 8004492:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004496:	2b00      	cmp	r3, #0
 8004498:	d07f      	beq.n	800459a <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d00d      	beq.n	80044be <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	0bdb      	lsrs	r3, r3, #15
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d007      	beq.n	80044be <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d101      	bne.n	80044be <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 80044ba:	2301      	movs	r3, #1
 80044bc:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d00d      	beq.n	80044e2 <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	0b9b      	lsrs	r3, r3, #14
 80044ca:	f003 0301 	and.w	r3, r3, #1
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d007      	beq.n	80044e2 <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d101      	bne.n	80044e2 <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 80044de:	2301      	movs	r3, #1
 80044e0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d128      	bne.n	800453a <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	2b28      	cmp	r3, #40	@ 0x28
 80044f2:	d108      	bne.n	8004506 <I2C_Slave_ISR_DMA+0xee>
 80044f4:	69bb      	ldr	r3, [r7, #24]
 80044f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044fa:	d104      	bne.n	8004506 <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80044fc:	68b9      	ldr	r1, [r7, #8]
 80044fe:	68f8      	ldr	r0, [r7, #12]
 8004500:	f000 fbbe 	bl	8004c80 <I2C_ITListenCplt>
 8004504:	e048      	b.n	8004598 <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800450c:	b2db      	uxtb	r3, r3
 800450e:	2b29      	cmp	r3, #41	@ 0x29
 8004510:	d10e      	bne.n	8004530 <I2C_Slave_ISR_DMA+0x118>
 8004512:	69bb      	ldr	r3, [r7, #24]
 8004514:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004518:	d00a      	beq.n	8004530 <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	2210      	movs	r2, #16
 8004520:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8004522:	68f8      	ldr	r0, [r7, #12]
 8004524:	f000 fd19 	bl	8004f5a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8004528:	68f8      	ldr	r0, [r7, #12]
 800452a:	f000 f917 	bl	800475c <I2C_ITSlaveSeqCplt>
 800452e:	e033      	b.n	8004598 <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	2210      	movs	r2, #16
 8004536:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8004538:	e034      	b.n	80045a4 <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	2210      	movs	r2, #16
 8004540:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004546:	f043 0204 	orr.w	r2, r3, #4
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004554:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d003      	beq.n	8004564 <I2C_Slave_ISR_DMA+0x14c>
 800455c:	69bb      	ldr	r3, [r7, #24]
 800455e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004562:	d11f      	bne.n	80045a4 <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004564:	7dfb      	ldrb	r3, [r7, #23]
 8004566:	2b21      	cmp	r3, #33	@ 0x21
 8004568:	d002      	beq.n	8004570 <I2C_Slave_ISR_DMA+0x158>
 800456a:	7dfb      	ldrb	r3, [r7, #23]
 800456c:	2b29      	cmp	r3, #41	@ 0x29
 800456e:	d103      	bne.n	8004578 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2221      	movs	r2, #33	@ 0x21
 8004574:	631a      	str	r2, [r3, #48]	@ 0x30
 8004576:	e008      	b.n	800458a <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004578:	7dfb      	ldrb	r3, [r7, #23]
 800457a:	2b22      	cmp	r3, #34	@ 0x22
 800457c:	d002      	beq.n	8004584 <I2C_Slave_ISR_DMA+0x16c>
 800457e:	7dfb      	ldrb	r3, [r7, #23]
 8004580:	2b2a      	cmp	r3, #42	@ 0x2a
 8004582:	d102      	bne.n	800458a <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2222      	movs	r2, #34	@ 0x22
 8004588:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800458e:	4619      	mov	r1, r3
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f000 fbcb 	bl	8004d2c <I2C_ITError>
      if (treatdmanack == 1U)
 8004596:	e005      	b.n	80045a4 <I2C_Slave_ISR_DMA+0x18c>
 8004598:	e004      	b.n	80045a4 <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	2210      	movs	r2, #16
 80045a0:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80045a2:	e011      	b.n	80045c8 <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 80045a4:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80045a6:	e00f      	b.n	80045c8 <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	08db      	lsrs	r3, r3, #3
 80045ac:	f003 0301 	and.w	r3, r3, #1
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d009      	beq.n	80045c8 <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	08db      	lsrs	r3, r3, #3
 80045b8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d003      	beq.n	80045c8 <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80045c0:	68b9      	ldr	r1, [r7, #8]
 80045c2:	68f8      	ldr	r0, [r7, #12]
 80045c4:	f000 f809 	bl	80045da <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80045d0:	2300      	movs	r3, #0
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3720      	adds	r7, #32
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}

080045da <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80045da:	b580      	push	{r7, lr}
 80045dc:	b084      	sub	sp, #16
 80045de:	af00      	add	r7, sp, #0
 80045e0:	6078      	str	r0, [r7, #4]
 80045e2:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80045f0:	2b28      	cmp	r3, #40	@ 0x28
 80045f2:	d16a      	bne.n	80046ca <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	699b      	ldr	r3, [r3, #24]
 80045fa:	0c1b      	lsrs	r3, r3, #16
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	699b      	ldr	r3, [r3, #24]
 800460a:	0c1b      	lsrs	r3, r3, #16
 800460c:	b29b      	uxth	r3, r3
 800460e:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004612:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	b29b      	uxth	r3, r3
 800461c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004620:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	b29b      	uxth	r3, r3
 800462a:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800462e:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	2b02      	cmp	r3, #2
 8004636:	d138      	bne.n	80046aa <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004638:	897b      	ldrh	r3, [r7, #10]
 800463a:	09db      	lsrs	r3, r3, #7
 800463c:	b29a      	uxth	r2, r3
 800463e:	89bb      	ldrh	r3, [r7, #12]
 8004640:	4053      	eors	r3, r2
 8004642:	b29b      	uxth	r3, r3
 8004644:	f003 0306 	and.w	r3, r3, #6
 8004648:	2b00      	cmp	r3, #0
 800464a:	d11c      	bne.n	8004686 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800464c:	897b      	ldrh	r3, [r7, #10]
 800464e:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004654:	1c5a      	adds	r2, r3, #1
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800465e:	2b02      	cmp	r3, #2
 8004660:	d13b      	bne.n	80046da <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2200      	movs	r2, #0
 8004666:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2208      	movs	r2, #8
 800466e:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004678:	89ba      	ldrh	r2, [r7, #12]
 800467a:	7bfb      	ldrb	r3, [r7, #15]
 800467c:	4619      	mov	r1, r3
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f7ff fa39 	bl	8003af6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004684:	e029      	b.n	80046da <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8004686:	893b      	ldrh	r3, [r7, #8]
 8004688:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800468a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f000 fe08 	bl	80052a4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800469c:	89ba      	ldrh	r2, [r7, #12]
 800469e:	7bfb      	ldrb	r3, [r7, #15]
 80046a0:	4619      	mov	r1, r3
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f7ff fa27 	bl	8003af6 <HAL_I2C_AddrCallback>
}
 80046a8:	e017      	b.n	80046da <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80046aa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f000 fdf8 	bl	80052a4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2200      	movs	r2, #0
 80046b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80046bc:	89ba      	ldrh	r2, [r7, #12]
 80046be:	7bfb      	ldrb	r3, [r7, #15]
 80046c0:	4619      	mov	r1, r3
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f7ff fa17 	bl	8003af6 <HAL_I2C_AddrCallback>
}
 80046c8:	e007      	b.n	80046da <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	2208      	movs	r2, #8
 80046d0:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 80046da:	bf00      	nop
 80046dc:	3710      	adds	r7, #16
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}

080046e2 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80046e2:	b580      	push	{r7, lr}
 80046e4:	b082      	sub	sp, #8
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	2b21      	cmp	r3, #33	@ 0x21
 80046fc:	d115      	bne.n	800472a <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2220      	movs	r2, #32
 8004702:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2211      	movs	r2, #17
 800470a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004712:	2101      	movs	r1, #1
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f000 fdc5 	bl	80052a4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f7fb ff9a 	bl	800065c <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004728:	e014      	b.n	8004754 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2220      	movs	r2, #32
 800472e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2212      	movs	r2, #18
 8004736:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2200      	movs	r2, #0
 800473c:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800473e:	2102      	movs	r1, #2
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	f000 fdaf 	bl	80052a4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2200      	movs	r2, #0
 800474a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800474e:	6878      	ldr	r0, [r7, #4]
 8004750:	f7fb ffdc 	bl	800070c <HAL_I2C_MasterRxCpltCallback>
}
 8004754:	bf00      	nop
 8004756:	3708      	adds	r7, #8
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	0b9b      	lsrs	r3, r3, #14
 8004778:	f003 0301 	and.w	r3, r3, #1
 800477c:	2b00      	cmp	r3, #0
 800477e:	d008      	beq.n	8004792 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800478e:	601a      	str	r2, [r3, #0]
 8004790:	e00d      	b.n	80047ae <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	0bdb      	lsrs	r3, r3, #15
 8004796:	f003 0301 	and.w	r3, r3, #1
 800479a:	2b00      	cmp	r3, #0
 800479c:	d007      	beq.n	80047ae <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80047ac:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	2b29      	cmp	r3, #41	@ 0x29
 80047b8:	d112      	bne.n	80047e0 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2228      	movs	r2, #40	@ 0x28
 80047be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2221      	movs	r2, #33	@ 0x21
 80047c6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80047c8:	2101      	movs	r1, #1
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f000 fd6a 	bl	80052a4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2200      	movs	r2, #0
 80047d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	f7ff f978 	bl	8003ace <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80047de:	e017      	b.n	8004810 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80047ea:	d111      	bne.n	8004810 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2228      	movs	r2, #40	@ 0x28
 80047f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2222      	movs	r2, #34	@ 0x22
 80047f8:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80047fa:	2102      	movs	r1, #2
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f000 fd51 	bl	80052a4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f7ff f969 	bl	8003ae2 <HAL_I2C_SlaveRxCpltCallback>
}
 8004810:	bf00      	nop
 8004812:	3710      	adds	r7, #16
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}

08004818 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b086      	sub	sp, #24
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	2220      	movs	r2, #32
 800482c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004834:	b2db      	uxtb	r3, r3
 8004836:	2b21      	cmp	r3, #33	@ 0x21
 8004838:	d107      	bne.n	800484a <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800483a:	2101      	movs	r1, #1
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f000 fd31 	bl	80052a4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2211      	movs	r2, #17
 8004846:	631a      	str	r2, [r3, #48]	@ 0x30
 8004848:	e00c      	b.n	8004864 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b22      	cmp	r3, #34	@ 0x22
 8004854:	d106      	bne.n	8004864 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004856:	2102      	movs	r1, #2
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f000 fd23 	bl	80052a4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2212      	movs	r2, #18
 8004862:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	6859      	ldr	r1, [r3, #4]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	4b4d      	ldr	r3, [pc, #308]	@ (80049a4 <I2C_ITMasterCplt+0x18c>)
 8004870:	400b      	ands	r3, r1
 8004872:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a4a      	ldr	r2, [pc, #296]	@ (80049a8 <I2C_ITMasterCplt+0x190>)
 800487e:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	091b      	lsrs	r3, r3, #4
 8004884:	f003 0301 	and.w	r3, r3, #1
 8004888:	2b00      	cmp	r3, #0
 800488a:	d009      	beq.n	80048a0 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2210      	movs	r2, #16
 8004892:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004898:	f043 0204 	orr.w	r2, r3, #4
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	2b60      	cmp	r3, #96	@ 0x60
 80048aa:	d10b      	bne.n	80048c4 <I2C_ITMasterCplt+0xac>
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	089b      	lsrs	r3, r3, #2
 80048b0:	f003 0301 	and.w	r3, r3, #1
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d005      	beq.n	80048c4 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048be:	b2db      	uxtb	r3, r3
 80048c0:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 80048c2:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f000 fb48 	bl	8004f5a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ce:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048d6:	b2db      	uxtb	r3, r3
 80048d8:	2b60      	cmp	r3, #96	@ 0x60
 80048da:	d002      	beq.n	80048e2 <I2C_ITMasterCplt+0xca>
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d006      	beq.n	80048f0 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048e6:	4619      	mov	r1, r3
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f000 fa1f 	bl	8004d2c <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80048ee:	e054      	b.n	800499a <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048f6:	b2db      	uxtb	r3, r3
 80048f8:	2b21      	cmp	r3, #33	@ 0x21
 80048fa:	d124      	bne.n	8004946 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2220      	movs	r2, #32
 8004900:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004910:	b2db      	uxtb	r3, r3
 8004912:	2b40      	cmp	r3, #64	@ 0x40
 8004914:	d10b      	bne.n	800492e <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f7ff f8fd 	bl	8003b26 <HAL_I2C_MemTxCpltCallback>
}
 800492c:	e035      	b.n	800499a <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2200      	movs	r2, #0
 800493a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f7fb fe8c 	bl	800065c <HAL_I2C_MasterTxCpltCallback>
}
 8004944:	e029      	b.n	800499a <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800494c:	b2db      	uxtb	r3, r3
 800494e:	2b22      	cmp	r3, #34	@ 0x22
 8004950:	d123      	bne.n	800499a <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2220      	movs	r2, #32
 8004956:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2200      	movs	r2, #0
 800495e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004966:	b2db      	uxtb	r3, r3
 8004968:	2b40      	cmp	r3, #64	@ 0x40
 800496a:	d10b      	bne.n	8004984 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2200      	movs	r2, #0
 8004978:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	f7ff f8dc 	bl	8003b3a <HAL_I2C_MemRxCpltCallback>
}
 8004982:	e00a      	b.n	800499a <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2200      	movs	r2, #0
 8004990:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004994:	6878      	ldr	r0, [r7, #4]
 8004996:	f7fb feb9 	bl	800070c <HAL_I2C_MasterRxCpltCallback>
}
 800499a:	bf00      	nop
 800499c:	3718      	adds	r7, #24
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	fe00e800 	.word	0xfe00e800
 80049a8:	ffff0000 	.word	0xffff0000

080049ac <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b086      	sub	sp, #24
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049c6:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049ce:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2220      	movs	r2, #32
 80049d6:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80049d8:	7afb      	ldrb	r3, [r7, #11]
 80049da:	2b21      	cmp	r3, #33	@ 0x21
 80049dc:	d002      	beq.n	80049e4 <I2C_ITSlaveCplt+0x38>
 80049de:	7afb      	ldrb	r3, [r7, #11]
 80049e0:	2b29      	cmp	r3, #41	@ 0x29
 80049e2:	d108      	bne.n	80049f6 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80049e4:	f248 0101 	movw	r1, #32769	@ 0x8001
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f000 fc5b 	bl	80052a4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2221      	movs	r2, #33	@ 0x21
 80049f2:	631a      	str	r2, [r3, #48]	@ 0x30
 80049f4:	e019      	b.n	8004a2a <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80049f6:	7afb      	ldrb	r3, [r7, #11]
 80049f8:	2b22      	cmp	r3, #34	@ 0x22
 80049fa:	d002      	beq.n	8004a02 <I2C_ITSlaveCplt+0x56>
 80049fc:	7afb      	ldrb	r3, [r7, #11]
 80049fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a00:	d108      	bne.n	8004a14 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004a02:	f248 0102 	movw	r1, #32770	@ 0x8002
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f000 fc4c 	bl	80052a4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2222      	movs	r2, #34	@ 0x22
 8004a10:	631a      	str	r2, [r3, #48]	@ 0x30
 8004a12:	e00a      	b.n	8004a2a <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004a14:	7afb      	ldrb	r3, [r7, #11]
 8004a16:	2b28      	cmp	r3, #40	@ 0x28
 8004a18:	d107      	bne.n	8004a2a <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8004a1a:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f000 fc40 	bl	80052a4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	685a      	ldr	r2, [r3, #4]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a38:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	6859      	ldr	r1, [r3, #4]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	4b8c      	ldr	r3, [pc, #560]	@ (8004c78 <I2C_ITSlaveCplt+0x2cc>)
 8004a46:	400b      	ands	r3, r1
 8004a48:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 fa85 	bl	8004f5a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	0b9b      	lsrs	r3, r3, #14
 8004a54:	f003 0301 	and.w	r3, r3, #1
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d013      	beq.n	8004a84 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	681a      	ldr	r2, [r3, #0]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004a6a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d020      	beq.n	8004ab6 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	b29a      	uxth	r2, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004a82:	e018      	b.n	8004ab6 <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	0bdb      	lsrs	r3, r3, #15
 8004a88:	f003 0301 	and.w	r3, r3, #1
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d012      	beq.n	8004ab6 <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004a9e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d006      	beq.n	8004ab6 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	b29a      	uxth	r2, r3
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	089b      	lsrs	r3, r3, #2
 8004aba:	f003 0301 	and.w	r3, r3, #1
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d020      	beq.n	8004b04 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	f023 0304 	bic.w	r3, r3, #4
 8004ac8:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad4:	b2d2      	uxtb	r2, r2
 8004ad6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004adc:	1c5a      	adds	r2, r3, #1
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d00c      	beq.n	8004b04 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004aee:	3b01      	subs	r3, #1
 8004af0:	b29a      	uxth	r2, r3
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004afa:	b29b      	uxth	r3, r3
 8004afc:	3b01      	subs	r3, #1
 8004afe:	b29a      	uxth	r2, r3
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d005      	beq.n	8004b1a <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b12:	f043 0204 	orr.w	r2, r3, #4
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	091b      	lsrs	r3, r3, #4
 8004b1e:	f003 0301 	and.w	r3, r3, #1
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d04a      	beq.n	8004bbc <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	091b      	lsrs	r3, r3, #4
 8004b2a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d044      	beq.n	8004bbc <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b36:	b29b      	uxth	r3, r3
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d128      	bne.n	8004b8e <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	2b28      	cmp	r3, #40	@ 0x28
 8004b46:	d108      	bne.n	8004b5a <I2C_ITSlaveCplt+0x1ae>
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004b4e:	d104      	bne.n	8004b5a <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004b50:	6979      	ldr	r1, [r7, #20]
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f000 f894 	bl	8004c80 <I2C_ITListenCplt>
 8004b58:	e030      	b.n	8004bbc <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	2b29      	cmp	r3, #41	@ 0x29
 8004b64:	d10e      	bne.n	8004b84 <I2C_ITSlaveCplt+0x1d8>
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b6c:	d00a      	beq.n	8004b84 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2210      	movs	r2, #16
 8004b74:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 f9ef 	bl	8004f5a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f7ff fded 	bl	800475c <I2C_ITSlaveSeqCplt>
 8004b82:	e01b      	b.n	8004bbc <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2210      	movs	r2, #16
 8004b8a:	61da      	str	r2, [r3, #28]
 8004b8c:	e016      	b.n	8004bbc <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2210      	movs	r2, #16
 8004b94:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b9a:	f043 0204 	orr.w	r2, r3, #4
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d003      	beq.n	8004bb0 <I2C_ITSlaveCplt+0x204>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004bae:	d105      	bne.n	8004bbc <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f000 f8b8 	bl	8004d2c <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d010      	beq.n	8004bf4 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bd6:	4619      	mov	r1, r3
 8004bd8:	6878      	ldr	r0, [r7, #4]
 8004bda:	f000 f8a7 	bl	8004d2c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	2b28      	cmp	r3, #40	@ 0x28
 8004be8:	d141      	bne.n	8004c6e <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004bea:	6979      	ldr	r1, [r7, #20]
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	f000 f847 	bl	8004c80 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004bf2:	e03c      	b.n	8004c6e <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bf8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004bfc:	d014      	beq.n	8004c28 <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f7ff fdac 	bl	800475c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	4a1d      	ldr	r2, [pc, #116]	@ (8004c7c <I2C_ITSlaveCplt+0x2d0>)
 8004c08:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2220      	movs	r2, #32
 8004c0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004c20:	6878      	ldr	r0, [r7, #4]
 8004c22:	f7fe ff76 	bl	8003b12 <HAL_I2C_ListenCpltCallback>
}
 8004c26:	e022      	b.n	8004c6e <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	2b22      	cmp	r3, #34	@ 0x22
 8004c32:	d10e      	bne.n	8004c52 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2220      	movs	r2, #32
 8004c38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f7fe ff49 	bl	8003ae2 <HAL_I2C_SlaveRxCpltCallback>
}
 8004c50:	e00d      	b.n	8004c6e <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2220      	movs	r2, #32
 8004c56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2200      	movs	r2, #0
 8004c64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f7fe ff30 	bl	8003ace <HAL_I2C_SlaveTxCpltCallback>
}
 8004c6e:	bf00      	nop
 8004c70:	3718      	adds	r7, #24
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	bf00      	nop
 8004c78:	fe00e800 	.word	0xfe00e800
 8004c7c:	ffff0000 	.word	0xffff0000

08004c80 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b082      	sub	sp, #8
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
 8004c88:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4a26      	ldr	r2, [pc, #152]	@ (8004d28 <I2C_ITListenCplt+0xa8>)
 8004c8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2220      	movs	r2, #32
 8004c9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	089b      	lsrs	r3, r3, #2
 8004cb0:	f003 0301 	and.w	r3, r3, #1
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d022      	beq.n	8004cfe <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc2:	b2d2      	uxtb	r2, r2
 8004cc4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cca:	1c5a      	adds	r2, r3, #1
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d012      	beq.n	8004cfe <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cdc:	3b01      	subs	r3, #1
 8004cde:	b29a      	uxth	r2, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	3b01      	subs	r3, #1
 8004cec:	b29a      	uxth	r2, r3
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cf6:	f043 0204 	orr.w	r2, r3, #4
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004cfe:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f000 face 	bl	80052a4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	2210      	movs	r2, #16
 8004d0e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004d18:	6878      	ldr	r0, [r7, #4]
 8004d1a:	f7fe fefa 	bl	8003b12 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004d1e:	bf00      	nop
 8004d20:	3708      	adds	r7, #8
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	ffff0000 	.word	0xffff0000

08004d2c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b084      	sub	sp, #16
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
 8004d34:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d3c:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a6d      	ldr	r2, [pc, #436]	@ (8004f00 <I2C_ITError+0x1d4>)
 8004d4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	431a      	orrs	r2, r3
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004d5e:	7bfb      	ldrb	r3, [r7, #15]
 8004d60:	2b28      	cmp	r3, #40	@ 0x28
 8004d62:	d005      	beq.n	8004d70 <I2C_ITError+0x44>
 8004d64:	7bfb      	ldrb	r3, [r7, #15]
 8004d66:	2b29      	cmp	r3, #41	@ 0x29
 8004d68:	d002      	beq.n	8004d70 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004d6a:	7bfb      	ldrb	r3, [r7, #15]
 8004d6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d6e:	d10b      	bne.n	8004d88 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004d70:	2103      	movs	r1, #3
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 fa96 	bl	80052a4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2228      	movs	r2, #40	@ 0x28
 8004d7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	4a60      	ldr	r2, [pc, #384]	@ (8004f04 <I2C_ITError+0x1d8>)
 8004d84:	635a      	str	r2, [r3, #52]	@ 0x34
 8004d86:	e030      	b.n	8004dea <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004d88:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f000 fa89 	bl	80052a4 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f000 f8e1 	bl	8004f5a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	2b60      	cmp	r3, #96	@ 0x60
 8004da2:	d01f      	beq.n	8004de4 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2220      	movs	r2, #32
 8004da8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	699b      	ldr	r3, [r3, #24]
 8004db2:	f003 0320 	and.w	r3, r3, #32
 8004db6:	2b20      	cmp	r3, #32
 8004db8:	d114      	bne.n	8004de4 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	699b      	ldr	r3, [r3, #24]
 8004dc0:	f003 0310 	and.w	r3, r3, #16
 8004dc4:	2b10      	cmp	r3, #16
 8004dc6:	d109      	bne.n	8004ddc <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2210      	movs	r2, #16
 8004dce:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dd4:	f043 0204 	orr.w	r2, r3, #4
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2220      	movs	r2, #32
 8004de2:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dee:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d039      	beq.n	8004e6c <I2C_ITError+0x140>
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	2b11      	cmp	r3, #17
 8004dfc:	d002      	beq.n	8004e04 <I2C_ITError+0xd8>
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	2b21      	cmp	r3, #33	@ 0x21
 8004e02:	d133      	bne.n	8004e6c <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e12:	d107      	bne.n	8004e24 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004e22:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f7fd ff1b 	bl	8002c64 <HAL_DMA_GetState>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d017      	beq.n	8004e64 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e38:	4a33      	ldr	r2, [pc, #204]	@ (8004f08 <I2C_ITError+0x1dc>)
 8004e3a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f7fd fdf5 	bl	8002a38 <HAL_DMA_Abort_IT>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d04d      	beq.n	8004ef0 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e5a:	687a      	ldr	r2, [r7, #4]
 8004e5c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004e5e:	4610      	mov	r0, r2
 8004e60:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004e62:	e045      	b.n	8004ef0 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f000 f851 	bl	8004f0c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004e6a:	e041      	b.n	8004ef0 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d039      	beq.n	8004ee8 <I2C_ITError+0x1bc>
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	2b12      	cmp	r3, #18
 8004e78:	d002      	beq.n	8004e80 <I2C_ITError+0x154>
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	2b22      	cmp	r3, #34	@ 0x22
 8004e7e:	d133      	bne.n	8004ee8 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e8e:	d107      	bne.n	8004ea0 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e9e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f7fd fedd 	bl	8002c64 <HAL_DMA_GetState>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d017      	beq.n	8004ee0 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eb4:	4a14      	ldr	r2, [pc, #80]	@ (8004f08 <I2C_ITError+0x1dc>)
 8004eb6:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f7fd fdb7 	bl	8002a38 <HAL_DMA_Abort_IT>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d011      	beq.n	8004ef4 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004eda:	4610      	mov	r0, r2
 8004edc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004ede:	e009      	b.n	8004ef4 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	f000 f813 	bl	8004f0c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004ee6:	e005      	b.n	8004ef4 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004ee8:	6878      	ldr	r0, [r7, #4]
 8004eea:	f000 f80f 	bl	8004f0c <I2C_TreatErrorCallback>
  }
}
 8004eee:	e002      	b.n	8004ef6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004ef0:	bf00      	nop
 8004ef2:	e000      	b.n	8004ef6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004ef4:	bf00      	nop
}
 8004ef6:	bf00      	nop
 8004ef8:	3710      	adds	r7, #16
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	ffff0000 	.word	0xffff0000
 8004f04:	08003dcb 	.word	0x08003dcb
 8004f08:	080050fd 	.word	0x080050fd

08004f0c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	2b60      	cmp	r3, #96	@ 0x60
 8004f1e:	d10e      	bne.n	8004f3e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2220      	movs	r2, #32
 8004f24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f7fe fe09 	bl	8003b4e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004f3c:	e009      	b.n	8004f52 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004f4c:	6878      	ldr	r0, [r7, #4]
 8004f4e:	f7fb fc57 	bl	8000800 <HAL_I2C_ErrorCallback>
}
 8004f52:	bf00      	nop
 8004f54:	3708      	adds	r7, #8
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}

08004f5a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004f5a:	b480      	push	{r7}
 8004f5c:	b083      	sub	sp, #12
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	699b      	ldr	r3, [r3, #24]
 8004f68:	f003 0302 	and.w	r3, r3, #2
 8004f6c:	2b02      	cmp	r3, #2
 8004f6e:	d103      	bne.n	8004f78 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2200      	movs	r2, #0
 8004f76:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	699b      	ldr	r3, [r3, #24]
 8004f7e:	f003 0301 	and.w	r3, r3, #1
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d007      	beq.n	8004f96 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	699a      	ldr	r2, [r3, #24]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f042 0201 	orr.w	r2, r2, #1
 8004f94:	619a      	str	r2, [r3, #24]
  }
}
 8004f96:	bf00      	nop
 8004f98:	370c      	adds	r7, #12
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr

08004fa2 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004fa2:	b580      	push	{r7, lr}
 8004fa4:	b084      	sub	sp, #16
 8004fa6:	af00      	add	r7, sp, #0
 8004fa8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fae:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004fbe:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d104      	bne.n	8004fd4 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004fca:	2120      	movs	r1, #32
 8004fcc:	68f8      	ldr	r0, [r7, #12]
 8004fce:	f000 f8e5 	bl	800519c <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8004fd2:	e02d      	b.n	8005030 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd8:	68fa      	ldr	r2, [r7, #12]
 8004fda:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8004fdc:	441a      	add	r2, r3
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fe6:	b29b      	uxth	r3, r3
 8004fe8:	2bff      	cmp	r3, #255	@ 0xff
 8004fea:	d903      	bls.n	8004ff4 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	22ff      	movs	r2, #255	@ 0xff
 8004ff0:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004ff2:	e004      	b.n	8004ffe <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ff8:	b29a      	uxth	r2, r3
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005006:	4619      	mov	r1, r3
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	3328      	adds	r3, #40	@ 0x28
 800500e:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8005014:	f7fd fc3c 	bl	8002890 <HAL_DMA_Start_IT>
 8005018:	4603      	mov	r3, r0
 800501a:	2b00      	cmp	r3, #0
 800501c:	d004      	beq.n	8005028 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800501e:	2110      	movs	r1, #16
 8005020:	68f8      	ldr	r0, [r7, #12]
 8005022:	f7ff fe83 	bl	8004d2c <I2C_ITError>
}
 8005026:	e003      	b.n	8005030 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8005028:	2140      	movs	r1, #64	@ 0x40
 800502a:	68f8      	ldr	r0, [r7, #12]
 800502c:	f000 f8b6 	bl	800519c <I2C_Enable_IRQ>
}
 8005030:	bf00      	nop
 8005032:	3710      	adds	r7, #16
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}

08005038 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b084      	sub	sp, #16
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005044:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005054:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800505a:	b29b      	uxth	r3, r3
 800505c:	2b00      	cmp	r3, #0
 800505e:	d104      	bne.n	800506a <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005060:	2120      	movs	r1, #32
 8005062:	68f8      	ldr	r0, [r7, #12]
 8005064:	f000 f89a 	bl	800519c <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8005068:	e02d      	b.n	80050c6 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800506e:	68fa      	ldr	r2, [r7, #12]
 8005070:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8005072:	441a      	add	r2, r3
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800507c:	b29b      	uxth	r3, r3
 800507e:	2bff      	cmp	r3, #255	@ 0xff
 8005080:	d903      	bls.n	800508a <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	22ff      	movs	r2, #255	@ 0xff
 8005086:	851a      	strh	r2, [r3, #40]	@ 0x28
 8005088:	e004      	b.n	8005094 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800508e:	b29a      	uxth	r2, r3
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	3324      	adds	r3, #36	@ 0x24
 800509e:	4619      	mov	r1, r3
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a4:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80050aa:	f7fd fbf1 	bl	8002890 <HAL_DMA_Start_IT>
 80050ae:	4603      	mov	r3, r0
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d004      	beq.n	80050be <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80050b4:	2110      	movs	r1, #16
 80050b6:	68f8      	ldr	r0, [r7, #12]
 80050b8:	f7ff fe38 	bl	8004d2c <I2C_ITError>
}
 80050bc:	e003      	b.n	80050c6 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80050be:	2140      	movs	r1, #64	@ 0x40
 80050c0:	68f8      	ldr	r0, [r7, #12]
 80050c2:	f000 f86b 	bl	800519c <I2C_Enable_IRQ>
}
 80050c6:	bf00      	nop
 80050c8:	3710      	adds	r7, #16
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}

080050ce <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80050ce:	b580      	push	{r7, lr}
 80050d0:	b084      	sub	sp, #16
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050da:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	685a      	ldr	r2, [r3, #4]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80050ea:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80050ec:	2110      	movs	r1, #16
 80050ee:	68f8      	ldr	r0, [r7, #12]
 80050f0:	f7ff fe1c 	bl	8004d2c <I2C_ITError>
}
 80050f4:	bf00      	nop
 80050f6:	3710      	adds	r7, #16
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}

080050fc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b084      	sub	sp, #16
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005108:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800510e:	2b00      	cmp	r3, #0
 8005110:	d003      	beq.n	800511a <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005116:	2200      	movs	r2, #0
 8005118:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800511e:	2b00      	cmp	r3, #0
 8005120:	d003      	beq.n	800512a <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005126:	2200      	movs	r2, #0
 8005128:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800512a:	68f8      	ldr	r0, [r7, #12]
 800512c:	f7ff feee 	bl	8004f0c <I2C_TreatErrorCallback>
}
 8005130:	bf00      	nop
 8005132:	3710      	adds	r7, #16
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}

08005138 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005138:	b480      	push	{r7}
 800513a:	b087      	sub	sp, #28
 800513c:	af00      	add	r7, sp, #0
 800513e:	60f8      	str	r0, [r7, #12]
 8005140:	607b      	str	r3, [r7, #4]
 8005142:	460b      	mov	r3, r1
 8005144:	817b      	strh	r3, [r7, #10]
 8005146:	4613      	mov	r3, r2
 8005148:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800514a:	897b      	ldrh	r3, [r7, #10]
 800514c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005150:	7a7b      	ldrb	r3, [r7, #9]
 8005152:	041b      	lsls	r3, r3, #16
 8005154:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005158:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800515e:	6a3b      	ldr	r3, [r7, #32]
 8005160:	4313      	orrs	r3, r2
 8005162:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005166:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	685a      	ldr	r2, [r3, #4]
 800516e:	6a3b      	ldr	r3, [r7, #32]
 8005170:	0d5b      	lsrs	r3, r3, #21
 8005172:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005176:	4b08      	ldr	r3, [pc, #32]	@ (8005198 <I2C_TransferConfig+0x60>)
 8005178:	430b      	orrs	r3, r1
 800517a:	43db      	mvns	r3, r3
 800517c:	ea02 0103 	and.w	r1, r2, r3
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	697a      	ldr	r2, [r7, #20]
 8005186:	430a      	orrs	r2, r1
 8005188:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800518a:	bf00      	nop
 800518c:	371c      	adds	r7, #28
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr
 8005196:	bf00      	nop
 8005198:	03ff63ff 	.word	0x03ff63ff

0800519c <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800519c:	b480      	push	{r7}
 800519e:	b085      	sub	sp, #20
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
 80051a4:	460b      	mov	r3, r1
 80051a6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80051a8:	2300      	movs	r3, #0
 80051aa:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051b0:	4a39      	ldr	r2, [pc, #228]	@ (8005298 <I2C_Enable_IRQ+0xfc>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d032      	beq.n	800521c <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80051ba:	4a38      	ldr	r2, [pc, #224]	@ (800529c <I2C_Enable_IRQ+0x100>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d02d      	beq.n	800521c <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80051c4:	4a36      	ldr	r2, [pc, #216]	@ (80052a0 <I2C_Enable_IRQ+0x104>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d028      	beq.n	800521c <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80051ca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	da03      	bge.n	80051da <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80051d8:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80051da:	887b      	ldrh	r3, [r7, #2]
 80051dc:	f003 0301 	and.w	r3, r3, #1
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d003      	beq.n	80051ec <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 80051ea:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80051ec:	887b      	ldrh	r3, [r7, #2]
 80051ee:	f003 0302 	and.w	r3, r3, #2
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d003      	beq.n	80051fe <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 80051fc:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80051fe:	887b      	ldrh	r3, [r7, #2]
 8005200:	2b10      	cmp	r3, #16
 8005202:	d103      	bne.n	800520c <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800520a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800520c:	887b      	ldrh	r3, [r7, #2]
 800520e:	2b20      	cmp	r3, #32
 8005210:	d133      	bne.n	800527a <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	f043 0320 	orr.w	r3, r3, #32
 8005218:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800521a:	e02e      	b.n	800527a <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800521c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005220:	2b00      	cmp	r3, #0
 8005222:	da03      	bge.n	800522c <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800522a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800522c:	887b      	ldrh	r3, [r7, #2]
 800522e:	f003 0301 	and.w	r3, r3, #1
 8005232:	2b00      	cmp	r3, #0
 8005234:	d003      	beq.n	800523e <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800523c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800523e:	887b      	ldrh	r3, [r7, #2]
 8005240:	f003 0302 	and.w	r3, r3, #2
 8005244:	2b00      	cmp	r3, #0
 8005246:	d003      	beq.n	8005250 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800524e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005250:	887b      	ldrh	r3, [r7, #2]
 8005252:	2b10      	cmp	r3, #16
 8005254:	d103      	bne.n	800525e <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800525c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800525e:	887b      	ldrh	r3, [r7, #2]
 8005260:	2b20      	cmp	r3, #32
 8005262:	d103      	bne.n	800526c <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800526a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800526c:	887b      	ldrh	r3, [r7, #2]
 800526e:	2b40      	cmp	r3, #64	@ 0x40
 8005270:	d103      	bne.n	800527a <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005278:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	6819      	ldr	r1, [r3, #0]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	68fa      	ldr	r2, [r7, #12]
 8005286:	430a      	orrs	r2, r1
 8005288:	601a      	str	r2, [r3, #0]
}
 800528a:	bf00      	nop
 800528c:	3714      	adds	r7, #20
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr
 8005296:	bf00      	nop
 8005298:	08003fd3 	.word	0x08003fd3
 800529c:	08004419 	.word	0x08004419
 80052a0:	080041b9 	.word	0x080041b9

080052a4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b085      	sub	sp, #20
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
 80052ac:	460b      	mov	r3, r1
 80052ae:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80052b0:	2300      	movs	r3, #0
 80052b2:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80052b4:	887b      	ldrh	r3, [r7, #2]
 80052b6:	f003 0301 	and.w	r3, r3, #1
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d00f      	beq.n	80052de <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 80052c4:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80052d2:	2b28      	cmp	r3, #40	@ 0x28
 80052d4:	d003      	beq.n	80052de <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80052dc:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80052de:	887b      	ldrh	r3, [r7, #2]
 80052e0:	f003 0302 	and.w	r3, r3, #2
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00f      	beq.n	8005308 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 80052ee:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80052fc:	2b28      	cmp	r3, #40	@ 0x28
 80052fe:	d003      	beq.n	8005308 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8005306:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005308:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800530c:	2b00      	cmp	r3, #0
 800530e:	da03      	bge.n	8005318 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8005316:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005318:	887b      	ldrh	r3, [r7, #2]
 800531a:	2b10      	cmp	r3, #16
 800531c:	d103      	bne.n	8005326 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8005324:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005326:	887b      	ldrh	r3, [r7, #2]
 8005328:	2b20      	cmp	r3, #32
 800532a:	d103      	bne.n	8005334 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f043 0320 	orr.w	r3, r3, #32
 8005332:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005334:	887b      	ldrh	r3, [r7, #2]
 8005336:	2b40      	cmp	r3, #64	@ 0x40
 8005338:	d103      	bne.n	8005342 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005340:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	6819      	ldr	r1, [r3, #0]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	43da      	mvns	r2, r3
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	400a      	ands	r2, r1
 8005352:	601a      	str	r2, [r3, #0]
}
 8005354:	bf00      	nop
 8005356:	3714      	adds	r7, #20
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005360:	b480      	push	{r7}
 8005362:	b083      	sub	sp, #12
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005370:	b2db      	uxtb	r3, r3
 8005372:	2b20      	cmp	r3, #32
 8005374:	d138      	bne.n	80053e8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800537c:	2b01      	cmp	r3, #1
 800537e:	d101      	bne.n	8005384 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005380:	2302      	movs	r3, #2
 8005382:	e032      	b.n	80053ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2201      	movs	r2, #1
 8005388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2224      	movs	r2, #36	@ 0x24
 8005390:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f022 0201 	bic.w	r2, r2, #1
 80053a2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80053b2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	6819      	ldr	r1, [r3, #0]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	683a      	ldr	r2, [r7, #0]
 80053c0:	430a      	orrs	r2, r1
 80053c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f042 0201 	orr.w	r2, r2, #1
 80053d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2220      	movs	r2, #32
 80053d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80053e4:	2300      	movs	r3, #0
 80053e6:	e000      	b.n	80053ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80053e8:	2302      	movs	r3, #2
  }
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	370c      	adds	r7, #12
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr

080053f6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80053f6:	b480      	push	{r7}
 80053f8:	b085      	sub	sp, #20
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	6078      	str	r0, [r7, #4]
 80053fe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005406:	b2db      	uxtb	r3, r3
 8005408:	2b20      	cmp	r3, #32
 800540a:	d139      	bne.n	8005480 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005412:	2b01      	cmp	r3, #1
 8005414:	d101      	bne.n	800541a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005416:	2302      	movs	r3, #2
 8005418:	e033      	b.n	8005482 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2201      	movs	r2, #1
 800541e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2224      	movs	r2, #36	@ 0x24
 8005426:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f022 0201 	bic.w	r2, r2, #1
 8005438:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005448:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	021b      	lsls	r3, r3, #8
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	4313      	orrs	r3, r2
 8005452:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68fa      	ldr	r2, [r7, #12]
 800545a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f042 0201 	orr.w	r2, r2, #1
 800546a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2220      	movs	r2, #32
 8005470:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800547c:	2300      	movs	r3, #0
 800547e:	e000      	b.n	8005482 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005480:	2302      	movs	r3, #2
  }
}
 8005482:	4618      	mov	r0, r3
 8005484:	3714      	adds	r7, #20
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr
	...

08005490 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005490:	b480      	push	{r7}
 8005492:	b085      	sub	sp, #20
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d141      	bne.n	8005522 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800549e:	4b4b      	ldr	r3, [pc, #300]	@ (80055cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80054a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054aa:	d131      	bne.n	8005510 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80054ac:	4b47      	ldr	r3, [pc, #284]	@ (80055cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054b2:	4a46      	ldr	r2, [pc, #280]	@ (80055cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80054bc:	4b43      	ldr	r3, [pc, #268]	@ (80055cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80054c4:	4a41      	ldr	r2, [pc, #260]	@ (80055cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80054ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80054cc:	4b40      	ldr	r3, [pc, #256]	@ (80055d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	2232      	movs	r2, #50	@ 0x32
 80054d2:	fb02 f303 	mul.w	r3, r2, r3
 80054d6:	4a3f      	ldr	r2, [pc, #252]	@ (80055d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80054d8:	fba2 2303 	umull	r2, r3, r2, r3
 80054dc:	0c9b      	lsrs	r3, r3, #18
 80054de:	3301      	adds	r3, #1
 80054e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80054e2:	e002      	b.n	80054ea <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	3b01      	subs	r3, #1
 80054e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80054ea:	4b38      	ldr	r3, [pc, #224]	@ (80055cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054ec:	695b      	ldr	r3, [r3, #20]
 80054ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054f6:	d102      	bne.n	80054fe <HAL_PWREx_ControlVoltageScaling+0x6e>
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d1f2      	bne.n	80054e4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80054fe:	4b33      	ldr	r3, [pc, #204]	@ (80055cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005500:	695b      	ldr	r3, [r3, #20]
 8005502:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005506:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800550a:	d158      	bne.n	80055be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800550c:	2303      	movs	r3, #3
 800550e:	e057      	b.n	80055c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005510:	4b2e      	ldr	r3, [pc, #184]	@ (80055cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005512:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005516:	4a2d      	ldr	r2, [pc, #180]	@ (80055cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005518:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800551c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005520:	e04d      	b.n	80055be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005528:	d141      	bne.n	80055ae <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800552a:	4b28      	ldr	r3, [pc, #160]	@ (80055cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005532:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005536:	d131      	bne.n	800559c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005538:	4b24      	ldr	r3, [pc, #144]	@ (80055cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800553a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800553e:	4a23      	ldr	r2, [pc, #140]	@ (80055cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005540:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005544:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005548:	4b20      	ldr	r3, [pc, #128]	@ (80055cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005550:	4a1e      	ldr	r2, [pc, #120]	@ (80055cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005552:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005556:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005558:	4b1d      	ldr	r3, [pc, #116]	@ (80055d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	2232      	movs	r2, #50	@ 0x32
 800555e:	fb02 f303 	mul.w	r3, r2, r3
 8005562:	4a1c      	ldr	r2, [pc, #112]	@ (80055d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005564:	fba2 2303 	umull	r2, r3, r2, r3
 8005568:	0c9b      	lsrs	r3, r3, #18
 800556a:	3301      	adds	r3, #1
 800556c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800556e:	e002      	b.n	8005576 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	3b01      	subs	r3, #1
 8005574:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005576:	4b15      	ldr	r3, [pc, #84]	@ (80055cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005578:	695b      	ldr	r3, [r3, #20]
 800557a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800557e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005582:	d102      	bne.n	800558a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1f2      	bne.n	8005570 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800558a:	4b10      	ldr	r3, [pc, #64]	@ (80055cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800558c:	695b      	ldr	r3, [r3, #20]
 800558e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005592:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005596:	d112      	bne.n	80055be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005598:	2303      	movs	r3, #3
 800559a:	e011      	b.n	80055c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800559c:	4b0b      	ldr	r3, [pc, #44]	@ (80055cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800559e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055a2:	4a0a      	ldr	r2, [pc, #40]	@ (80055cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80055ac:	e007      	b.n	80055be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80055ae:	4b07      	ldr	r3, [pc, #28]	@ (80055cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80055b6:	4a05      	ldr	r2, [pc, #20]	@ (80055cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055b8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80055bc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80055be:	2300      	movs	r3, #0
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3714      	adds	r7, #20
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr
 80055cc:	40007000 	.word	0x40007000
 80055d0:	200000c0 	.word	0x200000c0
 80055d4:	431bde83 	.word	0x431bde83

080055d8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80055d8:	b480      	push	{r7}
 80055da:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80055dc:	4b05      	ldr	r3, [pc, #20]	@ (80055f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	4a04      	ldr	r2, [pc, #16]	@ (80055f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80055e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80055e6:	6093      	str	r3, [r2, #8]
}
 80055e8:	bf00      	nop
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr
 80055f2:	bf00      	nop
 80055f4:	40007000 	.word	0x40007000

080055f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b088      	sub	sp, #32
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d101      	bne.n	800560a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005606:	2301      	movs	r3, #1
 8005608:	e2fe      	b.n	8005c08 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f003 0301 	and.w	r3, r3, #1
 8005612:	2b00      	cmp	r3, #0
 8005614:	d075      	beq.n	8005702 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005616:	4b97      	ldr	r3, [pc, #604]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	f003 030c 	and.w	r3, r3, #12
 800561e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005620:	4b94      	ldr	r3, [pc, #592]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 8005622:	68db      	ldr	r3, [r3, #12]
 8005624:	f003 0303 	and.w	r3, r3, #3
 8005628:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800562a:	69bb      	ldr	r3, [r7, #24]
 800562c:	2b0c      	cmp	r3, #12
 800562e:	d102      	bne.n	8005636 <HAL_RCC_OscConfig+0x3e>
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	2b03      	cmp	r3, #3
 8005634:	d002      	beq.n	800563c <HAL_RCC_OscConfig+0x44>
 8005636:	69bb      	ldr	r3, [r7, #24]
 8005638:	2b08      	cmp	r3, #8
 800563a:	d10b      	bne.n	8005654 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800563c:	4b8d      	ldr	r3, [pc, #564]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005644:	2b00      	cmp	r3, #0
 8005646:	d05b      	beq.n	8005700 <HAL_RCC_OscConfig+0x108>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d157      	bne.n	8005700 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	e2d9      	b.n	8005c08 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800565c:	d106      	bne.n	800566c <HAL_RCC_OscConfig+0x74>
 800565e:	4b85      	ldr	r3, [pc, #532]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a84      	ldr	r2, [pc, #528]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 8005664:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005668:	6013      	str	r3, [r2, #0]
 800566a:	e01d      	b.n	80056a8 <HAL_RCC_OscConfig+0xb0>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005674:	d10c      	bne.n	8005690 <HAL_RCC_OscConfig+0x98>
 8005676:	4b7f      	ldr	r3, [pc, #508]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a7e      	ldr	r2, [pc, #504]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 800567c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005680:	6013      	str	r3, [r2, #0]
 8005682:	4b7c      	ldr	r3, [pc, #496]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a7b      	ldr	r2, [pc, #492]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 8005688:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800568c:	6013      	str	r3, [r2, #0]
 800568e:	e00b      	b.n	80056a8 <HAL_RCC_OscConfig+0xb0>
 8005690:	4b78      	ldr	r3, [pc, #480]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a77      	ldr	r2, [pc, #476]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 8005696:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800569a:	6013      	str	r3, [r2, #0]
 800569c:	4b75      	ldr	r3, [pc, #468]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a74      	ldr	r2, [pc, #464]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 80056a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80056a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d013      	beq.n	80056d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056b0:	f7fc fc38 	bl	8001f24 <HAL_GetTick>
 80056b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056b6:	e008      	b.n	80056ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056b8:	f7fc fc34 	bl	8001f24 <HAL_GetTick>
 80056bc:	4602      	mov	r2, r0
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	2b64      	cmp	r3, #100	@ 0x64
 80056c4:	d901      	bls.n	80056ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	e29e      	b.n	8005c08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056ca:	4b6a      	ldr	r3, [pc, #424]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d0f0      	beq.n	80056b8 <HAL_RCC_OscConfig+0xc0>
 80056d6:	e014      	b.n	8005702 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056d8:	f7fc fc24 	bl	8001f24 <HAL_GetTick>
 80056dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80056de:	e008      	b.n	80056f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056e0:	f7fc fc20 	bl	8001f24 <HAL_GetTick>
 80056e4:	4602      	mov	r2, r0
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	2b64      	cmp	r3, #100	@ 0x64
 80056ec:	d901      	bls.n	80056f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80056ee:	2303      	movs	r3, #3
 80056f0:	e28a      	b.n	8005c08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80056f2:	4b60      	ldr	r3, [pc, #384]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d1f0      	bne.n	80056e0 <HAL_RCC_OscConfig+0xe8>
 80056fe:	e000      	b.n	8005702 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005700:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f003 0302 	and.w	r3, r3, #2
 800570a:	2b00      	cmp	r3, #0
 800570c:	d075      	beq.n	80057fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800570e:	4b59      	ldr	r3, [pc, #356]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	f003 030c 	and.w	r3, r3, #12
 8005716:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005718:	4b56      	ldr	r3, [pc, #344]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	f003 0303 	and.w	r3, r3, #3
 8005720:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	2b0c      	cmp	r3, #12
 8005726:	d102      	bne.n	800572e <HAL_RCC_OscConfig+0x136>
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	2b02      	cmp	r3, #2
 800572c:	d002      	beq.n	8005734 <HAL_RCC_OscConfig+0x13c>
 800572e:	69bb      	ldr	r3, [r7, #24]
 8005730:	2b04      	cmp	r3, #4
 8005732:	d11f      	bne.n	8005774 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005734:	4b4f      	ldr	r3, [pc, #316]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800573c:	2b00      	cmp	r3, #0
 800573e:	d005      	beq.n	800574c <HAL_RCC_OscConfig+0x154>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	68db      	ldr	r3, [r3, #12]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d101      	bne.n	800574c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e25d      	b.n	8005c08 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800574c:	4b49      	ldr	r3, [pc, #292]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	691b      	ldr	r3, [r3, #16]
 8005758:	061b      	lsls	r3, r3, #24
 800575a:	4946      	ldr	r1, [pc, #280]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 800575c:	4313      	orrs	r3, r2
 800575e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005760:	4b45      	ldr	r3, [pc, #276]	@ (8005878 <HAL_RCC_OscConfig+0x280>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4618      	mov	r0, r3
 8005766:	f7fc fb91 	bl	8001e8c <HAL_InitTick>
 800576a:	4603      	mov	r3, r0
 800576c:	2b00      	cmp	r3, #0
 800576e:	d043      	beq.n	80057f8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005770:	2301      	movs	r3, #1
 8005772:	e249      	b.n	8005c08 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d023      	beq.n	80057c4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800577c:	4b3d      	ldr	r3, [pc, #244]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a3c      	ldr	r2, [pc, #240]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 8005782:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005786:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005788:	f7fc fbcc 	bl	8001f24 <HAL_GetTick>
 800578c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800578e:	e008      	b.n	80057a2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005790:	f7fc fbc8 	bl	8001f24 <HAL_GetTick>
 8005794:	4602      	mov	r2, r0
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	1ad3      	subs	r3, r2, r3
 800579a:	2b02      	cmp	r3, #2
 800579c:	d901      	bls.n	80057a2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800579e:	2303      	movs	r3, #3
 80057a0:	e232      	b.n	8005c08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80057a2:	4b34      	ldr	r3, [pc, #208]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d0f0      	beq.n	8005790 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057ae:	4b31      	ldr	r3, [pc, #196]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	691b      	ldr	r3, [r3, #16]
 80057ba:	061b      	lsls	r3, r3, #24
 80057bc:	492d      	ldr	r1, [pc, #180]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 80057be:	4313      	orrs	r3, r2
 80057c0:	604b      	str	r3, [r1, #4]
 80057c2:	e01a      	b.n	80057fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057c4:	4b2b      	ldr	r3, [pc, #172]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a2a      	ldr	r2, [pc, #168]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 80057ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057d0:	f7fc fba8 	bl	8001f24 <HAL_GetTick>
 80057d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80057d6:	e008      	b.n	80057ea <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057d8:	f7fc fba4 	bl	8001f24 <HAL_GetTick>
 80057dc:	4602      	mov	r2, r0
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	1ad3      	subs	r3, r2, r3
 80057e2:	2b02      	cmp	r3, #2
 80057e4:	d901      	bls.n	80057ea <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80057e6:	2303      	movs	r3, #3
 80057e8:	e20e      	b.n	8005c08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80057ea:	4b22      	ldr	r3, [pc, #136]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d1f0      	bne.n	80057d8 <HAL_RCC_OscConfig+0x1e0>
 80057f6:	e000      	b.n	80057fa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057f8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 0308 	and.w	r3, r3, #8
 8005802:	2b00      	cmp	r3, #0
 8005804:	d041      	beq.n	800588a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	695b      	ldr	r3, [r3, #20]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d01c      	beq.n	8005848 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800580e:	4b19      	ldr	r3, [pc, #100]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 8005810:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005814:	4a17      	ldr	r2, [pc, #92]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 8005816:	f043 0301 	orr.w	r3, r3, #1
 800581a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800581e:	f7fc fb81 	bl	8001f24 <HAL_GetTick>
 8005822:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005824:	e008      	b.n	8005838 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005826:	f7fc fb7d 	bl	8001f24 <HAL_GetTick>
 800582a:	4602      	mov	r2, r0
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	1ad3      	subs	r3, r2, r3
 8005830:	2b02      	cmp	r3, #2
 8005832:	d901      	bls.n	8005838 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005834:	2303      	movs	r3, #3
 8005836:	e1e7      	b.n	8005c08 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005838:	4b0e      	ldr	r3, [pc, #56]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 800583a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800583e:	f003 0302 	and.w	r3, r3, #2
 8005842:	2b00      	cmp	r3, #0
 8005844:	d0ef      	beq.n	8005826 <HAL_RCC_OscConfig+0x22e>
 8005846:	e020      	b.n	800588a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005848:	4b0a      	ldr	r3, [pc, #40]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 800584a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800584e:	4a09      	ldr	r2, [pc, #36]	@ (8005874 <HAL_RCC_OscConfig+0x27c>)
 8005850:	f023 0301 	bic.w	r3, r3, #1
 8005854:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005858:	f7fc fb64 	bl	8001f24 <HAL_GetTick>
 800585c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800585e:	e00d      	b.n	800587c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005860:	f7fc fb60 	bl	8001f24 <HAL_GetTick>
 8005864:	4602      	mov	r2, r0
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	1ad3      	subs	r3, r2, r3
 800586a:	2b02      	cmp	r3, #2
 800586c:	d906      	bls.n	800587c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800586e:	2303      	movs	r3, #3
 8005870:	e1ca      	b.n	8005c08 <HAL_RCC_OscConfig+0x610>
 8005872:	bf00      	nop
 8005874:	40021000 	.word	0x40021000
 8005878:	200000c4 	.word	0x200000c4
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800587c:	4b8c      	ldr	r3, [pc, #560]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 800587e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005882:	f003 0302 	and.w	r3, r3, #2
 8005886:	2b00      	cmp	r3, #0
 8005888:	d1ea      	bne.n	8005860 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 0304 	and.w	r3, r3, #4
 8005892:	2b00      	cmp	r3, #0
 8005894:	f000 80a6 	beq.w	80059e4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005898:	2300      	movs	r3, #0
 800589a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800589c:	4b84      	ldr	r3, [pc, #528]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 800589e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d101      	bne.n	80058ac <HAL_RCC_OscConfig+0x2b4>
 80058a8:	2301      	movs	r3, #1
 80058aa:	e000      	b.n	80058ae <HAL_RCC_OscConfig+0x2b6>
 80058ac:	2300      	movs	r3, #0
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d00d      	beq.n	80058ce <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058b2:	4b7f      	ldr	r3, [pc, #508]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 80058b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058b6:	4a7e      	ldr	r2, [pc, #504]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 80058b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80058be:	4b7c      	ldr	r3, [pc, #496]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 80058c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058c6:	60fb      	str	r3, [r7, #12]
 80058c8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80058ca:	2301      	movs	r3, #1
 80058cc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058ce:	4b79      	ldr	r3, [pc, #484]	@ (8005ab4 <HAL_RCC_OscConfig+0x4bc>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d118      	bne.n	800590c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058da:	4b76      	ldr	r3, [pc, #472]	@ (8005ab4 <HAL_RCC_OscConfig+0x4bc>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a75      	ldr	r2, [pc, #468]	@ (8005ab4 <HAL_RCC_OscConfig+0x4bc>)
 80058e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058e6:	f7fc fb1d 	bl	8001f24 <HAL_GetTick>
 80058ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058ec:	e008      	b.n	8005900 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058ee:	f7fc fb19 	bl	8001f24 <HAL_GetTick>
 80058f2:	4602      	mov	r2, r0
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d901      	bls.n	8005900 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e183      	b.n	8005c08 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005900:	4b6c      	ldr	r3, [pc, #432]	@ (8005ab4 <HAL_RCC_OscConfig+0x4bc>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005908:	2b00      	cmp	r3, #0
 800590a:	d0f0      	beq.n	80058ee <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	2b01      	cmp	r3, #1
 8005912:	d108      	bne.n	8005926 <HAL_RCC_OscConfig+0x32e>
 8005914:	4b66      	ldr	r3, [pc, #408]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 8005916:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800591a:	4a65      	ldr	r2, [pc, #404]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 800591c:	f043 0301 	orr.w	r3, r3, #1
 8005920:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005924:	e024      	b.n	8005970 <HAL_RCC_OscConfig+0x378>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	2b05      	cmp	r3, #5
 800592c:	d110      	bne.n	8005950 <HAL_RCC_OscConfig+0x358>
 800592e:	4b60      	ldr	r3, [pc, #384]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 8005930:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005934:	4a5e      	ldr	r2, [pc, #376]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 8005936:	f043 0304 	orr.w	r3, r3, #4
 800593a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800593e:	4b5c      	ldr	r3, [pc, #368]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 8005940:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005944:	4a5a      	ldr	r2, [pc, #360]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 8005946:	f043 0301 	orr.w	r3, r3, #1
 800594a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800594e:	e00f      	b.n	8005970 <HAL_RCC_OscConfig+0x378>
 8005950:	4b57      	ldr	r3, [pc, #348]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 8005952:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005956:	4a56      	ldr	r2, [pc, #344]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 8005958:	f023 0301 	bic.w	r3, r3, #1
 800595c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005960:	4b53      	ldr	r3, [pc, #332]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 8005962:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005966:	4a52      	ldr	r2, [pc, #328]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 8005968:	f023 0304 	bic.w	r3, r3, #4
 800596c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d016      	beq.n	80059a6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005978:	f7fc fad4 	bl	8001f24 <HAL_GetTick>
 800597c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800597e:	e00a      	b.n	8005996 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005980:	f7fc fad0 	bl	8001f24 <HAL_GetTick>
 8005984:	4602      	mov	r2, r0
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800598e:	4293      	cmp	r3, r2
 8005990:	d901      	bls.n	8005996 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005992:	2303      	movs	r3, #3
 8005994:	e138      	b.n	8005c08 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005996:	4b46      	ldr	r3, [pc, #280]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 8005998:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800599c:	f003 0302 	and.w	r3, r3, #2
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d0ed      	beq.n	8005980 <HAL_RCC_OscConfig+0x388>
 80059a4:	e015      	b.n	80059d2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059a6:	f7fc fabd 	bl	8001f24 <HAL_GetTick>
 80059aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80059ac:	e00a      	b.n	80059c4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059ae:	f7fc fab9 	bl	8001f24 <HAL_GetTick>
 80059b2:	4602      	mov	r2, r0
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	1ad3      	subs	r3, r2, r3
 80059b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059bc:	4293      	cmp	r3, r2
 80059be:	d901      	bls.n	80059c4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80059c0:	2303      	movs	r3, #3
 80059c2:	e121      	b.n	8005c08 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80059c4:	4b3a      	ldr	r3, [pc, #232]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 80059c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059ca:	f003 0302 	and.w	r3, r3, #2
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d1ed      	bne.n	80059ae <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80059d2:	7ffb      	ldrb	r3, [r7, #31]
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d105      	bne.n	80059e4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059d8:	4b35      	ldr	r3, [pc, #212]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 80059da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059dc:	4a34      	ldr	r2, [pc, #208]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 80059de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059e2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f003 0320 	and.w	r3, r3, #32
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d03c      	beq.n	8005a6a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	699b      	ldr	r3, [r3, #24]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d01c      	beq.n	8005a32 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80059f8:	4b2d      	ldr	r3, [pc, #180]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 80059fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80059fe:	4a2c      	ldr	r2, [pc, #176]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 8005a00:	f043 0301 	orr.w	r3, r3, #1
 8005a04:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a08:	f7fc fa8c 	bl	8001f24 <HAL_GetTick>
 8005a0c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005a0e:	e008      	b.n	8005a22 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a10:	f7fc fa88 	bl	8001f24 <HAL_GetTick>
 8005a14:	4602      	mov	r2, r0
 8005a16:	693b      	ldr	r3, [r7, #16]
 8005a18:	1ad3      	subs	r3, r2, r3
 8005a1a:	2b02      	cmp	r3, #2
 8005a1c:	d901      	bls.n	8005a22 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005a1e:	2303      	movs	r3, #3
 8005a20:	e0f2      	b.n	8005c08 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005a22:	4b23      	ldr	r3, [pc, #140]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 8005a24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a28:	f003 0302 	and.w	r3, r3, #2
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d0ef      	beq.n	8005a10 <HAL_RCC_OscConfig+0x418>
 8005a30:	e01b      	b.n	8005a6a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005a32:	4b1f      	ldr	r3, [pc, #124]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 8005a34:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a38:	4a1d      	ldr	r2, [pc, #116]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 8005a3a:	f023 0301 	bic.w	r3, r3, #1
 8005a3e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a42:	f7fc fa6f 	bl	8001f24 <HAL_GetTick>
 8005a46:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005a48:	e008      	b.n	8005a5c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a4a:	f7fc fa6b 	bl	8001f24 <HAL_GetTick>
 8005a4e:	4602      	mov	r2, r0
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	1ad3      	subs	r3, r2, r3
 8005a54:	2b02      	cmp	r3, #2
 8005a56:	d901      	bls.n	8005a5c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005a58:	2303      	movs	r3, #3
 8005a5a:	e0d5      	b.n	8005c08 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005a5c:	4b14      	ldr	r3, [pc, #80]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 8005a5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a62:	f003 0302 	and.w	r3, r3, #2
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d1ef      	bne.n	8005a4a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	69db      	ldr	r3, [r3, #28]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	f000 80c9 	beq.w	8005c06 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a74:	4b0e      	ldr	r3, [pc, #56]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	f003 030c 	and.w	r3, r3, #12
 8005a7c:	2b0c      	cmp	r3, #12
 8005a7e:	f000 8083 	beq.w	8005b88 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	69db      	ldr	r3, [r3, #28]
 8005a86:	2b02      	cmp	r3, #2
 8005a88:	d15e      	bne.n	8005b48 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a8a:	4b09      	ldr	r3, [pc, #36]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a08      	ldr	r2, [pc, #32]	@ (8005ab0 <HAL_RCC_OscConfig+0x4b8>)
 8005a90:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a96:	f7fc fa45 	bl	8001f24 <HAL_GetTick>
 8005a9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a9c:	e00c      	b.n	8005ab8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a9e:	f7fc fa41 	bl	8001f24 <HAL_GetTick>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	1ad3      	subs	r3, r2, r3
 8005aa8:	2b02      	cmp	r3, #2
 8005aaa:	d905      	bls.n	8005ab8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005aac:	2303      	movs	r3, #3
 8005aae:	e0ab      	b.n	8005c08 <HAL_RCC_OscConfig+0x610>
 8005ab0:	40021000 	.word	0x40021000
 8005ab4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ab8:	4b55      	ldr	r3, [pc, #340]	@ (8005c10 <HAL_RCC_OscConfig+0x618>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d1ec      	bne.n	8005a9e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ac4:	4b52      	ldr	r3, [pc, #328]	@ (8005c10 <HAL_RCC_OscConfig+0x618>)
 8005ac6:	68da      	ldr	r2, [r3, #12]
 8005ac8:	4b52      	ldr	r3, [pc, #328]	@ (8005c14 <HAL_RCC_OscConfig+0x61c>)
 8005aca:	4013      	ands	r3, r2
 8005acc:	687a      	ldr	r2, [r7, #4]
 8005ace:	6a11      	ldr	r1, [r2, #32]
 8005ad0:	687a      	ldr	r2, [r7, #4]
 8005ad2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005ad4:	3a01      	subs	r2, #1
 8005ad6:	0112      	lsls	r2, r2, #4
 8005ad8:	4311      	orrs	r1, r2
 8005ada:	687a      	ldr	r2, [r7, #4]
 8005adc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005ade:	0212      	lsls	r2, r2, #8
 8005ae0:	4311      	orrs	r1, r2
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005ae6:	0852      	lsrs	r2, r2, #1
 8005ae8:	3a01      	subs	r2, #1
 8005aea:	0552      	lsls	r2, r2, #21
 8005aec:	4311      	orrs	r1, r2
 8005aee:	687a      	ldr	r2, [r7, #4]
 8005af0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005af2:	0852      	lsrs	r2, r2, #1
 8005af4:	3a01      	subs	r2, #1
 8005af6:	0652      	lsls	r2, r2, #25
 8005af8:	4311      	orrs	r1, r2
 8005afa:	687a      	ldr	r2, [r7, #4]
 8005afc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005afe:	06d2      	lsls	r2, r2, #27
 8005b00:	430a      	orrs	r2, r1
 8005b02:	4943      	ldr	r1, [pc, #268]	@ (8005c10 <HAL_RCC_OscConfig+0x618>)
 8005b04:	4313      	orrs	r3, r2
 8005b06:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b08:	4b41      	ldr	r3, [pc, #260]	@ (8005c10 <HAL_RCC_OscConfig+0x618>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a40      	ldr	r2, [pc, #256]	@ (8005c10 <HAL_RCC_OscConfig+0x618>)
 8005b0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005b12:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005b14:	4b3e      	ldr	r3, [pc, #248]	@ (8005c10 <HAL_RCC_OscConfig+0x618>)
 8005b16:	68db      	ldr	r3, [r3, #12]
 8005b18:	4a3d      	ldr	r2, [pc, #244]	@ (8005c10 <HAL_RCC_OscConfig+0x618>)
 8005b1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005b1e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b20:	f7fc fa00 	bl	8001f24 <HAL_GetTick>
 8005b24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b26:	e008      	b.n	8005b3a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b28:	f7fc f9fc 	bl	8001f24 <HAL_GetTick>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	1ad3      	subs	r3, r2, r3
 8005b32:	2b02      	cmp	r3, #2
 8005b34:	d901      	bls.n	8005b3a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005b36:	2303      	movs	r3, #3
 8005b38:	e066      	b.n	8005c08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b3a:	4b35      	ldr	r3, [pc, #212]	@ (8005c10 <HAL_RCC_OscConfig+0x618>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d0f0      	beq.n	8005b28 <HAL_RCC_OscConfig+0x530>
 8005b46:	e05e      	b.n	8005c06 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b48:	4b31      	ldr	r3, [pc, #196]	@ (8005c10 <HAL_RCC_OscConfig+0x618>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a30      	ldr	r2, [pc, #192]	@ (8005c10 <HAL_RCC_OscConfig+0x618>)
 8005b4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b54:	f7fc f9e6 	bl	8001f24 <HAL_GetTick>
 8005b58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b5a:	e008      	b.n	8005b6e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b5c:	f7fc f9e2 	bl	8001f24 <HAL_GetTick>
 8005b60:	4602      	mov	r2, r0
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	1ad3      	subs	r3, r2, r3
 8005b66:	2b02      	cmp	r3, #2
 8005b68:	d901      	bls.n	8005b6e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005b6a:	2303      	movs	r3, #3
 8005b6c:	e04c      	b.n	8005c08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b6e:	4b28      	ldr	r3, [pc, #160]	@ (8005c10 <HAL_RCC_OscConfig+0x618>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d1f0      	bne.n	8005b5c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005b7a:	4b25      	ldr	r3, [pc, #148]	@ (8005c10 <HAL_RCC_OscConfig+0x618>)
 8005b7c:	68da      	ldr	r2, [r3, #12]
 8005b7e:	4924      	ldr	r1, [pc, #144]	@ (8005c10 <HAL_RCC_OscConfig+0x618>)
 8005b80:	4b25      	ldr	r3, [pc, #148]	@ (8005c18 <HAL_RCC_OscConfig+0x620>)
 8005b82:	4013      	ands	r3, r2
 8005b84:	60cb      	str	r3, [r1, #12]
 8005b86:	e03e      	b.n	8005c06 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	69db      	ldr	r3, [r3, #28]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d101      	bne.n	8005b94 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	e039      	b.n	8005c08 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005b94:	4b1e      	ldr	r3, [pc, #120]	@ (8005c10 <HAL_RCC_OscConfig+0x618>)
 8005b96:	68db      	ldr	r3, [r3, #12]
 8005b98:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	f003 0203 	and.w	r2, r3, #3
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6a1b      	ldr	r3, [r3, #32]
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d12c      	bne.n	8005c02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bb2:	3b01      	subs	r3, #1
 8005bb4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bb6:	429a      	cmp	r2, r3
 8005bb8:	d123      	bne.n	8005c02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bc4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d11b      	bne.n	8005c02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d113      	bne.n	8005c02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005be4:	085b      	lsrs	r3, r3, #1
 8005be6:	3b01      	subs	r3, #1
 8005be8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005bea:	429a      	cmp	r2, r3
 8005bec:	d109      	bne.n	8005c02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bf8:	085b      	lsrs	r3, r3, #1
 8005bfa:	3b01      	subs	r3, #1
 8005bfc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005bfe:	429a      	cmp	r2, r3
 8005c00:	d001      	beq.n	8005c06 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	e000      	b.n	8005c08 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005c06:	2300      	movs	r3, #0
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3720      	adds	r7, #32
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bd80      	pop	{r7, pc}
 8005c10:	40021000 	.word	0x40021000
 8005c14:	019f800c 	.word	0x019f800c
 8005c18:	feeefffc 	.word	0xfeeefffc

08005c1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b086      	sub	sp, #24
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005c26:	2300      	movs	r3, #0
 8005c28:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d101      	bne.n	8005c34 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005c30:	2301      	movs	r3, #1
 8005c32:	e11e      	b.n	8005e72 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c34:	4b91      	ldr	r3, [pc, #580]	@ (8005e7c <HAL_RCC_ClockConfig+0x260>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f003 030f 	and.w	r3, r3, #15
 8005c3c:	683a      	ldr	r2, [r7, #0]
 8005c3e:	429a      	cmp	r2, r3
 8005c40:	d910      	bls.n	8005c64 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c42:	4b8e      	ldr	r3, [pc, #568]	@ (8005e7c <HAL_RCC_ClockConfig+0x260>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f023 020f 	bic.w	r2, r3, #15
 8005c4a:	498c      	ldr	r1, [pc, #560]	@ (8005e7c <HAL_RCC_ClockConfig+0x260>)
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c52:	4b8a      	ldr	r3, [pc, #552]	@ (8005e7c <HAL_RCC_ClockConfig+0x260>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 030f 	and.w	r3, r3, #15
 8005c5a:	683a      	ldr	r2, [r7, #0]
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	d001      	beq.n	8005c64 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	e106      	b.n	8005e72 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f003 0301 	and.w	r3, r3, #1
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d073      	beq.n	8005d58 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	2b03      	cmp	r3, #3
 8005c76:	d129      	bne.n	8005ccc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c78:	4b81      	ldr	r3, [pc, #516]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d101      	bne.n	8005c88 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005c84:	2301      	movs	r3, #1
 8005c86:	e0f4      	b.n	8005e72 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005c88:	f000 f99e 	bl	8005fc8 <RCC_GetSysClockFreqFromPLLSource>
 8005c8c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	4a7c      	ldr	r2, [pc, #496]	@ (8005e84 <HAL_RCC_ClockConfig+0x268>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d93f      	bls.n	8005d16 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005c96:	4b7a      	ldr	r3, [pc, #488]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d009      	beq.n	8005cb6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d033      	beq.n	8005d16 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d12f      	bne.n	8005d16 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005cb6:	4b72      	ldr	r3, [pc, #456]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005cbe:	4a70      	ldr	r2, [pc, #448]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005cc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005cc4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005cc6:	2380      	movs	r3, #128	@ 0x80
 8005cc8:	617b      	str	r3, [r7, #20]
 8005cca:	e024      	b.n	8005d16 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	2b02      	cmp	r3, #2
 8005cd2:	d107      	bne.n	8005ce4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005cd4:	4b6a      	ldr	r3, [pc, #424]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d109      	bne.n	8005cf4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e0c6      	b.n	8005e72 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ce4:	4b66      	ldr	r3, [pc, #408]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d101      	bne.n	8005cf4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	e0be      	b.n	8005e72 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005cf4:	f000 f8ce 	bl	8005e94 <HAL_RCC_GetSysClockFreq>
 8005cf8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	4a61      	ldr	r2, [pc, #388]	@ (8005e84 <HAL_RCC_ClockConfig+0x268>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d909      	bls.n	8005d16 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005d02:	4b5f      	ldr	r3, [pc, #380]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d0a:	4a5d      	ldr	r2, [pc, #372]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005d0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d10:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005d12:	2380      	movs	r3, #128	@ 0x80
 8005d14:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005d16:	4b5a      	ldr	r3, [pc, #360]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	f023 0203 	bic.w	r2, r3, #3
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	4957      	ldr	r1, [pc, #348]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005d24:	4313      	orrs	r3, r2
 8005d26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d28:	f7fc f8fc 	bl	8001f24 <HAL_GetTick>
 8005d2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d2e:	e00a      	b.n	8005d46 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d30:	f7fc f8f8 	bl	8001f24 <HAL_GetTick>
 8005d34:	4602      	mov	r2, r0
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	1ad3      	subs	r3, r2, r3
 8005d3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d901      	bls.n	8005d46 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005d42:	2303      	movs	r3, #3
 8005d44:	e095      	b.n	8005e72 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d46:	4b4e      	ldr	r3, [pc, #312]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	f003 020c 	and.w	r2, r3, #12
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	009b      	lsls	r3, r3, #2
 8005d54:	429a      	cmp	r2, r3
 8005d56:	d1eb      	bne.n	8005d30 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f003 0302 	and.w	r3, r3, #2
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d023      	beq.n	8005dac <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f003 0304 	and.w	r3, r3, #4
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d005      	beq.n	8005d7c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d70:	4b43      	ldr	r3, [pc, #268]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	4a42      	ldr	r2, [pc, #264]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005d76:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005d7a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f003 0308 	and.w	r3, r3, #8
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d007      	beq.n	8005d98 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005d88:	4b3d      	ldr	r3, [pc, #244]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005d90:	4a3b      	ldr	r2, [pc, #236]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005d92:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005d96:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d98:	4b39      	ldr	r3, [pc, #228]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	689b      	ldr	r3, [r3, #8]
 8005da4:	4936      	ldr	r1, [pc, #216]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005da6:	4313      	orrs	r3, r2
 8005da8:	608b      	str	r3, [r1, #8]
 8005daa:	e008      	b.n	8005dbe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005dac:	697b      	ldr	r3, [r7, #20]
 8005dae:	2b80      	cmp	r3, #128	@ 0x80
 8005db0:	d105      	bne.n	8005dbe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005db2:	4b33      	ldr	r3, [pc, #204]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	4a32      	ldr	r2, [pc, #200]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005db8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005dbc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005dbe:	4b2f      	ldr	r3, [pc, #188]	@ (8005e7c <HAL_RCC_ClockConfig+0x260>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f003 030f 	and.w	r3, r3, #15
 8005dc6:	683a      	ldr	r2, [r7, #0]
 8005dc8:	429a      	cmp	r2, r3
 8005dca:	d21d      	bcs.n	8005e08 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dcc:	4b2b      	ldr	r3, [pc, #172]	@ (8005e7c <HAL_RCC_ClockConfig+0x260>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f023 020f 	bic.w	r2, r3, #15
 8005dd4:	4929      	ldr	r1, [pc, #164]	@ (8005e7c <HAL_RCC_ClockConfig+0x260>)
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005ddc:	f7fc f8a2 	bl	8001f24 <HAL_GetTick>
 8005de0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005de2:	e00a      	b.n	8005dfa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005de4:	f7fc f89e 	bl	8001f24 <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d901      	bls.n	8005dfa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005df6:	2303      	movs	r3, #3
 8005df8:	e03b      	b.n	8005e72 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dfa:	4b20      	ldr	r3, [pc, #128]	@ (8005e7c <HAL_RCC_ClockConfig+0x260>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f003 030f 	and.w	r3, r3, #15
 8005e02:	683a      	ldr	r2, [r7, #0]
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d1ed      	bne.n	8005de4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f003 0304 	and.w	r3, r3, #4
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d008      	beq.n	8005e26 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e14:	4b1a      	ldr	r3, [pc, #104]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	68db      	ldr	r3, [r3, #12]
 8005e20:	4917      	ldr	r1, [pc, #92]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005e22:	4313      	orrs	r3, r2
 8005e24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f003 0308 	and.w	r3, r3, #8
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d009      	beq.n	8005e46 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e32:	4b13      	ldr	r3, [pc, #76]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	691b      	ldr	r3, [r3, #16]
 8005e3e:	00db      	lsls	r3, r3, #3
 8005e40:	490f      	ldr	r1, [pc, #60]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005e42:	4313      	orrs	r3, r2
 8005e44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005e46:	f000 f825 	bl	8005e94 <HAL_RCC_GetSysClockFreq>
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8005e80 <HAL_RCC_ClockConfig+0x264>)
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	091b      	lsrs	r3, r3, #4
 8005e52:	f003 030f 	and.w	r3, r3, #15
 8005e56:	490c      	ldr	r1, [pc, #48]	@ (8005e88 <HAL_RCC_ClockConfig+0x26c>)
 8005e58:	5ccb      	ldrb	r3, [r1, r3]
 8005e5a:	f003 031f 	and.w	r3, r3, #31
 8005e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8005e62:	4a0a      	ldr	r2, [pc, #40]	@ (8005e8c <HAL_RCC_ClockConfig+0x270>)
 8005e64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005e66:	4b0a      	ldr	r3, [pc, #40]	@ (8005e90 <HAL_RCC_ClockConfig+0x274>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f7fc f80e 	bl	8001e8c <HAL_InitTick>
 8005e70:	4603      	mov	r3, r0
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3718      	adds	r7, #24
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
 8005e7a:	bf00      	nop
 8005e7c:	40022000 	.word	0x40022000
 8005e80:	40021000 	.word	0x40021000
 8005e84:	04c4b400 	.word	0x04c4b400
 8005e88:	08007edc 	.word	0x08007edc
 8005e8c:	200000c0 	.word	0x200000c0
 8005e90:	200000c4 	.word	0x200000c4

08005e94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b087      	sub	sp, #28
 8005e98:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005e9a:	4b2c      	ldr	r3, [pc, #176]	@ (8005f4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e9c:	689b      	ldr	r3, [r3, #8]
 8005e9e:	f003 030c 	and.w	r3, r3, #12
 8005ea2:	2b04      	cmp	r3, #4
 8005ea4:	d102      	bne.n	8005eac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005ea6:	4b2a      	ldr	r3, [pc, #168]	@ (8005f50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005ea8:	613b      	str	r3, [r7, #16]
 8005eaa:	e047      	b.n	8005f3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005eac:	4b27      	ldr	r3, [pc, #156]	@ (8005f4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	f003 030c 	and.w	r3, r3, #12
 8005eb4:	2b08      	cmp	r3, #8
 8005eb6:	d102      	bne.n	8005ebe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005eb8:	4b26      	ldr	r3, [pc, #152]	@ (8005f54 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005eba:	613b      	str	r3, [r7, #16]
 8005ebc:	e03e      	b.n	8005f3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005ebe:	4b23      	ldr	r3, [pc, #140]	@ (8005f4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	f003 030c 	and.w	r3, r3, #12
 8005ec6:	2b0c      	cmp	r3, #12
 8005ec8:	d136      	bne.n	8005f38 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005eca:	4b20      	ldr	r3, [pc, #128]	@ (8005f4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005ecc:	68db      	ldr	r3, [r3, #12]
 8005ece:	f003 0303 	and.w	r3, r3, #3
 8005ed2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005ed4:	4b1d      	ldr	r3, [pc, #116]	@ (8005f4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	091b      	lsrs	r3, r3, #4
 8005eda:	f003 030f 	and.w	r3, r3, #15
 8005ede:	3301      	adds	r3, #1
 8005ee0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2b03      	cmp	r3, #3
 8005ee6:	d10c      	bne.n	8005f02 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005ee8:	4a1a      	ldr	r2, [pc, #104]	@ (8005f54 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ef0:	4a16      	ldr	r2, [pc, #88]	@ (8005f4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005ef2:	68d2      	ldr	r2, [r2, #12]
 8005ef4:	0a12      	lsrs	r2, r2, #8
 8005ef6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005efa:	fb02 f303 	mul.w	r3, r2, r3
 8005efe:	617b      	str	r3, [r7, #20]
      break;
 8005f00:	e00c      	b.n	8005f1c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005f02:	4a13      	ldr	r2, [pc, #76]	@ (8005f50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f0a:	4a10      	ldr	r2, [pc, #64]	@ (8005f4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005f0c:	68d2      	ldr	r2, [r2, #12]
 8005f0e:	0a12      	lsrs	r2, r2, #8
 8005f10:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005f14:	fb02 f303 	mul.w	r3, r2, r3
 8005f18:	617b      	str	r3, [r7, #20]
      break;
 8005f1a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8005f4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	0e5b      	lsrs	r3, r3, #25
 8005f22:	f003 0303 	and.w	r3, r3, #3
 8005f26:	3301      	adds	r3, #1
 8005f28:	005b      	lsls	r3, r3, #1
 8005f2a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005f2c:	697a      	ldr	r2, [r7, #20]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f34:	613b      	str	r3, [r7, #16]
 8005f36:	e001      	b.n	8005f3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005f3c:	693b      	ldr	r3, [r7, #16]
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	371c      	adds	r7, #28
 8005f42:	46bd      	mov	sp, r7
 8005f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f48:	4770      	bx	lr
 8005f4a:	bf00      	nop
 8005f4c:	40021000 	.word	0x40021000
 8005f50:	00f42400 	.word	0x00f42400
 8005f54:	007a1200 	.word	0x007a1200

08005f58 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f5c:	4b03      	ldr	r3, [pc, #12]	@ (8005f6c <HAL_RCC_GetHCLKFreq+0x14>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	46bd      	mov	sp, r7
 8005f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f68:	4770      	bx	lr
 8005f6a:	bf00      	nop
 8005f6c:	200000c0 	.word	0x200000c0

08005f70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005f74:	f7ff fff0 	bl	8005f58 <HAL_RCC_GetHCLKFreq>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	4b06      	ldr	r3, [pc, #24]	@ (8005f94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	0a1b      	lsrs	r3, r3, #8
 8005f80:	f003 0307 	and.w	r3, r3, #7
 8005f84:	4904      	ldr	r1, [pc, #16]	@ (8005f98 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005f86:	5ccb      	ldrb	r3, [r1, r3]
 8005f88:	f003 031f 	and.w	r3, r3, #31
 8005f8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	bd80      	pop	{r7, pc}
 8005f94:	40021000 	.word	0x40021000
 8005f98:	08007eec 	.word	0x08007eec

08005f9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005fa0:	f7ff ffda 	bl	8005f58 <HAL_RCC_GetHCLKFreq>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	4b06      	ldr	r3, [pc, #24]	@ (8005fc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	0adb      	lsrs	r3, r3, #11
 8005fac:	f003 0307 	and.w	r3, r3, #7
 8005fb0:	4904      	ldr	r1, [pc, #16]	@ (8005fc4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005fb2:	5ccb      	ldrb	r3, [r1, r3]
 8005fb4:	f003 031f 	and.w	r3, r3, #31
 8005fb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	bd80      	pop	{r7, pc}
 8005fc0:	40021000 	.word	0x40021000
 8005fc4:	08007eec 	.word	0x08007eec

08005fc8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b087      	sub	sp, #28
 8005fcc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005fce:	4b1e      	ldr	r3, [pc, #120]	@ (8006048 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005fd0:	68db      	ldr	r3, [r3, #12]
 8005fd2:	f003 0303 	and.w	r3, r3, #3
 8005fd6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005fd8:	4b1b      	ldr	r3, [pc, #108]	@ (8006048 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005fda:	68db      	ldr	r3, [r3, #12]
 8005fdc:	091b      	lsrs	r3, r3, #4
 8005fde:	f003 030f 	and.w	r3, r3, #15
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	2b03      	cmp	r3, #3
 8005fea:	d10c      	bne.n	8006006 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005fec:	4a17      	ldr	r2, [pc, #92]	@ (800604c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ff4:	4a14      	ldr	r2, [pc, #80]	@ (8006048 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005ff6:	68d2      	ldr	r2, [r2, #12]
 8005ff8:	0a12      	lsrs	r2, r2, #8
 8005ffa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005ffe:	fb02 f303 	mul.w	r3, r2, r3
 8006002:	617b      	str	r3, [r7, #20]
    break;
 8006004:	e00c      	b.n	8006020 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006006:	4a12      	ldr	r2, [pc, #72]	@ (8006050 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	fbb2 f3f3 	udiv	r3, r2, r3
 800600e:	4a0e      	ldr	r2, [pc, #56]	@ (8006048 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006010:	68d2      	ldr	r2, [r2, #12]
 8006012:	0a12      	lsrs	r2, r2, #8
 8006014:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006018:	fb02 f303 	mul.w	r3, r2, r3
 800601c:	617b      	str	r3, [r7, #20]
    break;
 800601e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006020:	4b09      	ldr	r3, [pc, #36]	@ (8006048 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006022:	68db      	ldr	r3, [r3, #12]
 8006024:	0e5b      	lsrs	r3, r3, #25
 8006026:	f003 0303 	and.w	r3, r3, #3
 800602a:	3301      	adds	r3, #1
 800602c:	005b      	lsls	r3, r3, #1
 800602e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006030:	697a      	ldr	r2, [r7, #20]
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	fbb2 f3f3 	udiv	r3, r2, r3
 8006038:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800603a:	687b      	ldr	r3, [r7, #4]
}
 800603c:	4618      	mov	r0, r3
 800603e:	371c      	adds	r7, #28
 8006040:	46bd      	mov	sp, r7
 8006042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006046:	4770      	bx	lr
 8006048:	40021000 	.word	0x40021000
 800604c:	007a1200 	.word	0x007a1200
 8006050:	00f42400 	.word	0x00f42400

08006054 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b086      	sub	sp, #24
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800605c:	2300      	movs	r3, #0
 800605e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006060:	2300      	movs	r3, #0
 8006062:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800606c:	2b00      	cmp	r3, #0
 800606e:	f000 8098 	beq.w	80061a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006072:	2300      	movs	r3, #0
 8006074:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006076:	4b43      	ldr	r3, [pc, #268]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800607a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800607e:	2b00      	cmp	r3, #0
 8006080:	d10d      	bne.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006082:	4b40      	ldr	r3, [pc, #256]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006086:	4a3f      	ldr	r2, [pc, #252]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006088:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800608c:	6593      	str	r3, [r2, #88]	@ 0x58
 800608e:	4b3d      	ldr	r3, [pc, #244]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006092:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006096:	60bb      	str	r3, [r7, #8]
 8006098:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800609a:	2301      	movs	r3, #1
 800609c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800609e:	4b3a      	ldr	r3, [pc, #232]	@ (8006188 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a39      	ldr	r2, [pc, #228]	@ (8006188 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80060a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060a8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80060aa:	f7fb ff3b 	bl	8001f24 <HAL_GetTick>
 80060ae:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80060b0:	e009      	b.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060b2:	f7fb ff37 	bl	8001f24 <HAL_GetTick>
 80060b6:	4602      	mov	r2, r0
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	1ad3      	subs	r3, r2, r3
 80060bc:	2b02      	cmp	r3, #2
 80060be:	d902      	bls.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80060c0:	2303      	movs	r3, #3
 80060c2:	74fb      	strb	r3, [r7, #19]
        break;
 80060c4:	e005      	b.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80060c6:	4b30      	ldr	r3, [pc, #192]	@ (8006188 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d0ef      	beq.n	80060b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80060d2:	7cfb      	ldrb	r3, [r7, #19]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d159      	bne.n	800618c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80060d8:	4b2a      	ldr	r3, [pc, #168]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060e2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d01e      	beq.n	8006128 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ee:	697a      	ldr	r2, [r7, #20]
 80060f0:	429a      	cmp	r2, r3
 80060f2:	d019      	beq.n	8006128 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80060f4:	4b23      	ldr	r3, [pc, #140]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060fe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006100:	4b20      	ldr	r3, [pc, #128]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006106:	4a1f      	ldr	r2, [pc, #124]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006108:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800610c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006110:	4b1c      	ldr	r3, [pc, #112]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006112:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006116:	4a1b      	ldr	r2, [pc, #108]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006118:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800611c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006120:	4a18      	ldr	r2, [pc, #96]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	f003 0301 	and.w	r3, r3, #1
 800612e:	2b00      	cmp	r3, #0
 8006130:	d016      	beq.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006132:	f7fb fef7 	bl	8001f24 <HAL_GetTick>
 8006136:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006138:	e00b      	b.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800613a:	f7fb fef3 	bl	8001f24 <HAL_GetTick>
 800613e:	4602      	mov	r2, r0
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	1ad3      	subs	r3, r2, r3
 8006144:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006148:	4293      	cmp	r3, r2
 800614a:	d902      	bls.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800614c:	2303      	movs	r3, #3
 800614e:	74fb      	strb	r3, [r7, #19]
            break;
 8006150:	e006      	b.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006152:	4b0c      	ldr	r3, [pc, #48]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006154:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006158:	f003 0302 	and.w	r3, r3, #2
 800615c:	2b00      	cmp	r3, #0
 800615e:	d0ec      	beq.n	800613a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006160:	7cfb      	ldrb	r3, [r7, #19]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d10b      	bne.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006166:	4b07      	ldr	r3, [pc, #28]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006168:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800616c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006174:	4903      	ldr	r1, [pc, #12]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006176:	4313      	orrs	r3, r2
 8006178:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800617c:	e008      	b.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800617e:	7cfb      	ldrb	r3, [r7, #19]
 8006180:	74bb      	strb	r3, [r7, #18]
 8006182:	e005      	b.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006184:	40021000 	.word	0x40021000
 8006188:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800618c:	7cfb      	ldrb	r3, [r7, #19]
 800618e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006190:	7c7b      	ldrb	r3, [r7, #17]
 8006192:	2b01      	cmp	r3, #1
 8006194:	d105      	bne.n	80061a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006196:	4ba6      	ldr	r3, [pc, #664]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800619a:	4aa5      	ldr	r2, [pc, #660]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800619c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80061a0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f003 0301 	and.w	r3, r3, #1
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d00a      	beq.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80061ae:	4ba0      	ldr	r3, [pc, #640]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80061b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061b4:	f023 0203 	bic.w	r2, r3, #3
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	499c      	ldr	r1, [pc, #624]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80061be:	4313      	orrs	r3, r2
 80061c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f003 0302 	and.w	r3, r3, #2
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d00a      	beq.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80061d0:	4b97      	ldr	r3, [pc, #604]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80061d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061d6:	f023 020c 	bic.w	r2, r3, #12
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	4994      	ldr	r1, [pc, #592]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80061e0:	4313      	orrs	r3, r2
 80061e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f003 0304 	and.w	r3, r3, #4
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d00a      	beq.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80061f2:	4b8f      	ldr	r3, [pc, #572]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80061f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061f8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	498b      	ldr	r1, [pc, #556]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006202:	4313      	orrs	r3, r2
 8006204:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f003 0308 	and.w	r3, r3, #8
 8006210:	2b00      	cmp	r3, #0
 8006212:	d00a      	beq.n	800622a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006214:	4b86      	ldr	r3, [pc, #536]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800621a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	691b      	ldr	r3, [r3, #16]
 8006222:	4983      	ldr	r1, [pc, #524]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006224:	4313      	orrs	r3, r2
 8006226:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f003 0320 	and.w	r3, r3, #32
 8006232:	2b00      	cmp	r3, #0
 8006234:	d00a      	beq.n	800624c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006236:	4b7e      	ldr	r3, [pc, #504]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006238:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800623c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	695b      	ldr	r3, [r3, #20]
 8006244:	497a      	ldr	r1, [pc, #488]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006246:	4313      	orrs	r3, r2
 8006248:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006254:	2b00      	cmp	r3, #0
 8006256:	d00a      	beq.n	800626e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006258:	4b75      	ldr	r3, [pc, #468]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800625a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800625e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	699b      	ldr	r3, [r3, #24]
 8006266:	4972      	ldr	r1, [pc, #456]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006268:	4313      	orrs	r3, r2
 800626a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006276:	2b00      	cmp	r3, #0
 8006278:	d00a      	beq.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800627a:	4b6d      	ldr	r3, [pc, #436]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800627c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006280:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	69db      	ldr	r3, [r3, #28]
 8006288:	4969      	ldr	r1, [pc, #420]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800628a:	4313      	orrs	r3, r2
 800628c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006298:	2b00      	cmp	r3, #0
 800629a:	d00a      	beq.n	80062b2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800629c:	4b64      	ldr	r3, [pc, #400]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800629e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062a2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6a1b      	ldr	r3, [r3, #32]
 80062aa:	4961      	ldr	r1, [pc, #388]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80062ac:	4313      	orrs	r3, r2
 80062ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d00a      	beq.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80062be:	4b5c      	ldr	r3, [pc, #368]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80062c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062c4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062cc:	4958      	ldr	r1, [pc, #352]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80062ce:	4313      	orrs	r3, r2
 80062d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d015      	beq.n	800630c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80062e0:	4b53      	ldr	r3, [pc, #332]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80062e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062e6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ee:	4950      	ldr	r1, [pc, #320]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80062f0:	4313      	orrs	r3, r2
 80062f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80062fe:	d105      	bne.n	800630c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006300:	4b4b      	ldr	r3, [pc, #300]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	4a4a      	ldr	r2, [pc, #296]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006306:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800630a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006314:	2b00      	cmp	r3, #0
 8006316:	d015      	beq.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006318:	4b45      	ldr	r3, [pc, #276]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800631a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800631e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006326:	4942      	ldr	r1, [pc, #264]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006328:	4313      	orrs	r3, r2
 800632a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006332:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006336:	d105      	bne.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006338:	4b3d      	ldr	r3, [pc, #244]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	4a3c      	ldr	r2, [pc, #240]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800633e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006342:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800634c:	2b00      	cmp	r3, #0
 800634e:	d015      	beq.n	800637c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006350:	4b37      	ldr	r3, [pc, #220]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006356:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800635e:	4934      	ldr	r1, [pc, #208]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006360:	4313      	orrs	r3, r2
 8006362:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800636a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800636e:	d105      	bne.n	800637c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006370:	4b2f      	ldr	r3, [pc, #188]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006372:	68db      	ldr	r3, [r3, #12]
 8006374:	4a2e      	ldr	r2, [pc, #184]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006376:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800637a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006384:	2b00      	cmp	r3, #0
 8006386:	d015      	beq.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006388:	4b29      	ldr	r3, [pc, #164]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800638a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800638e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006396:	4926      	ldr	r1, [pc, #152]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006398:	4313      	orrs	r3, r2
 800639a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80063a6:	d105      	bne.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80063a8:	4b21      	ldr	r3, [pc, #132]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063aa:	68db      	ldr	r3, [r3, #12]
 80063ac:	4a20      	ldr	r2, [pc, #128]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80063b2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d015      	beq.n	80063ec <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80063c0:	4b1b      	ldr	r3, [pc, #108]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063ce:	4918      	ldr	r1, [pc, #96]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063d0:	4313      	orrs	r3, r2
 80063d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80063de:	d105      	bne.n	80063ec <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80063e0:	4b13      	ldr	r3, [pc, #76]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063e2:	68db      	ldr	r3, [r3, #12]
 80063e4:	4a12      	ldr	r2, [pc, #72]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80063ea:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d015      	beq.n	8006424 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80063f8:	4b0d      	ldr	r3, [pc, #52]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063fe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006406:	490a      	ldr	r1, [pc, #40]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006408:	4313      	orrs	r3, r2
 800640a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006412:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006416:	d105      	bne.n	8006424 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006418:	4b05      	ldr	r3, [pc, #20]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800641a:	68db      	ldr	r3, [r3, #12]
 800641c:	4a04      	ldr	r2, [pc, #16]	@ (8006430 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800641e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006422:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006424:	7cbb      	ldrb	r3, [r7, #18]
}
 8006426:	4618      	mov	r0, r3
 8006428:	3718      	adds	r7, #24
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}
 800642e:	bf00      	nop
 8006430:	40021000 	.word	0x40021000

08006434 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b082      	sub	sp, #8
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d101      	bne.n	8006446 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e042      	b.n	80064cc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800644c:	2b00      	cmp	r3, #0
 800644e:	d106      	bne.n	800645e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2200      	movs	r2, #0
 8006454:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006458:	6878      	ldr	r0, [r7, #4]
 800645a:	f7fb f9fd 	bl	8001858 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2224      	movs	r2, #36	@ 0x24
 8006462:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f022 0201 	bic.w	r2, r2, #1
 8006474:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800647a:	2b00      	cmp	r3, #0
 800647c:	d002      	beq.n	8006484 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f000 ff22 	bl	80072c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f000 fc53 	bl	8006d30 <UART_SetConfig>
 800648a:	4603      	mov	r3, r0
 800648c:	2b01      	cmp	r3, #1
 800648e:	d101      	bne.n	8006494 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006490:	2301      	movs	r3, #1
 8006492:	e01b      	b.n	80064cc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	685a      	ldr	r2, [r3, #4]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80064a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	689a      	ldr	r2, [r3, #8]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80064b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f042 0201 	orr.w	r2, r2, #1
 80064c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f000 ffa1 	bl	800740c <UART_CheckIdleState>
 80064ca:	4603      	mov	r3, r0
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	3708      	adds	r7, #8
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}

080064d4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b08a      	sub	sp, #40	@ 0x28
 80064d8:	af00      	add	r7, sp, #0
 80064da:	60f8      	str	r0, [r7, #12]
 80064dc:	60b9      	str	r1, [r7, #8]
 80064de:	4613      	mov	r3, r2
 80064e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064e8:	2b20      	cmp	r3, #32
 80064ea:	d167      	bne.n	80065bc <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d002      	beq.n	80064f8 <HAL_UART_Transmit_DMA+0x24>
 80064f2:	88fb      	ldrh	r3, [r7, #6]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d101      	bne.n	80064fc <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	e060      	b.n	80065be <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	68ba      	ldr	r2, [r7, #8]
 8006500:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	88fa      	ldrh	r2, [r7, #6]
 8006506:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	88fa      	ldrh	r2, [r7, #6]
 800650e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2200      	movs	r2, #0
 8006516:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2221      	movs	r2, #33	@ 0x21
 800651e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006526:	2b00      	cmp	r3, #0
 8006528:	d028      	beq.n	800657c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800652e:	4a26      	ldr	r2, [pc, #152]	@ (80065c8 <HAL_UART_Transmit_DMA+0xf4>)
 8006530:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006536:	4a25      	ldr	r2, [pc, #148]	@ (80065cc <HAL_UART_Transmit_DMA+0xf8>)
 8006538:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800653e:	4a24      	ldr	r2, [pc, #144]	@ (80065d0 <HAL_UART_Transmit_DMA+0xfc>)
 8006540:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006546:	2200      	movs	r2, #0
 8006548:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006552:	4619      	mov	r1, r3
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	3328      	adds	r3, #40	@ 0x28
 800655a:	461a      	mov	r2, r3
 800655c:	88fb      	ldrh	r3, [r7, #6]
 800655e:	f7fc f997 	bl	8002890 <HAL_DMA_Start_IT>
 8006562:	4603      	mov	r3, r0
 8006564:	2b00      	cmp	r3, #0
 8006566:	d009      	beq.n	800657c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2210      	movs	r2, #16
 800656c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2220      	movs	r2, #32
 8006574:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8006578:	2301      	movs	r3, #1
 800657a:	e020      	b.n	80065be <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	2240      	movs	r2, #64	@ 0x40
 8006582:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	3308      	adds	r3, #8
 800658a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	e853 3f00 	ldrex	r3, [r3]
 8006592:	613b      	str	r3, [r7, #16]
   return(result);
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800659a:	627b      	str	r3, [r7, #36]	@ 0x24
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	3308      	adds	r3, #8
 80065a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065a4:	623a      	str	r2, [r7, #32]
 80065a6:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065a8:	69f9      	ldr	r1, [r7, #28]
 80065aa:	6a3a      	ldr	r2, [r7, #32]
 80065ac:	e841 2300 	strex	r3, r2, [r1]
 80065b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80065b2:	69bb      	ldr	r3, [r7, #24]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d1e5      	bne.n	8006584 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80065b8:	2300      	movs	r3, #0
 80065ba:	e000      	b.n	80065be <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80065bc:	2302      	movs	r3, #2
  }
}
 80065be:	4618      	mov	r0, r3
 80065c0:	3728      	adds	r7, #40	@ 0x28
 80065c2:	46bd      	mov	sp, r7
 80065c4:	bd80      	pop	{r7, pc}
 80065c6:	bf00      	nop
 80065c8:	080078d7 	.word	0x080078d7
 80065cc:	08007971 	.word	0x08007971
 80065d0:	08007af7 	.word	0x08007af7

080065d4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b08a      	sub	sp, #40	@ 0x28
 80065d8:	af00      	add	r7, sp, #0
 80065da:	60f8      	str	r0, [r7, #12]
 80065dc:	60b9      	str	r1, [r7, #8]
 80065de:	4613      	mov	r3, r2
 80065e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065e8:	2b20      	cmp	r3, #32
 80065ea:	d137      	bne.n	800665c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d002      	beq.n	80065f8 <HAL_UART_Receive_DMA+0x24>
 80065f2:	88fb      	ldrh	r3, [r7, #6]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d101      	bne.n	80065fc <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80065f8:	2301      	movs	r3, #1
 80065fa:	e030      	b.n	800665e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2200      	movs	r2, #0
 8006600:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a18      	ldr	r2, [pc, #96]	@ (8006668 <HAL_UART_Receive_DMA+0x94>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d01f      	beq.n	800664c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006616:	2b00      	cmp	r3, #0
 8006618:	d018      	beq.n	800664c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	e853 3f00 	ldrex	r3, [r3]
 8006626:	613b      	str	r3, [r7, #16]
   return(result);
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800662e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	461a      	mov	r2, r3
 8006636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006638:	623b      	str	r3, [r7, #32]
 800663a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800663c:	69f9      	ldr	r1, [r7, #28]
 800663e:	6a3a      	ldr	r2, [r7, #32]
 8006640:	e841 2300 	strex	r3, r2, [r1]
 8006644:	61bb      	str	r3, [r7, #24]
   return(result);
 8006646:	69bb      	ldr	r3, [r7, #24]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d1e6      	bne.n	800661a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800664c:	88fb      	ldrh	r3, [r7, #6]
 800664e:	461a      	mov	r2, r3
 8006650:	68b9      	ldr	r1, [r7, #8]
 8006652:	68f8      	ldr	r0, [r7, #12]
 8006654:	f000 fff2 	bl	800763c <UART_Start_Receive_DMA>
 8006658:	4603      	mov	r3, r0
 800665a:	e000      	b.n	800665e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800665c:	2302      	movs	r3, #2
  }
}
 800665e:	4618      	mov	r0, r3
 8006660:	3728      	adds	r7, #40	@ 0x28
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}
 8006666:	bf00      	nop
 8006668:	40008000 	.word	0x40008000

0800666c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b0ba      	sub	sp, #232	@ 0xe8
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	69db      	ldr	r3, [r3, #28]
 800667a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	689b      	ldr	r3, [r3, #8]
 800668e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006692:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006696:	f640 030f 	movw	r3, #2063	@ 0x80f
 800669a:	4013      	ands	r3, r2
 800669c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80066a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d11b      	bne.n	80066e0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80066a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066ac:	f003 0320 	and.w	r3, r3, #32
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d015      	beq.n	80066e0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80066b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066b8:	f003 0320 	and.w	r3, r3, #32
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d105      	bne.n	80066cc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80066c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d009      	beq.n	80066e0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	f000 8300 	beq.w	8006cd6 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	4798      	blx	r3
      }
      return;
 80066de:	e2fa      	b.n	8006cd6 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80066e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	f000 8123 	beq.w	8006930 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80066ea:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80066ee:	4b8d      	ldr	r3, [pc, #564]	@ (8006924 <HAL_UART_IRQHandler+0x2b8>)
 80066f0:	4013      	ands	r3, r2
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d106      	bne.n	8006704 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80066f6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80066fa:	4b8b      	ldr	r3, [pc, #556]	@ (8006928 <HAL_UART_IRQHandler+0x2bc>)
 80066fc:	4013      	ands	r3, r2
 80066fe:	2b00      	cmp	r3, #0
 8006700:	f000 8116 	beq.w	8006930 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006704:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006708:	f003 0301 	and.w	r3, r3, #1
 800670c:	2b00      	cmp	r3, #0
 800670e:	d011      	beq.n	8006734 <HAL_UART_IRQHandler+0xc8>
 8006710:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006714:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006718:	2b00      	cmp	r3, #0
 800671a:	d00b      	beq.n	8006734 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	2201      	movs	r2, #1
 8006722:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800672a:	f043 0201 	orr.w	r2, r3, #1
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006738:	f003 0302 	and.w	r3, r3, #2
 800673c:	2b00      	cmp	r3, #0
 800673e:	d011      	beq.n	8006764 <HAL_UART_IRQHandler+0xf8>
 8006740:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006744:	f003 0301 	and.w	r3, r3, #1
 8006748:	2b00      	cmp	r3, #0
 800674a:	d00b      	beq.n	8006764 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	2202      	movs	r2, #2
 8006752:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800675a:	f043 0204 	orr.w	r2, r3, #4
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006764:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006768:	f003 0304 	and.w	r3, r3, #4
 800676c:	2b00      	cmp	r3, #0
 800676e:	d011      	beq.n	8006794 <HAL_UART_IRQHandler+0x128>
 8006770:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006774:	f003 0301 	and.w	r3, r3, #1
 8006778:	2b00      	cmp	r3, #0
 800677a:	d00b      	beq.n	8006794 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	2204      	movs	r2, #4
 8006782:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800678a:	f043 0202 	orr.w	r2, r3, #2
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006798:	f003 0308 	and.w	r3, r3, #8
 800679c:	2b00      	cmp	r3, #0
 800679e:	d017      	beq.n	80067d0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80067a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067a4:	f003 0320 	and.w	r3, r3, #32
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d105      	bne.n	80067b8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80067ac:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80067b0:	4b5c      	ldr	r3, [pc, #368]	@ (8006924 <HAL_UART_IRQHandler+0x2b8>)
 80067b2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d00b      	beq.n	80067d0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	2208      	movs	r2, #8
 80067be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067c6:	f043 0208 	orr.w	r2, r3, #8
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80067d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d012      	beq.n	8006802 <HAL_UART_IRQHandler+0x196>
 80067dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d00c      	beq.n	8006802 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80067f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067f8:	f043 0220 	orr.w	r2, r3, #32
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006808:	2b00      	cmp	r3, #0
 800680a:	f000 8266 	beq.w	8006cda <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800680e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006812:	f003 0320 	and.w	r3, r3, #32
 8006816:	2b00      	cmp	r3, #0
 8006818:	d013      	beq.n	8006842 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800681a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800681e:	f003 0320 	and.w	r3, r3, #32
 8006822:	2b00      	cmp	r3, #0
 8006824:	d105      	bne.n	8006832 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006826:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800682a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800682e:	2b00      	cmp	r3, #0
 8006830:	d007      	beq.n	8006842 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006836:	2b00      	cmp	r3, #0
 8006838:	d003      	beq.n	8006842 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006848:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006856:	2b40      	cmp	r3, #64	@ 0x40
 8006858:	d005      	beq.n	8006866 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800685a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800685e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006862:	2b00      	cmp	r3, #0
 8006864:	d054      	beq.n	8006910 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f000 ffcf 	bl	800780a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	689b      	ldr	r3, [r3, #8]
 8006872:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006876:	2b40      	cmp	r3, #64	@ 0x40
 8006878:	d146      	bne.n	8006908 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	3308      	adds	r3, #8
 8006880:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006884:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006888:	e853 3f00 	ldrex	r3, [r3]
 800688c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006890:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006894:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006898:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	3308      	adds	r3, #8
 80068a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80068a6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80068aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80068b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80068b6:	e841 2300 	strex	r3, r2, [r1]
 80068ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80068be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d1d9      	bne.n	800687a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d017      	beq.n	8006900 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068d6:	4a15      	ldr	r2, [pc, #84]	@ (800692c <HAL_UART_IRQHandler+0x2c0>)
 80068d8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068e0:	4618      	mov	r0, r3
 80068e2:	f7fc f8a9 	bl	8002a38 <HAL_DMA_Abort_IT>
 80068e6:	4603      	mov	r3, r0
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d019      	beq.n	8006920 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068f4:	687a      	ldr	r2, [r7, #4]
 80068f6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80068fa:	4610      	mov	r0, r2
 80068fc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068fe:	e00f      	b.n	8006920 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f7fa fe43 	bl	800158c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006906:	e00b      	b.n	8006920 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	f7fa fe3f 	bl	800158c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800690e:	e007      	b.n	8006920 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f7fa fe3b 	bl	800158c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800691e:	e1dc      	b.n	8006cda <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006920:	bf00      	nop
    return;
 8006922:	e1da      	b.n	8006cda <HAL_UART_IRQHandler+0x66e>
 8006924:	10000001 	.word	0x10000001
 8006928:	04000120 	.word	0x04000120
 800692c:	08007b77 	.word	0x08007b77

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006934:	2b01      	cmp	r3, #1
 8006936:	f040 8170 	bne.w	8006c1a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800693a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800693e:	f003 0310 	and.w	r3, r3, #16
 8006942:	2b00      	cmp	r3, #0
 8006944:	f000 8169 	beq.w	8006c1a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006948:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800694c:	f003 0310 	and.w	r3, r3, #16
 8006950:	2b00      	cmp	r3, #0
 8006952:	f000 8162 	beq.w	8006c1a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	2210      	movs	r2, #16
 800695c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006968:	2b40      	cmp	r3, #64	@ 0x40
 800696a:	f040 80d8 	bne.w	8006b1e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800697c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006980:	2b00      	cmp	r3, #0
 8006982:	f000 80af 	beq.w	8006ae4 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800698c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006990:	429a      	cmp	r2, r3
 8006992:	f080 80a7 	bcs.w	8006ae4 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800699c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f003 0320 	and.w	r3, r3, #32
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	f040 8087 	bne.w	8006ac2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80069c0:	e853 3f00 	ldrex	r3, [r3]
 80069c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80069c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80069cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	461a      	mov	r2, r3
 80069da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80069de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80069e2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80069ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80069ee:	e841 2300 	strex	r3, r2, [r1]
 80069f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80069f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d1da      	bne.n	80069b4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	3308      	adds	r3, #8
 8006a04:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006a08:	e853 3f00 	ldrex	r3, [r3]
 8006a0c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006a0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a10:	f023 0301 	bic.w	r3, r3, #1
 8006a14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	3308      	adds	r3, #8
 8006a1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006a22:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006a26:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a28:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006a2a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006a2e:	e841 2300 	strex	r3, r2, [r1]
 8006a32:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006a34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d1e1      	bne.n	80069fe <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	3308      	adds	r3, #8
 8006a40:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a44:	e853 3f00 	ldrex	r3, [r3]
 8006a48:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006a4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	3308      	adds	r3, #8
 8006a5a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006a5e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006a60:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a62:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006a64:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006a66:	e841 2300 	strex	r3, r2, [r1]
 8006a6a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006a6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d1e3      	bne.n	8006a3a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2220      	movs	r2, #32
 8006a76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a88:	e853 3f00 	ldrex	r3, [r3]
 8006a8c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006a8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a90:	f023 0310 	bic.w	r3, r3, #16
 8006a94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	461a      	mov	r2, r3
 8006a9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006aa2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006aa4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006aa8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006aaa:	e841 2300 	strex	r3, r2, [r1]
 8006aae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006ab0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d1e4      	bne.n	8006a80 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006abc:	4618      	mov	r0, r3
 8006abe:	f7fb ff62 	bl	8002986 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2202      	movs	r2, #2
 8006ac6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	1ad3      	subs	r3, r2, r3
 8006ad8:	b29b      	uxth	r3, r3
 8006ada:	4619      	mov	r1, r3
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f000 f91b 	bl	8006d18 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006ae2:	e0fc      	b.n	8006cde <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006aea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006aee:	429a      	cmp	r2, r3
 8006af0:	f040 80f5 	bne.w	8006cde <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f003 0320 	and.w	r3, r3, #32
 8006b02:	2b20      	cmp	r3, #32
 8006b04:	f040 80eb 	bne.w	8006cde <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2202      	movs	r2, #2
 8006b0c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006b14:	4619      	mov	r1, r3
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f000 f8fe 	bl	8006d18 <HAL_UARTEx_RxEventCallback>
      return;
 8006b1c:	e0df      	b.n	8006cde <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006b2a:	b29b      	uxth	r3, r3
 8006b2c:	1ad3      	subs	r3, r2, r3
 8006b2e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006b38:	b29b      	uxth	r3, r3
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	f000 80d1 	beq.w	8006ce2 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8006b40:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	f000 80cc 	beq.w	8006ce2 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b52:	e853 3f00 	ldrex	r3, [r3]
 8006b56:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b5a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b5e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	461a      	mov	r2, r3
 8006b68:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006b6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b6e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b70:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b74:	e841 2300 	strex	r3, r2, [r1]
 8006b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d1e4      	bne.n	8006b4a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	3308      	adds	r3, #8
 8006b86:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b8a:	e853 3f00 	ldrex	r3, [r3]
 8006b8e:	623b      	str	r3, [r7, #32]
   return(result);
 8006b90:	6a3b      	ldr	r3, [r7, #32]
 8006b92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b96:	f023 0301 	bic.w	r3, r3, #1
 8006b9a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	3308      	adds	r3, #8
 8006ba4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006ba8:	633a      	str	r2, [r7, #48]	@ 0x30
 8006baa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006bae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bb0:	e841 2300 	strex	r3, r2, [r1]
 8006bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d1e1      	bne.n	8006b80 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2220      	movs	r2, #32
 8006bc0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	e853 3f00 	ldrex	r3, [r3]
 8006bdc:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	f023 0310 	bic.w	r3, r3, #16
 8006be4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	461a      	mov	r2, r3
 8006bee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006bf2:	61fb      	str	r3, [r7, #28]
 8006bf4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bf6:	69b9      	ldr	r1, [r7, #24]
 8006bf8:	69fa      	ldr	r2, [r7, #28]
 8006bfa:	e841 2300 	strex	r3, r2, [r1]
 8006bfe:	617b      	str	r3, [r7, #20]
   return(result);
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d1e4      	bne.n	8006bd0 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2202      	movs	r2, #2
 8006c0a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006c0c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c10:	4619      	mov	r1, r3
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f000 f880 	bl	8006d18 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006c18:	e063      	b.n	8006ce2 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006c1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d00e      	beq.n	8006c44 <HAL_UART_IRQHandler+0x5d8>
 8006c26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d008      	beq.n	8006c44 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006c3a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	f000 ffd7 	bl	8007bf0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006c42:	e051      	b.n	8006ce8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006c44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d014      	beq.n	8006c7a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006c50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d105      	bne.n	8006c68 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006c5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c60:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d008      	beq.n	8006c7a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d03a      	beq.n	8006ce6 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	4798      	blx	r3
    }
    return;
 8006c78:	e035      	b.n	8006ce6 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006c7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d009      	beq.n	8006c9a <HAL_UART_IRQHandler+0x62e>
 8006c86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d003      	beq.n	8006c9a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8006c92:	6878      	ldr	r0, [r7, #4]
 8006c94:	f000 ff81 	bl	8007b9a <UART_EndTransmit_IT>
    return;
 8006c98:	e026      	b.n	8006ce8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006c9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c9e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d009      	beq.n	8006cba <HAL_UART_IRQHandler+0x64e>
 8006ca6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006caa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d003      	beq.n	8006cba <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f000 ffb0 	bl	8007c18 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006cb8:	e016      	b.n	8006ce8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006cba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cbe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d010      	beq.n	8006ce8 <HAL_UART_IRQHandler+0x67c>
 8006cc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	da0c      	bge.n	8006ce8 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	f000 ff98 	bl	8007c04 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006cd4:	e008      	b.n	8006ce8 <HAL_UART_IRQHandler+0x67c>
      return;
 8006cd6:	bf00      	nop
 8006cd8:	e006      	b.n	8006ce8 <HAL_UART_IRQHandler+0x67c>
    return;
 8006cda:	bf00      	nop
 8006cdc:	e004      	b.n	8006ce8 <HAL_UART_IRQHandler+0x67c>
      return;
 8006cde:	bf00      	nop
 8006ce0:	e002      	b.n	8006ce8 <HAL_UART_IRQHandler+0x67c>
      return;
 8006ce2:	bf00      	nop
 8006ce4:	e000      	b.n	8006ce8 <HAL_UART_IRQHandler+0x67c>
    return;
 8006ce6:	bf00      	nop
  }
}
 8006ce8:	37e8      	adds	r7, #232	@ 0xe8
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}
 8006cee:	bf00      	nop

08006cf0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006cf0:	b480      	push	{r7}
 8006cf2:	b083      	sub	sp, #12
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006cf8:	bf00      	nop
 8006cfa:	370c      	adds	r7, #12
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d02:	4770      	bx	lr

08006d04 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b083      	sub	sp, #12
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006d0c:	bf00      	nop
 8006d0e:	370c      	adds	r7, #12
 8006d10:	46bd      	mov	sp, r7
 8006d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d16:	4770      	bx	lr

08006d18 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b083      	sub	sp, #12
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
 8006d20:	460b      	mov	r3, r1
 8006d22:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006d24:	bf00      	nop
 8006d26:	370c      	adds	r7, #12
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr

08006d30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d34:	b08c      	sub	sp, #48	@ 0x30
 8006d36:	af00      	add	r7, sp, #0
 8006d38:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	689a      	ldr	r2, [r3, #8]
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	691b      	ldr	r3, [r3, #16]
 8006d48:	431a      	orrs	r2, r3
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	695b      	ldr	r3, [r3, #20]
 8006d4e:	431a      	orrs	r2, r3
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	69db      	ldr	r3, [r3, #28]
 8006d54:	4313      	orrs	r3, r2
 8006d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	4bab      	ldr	r3, [pc, #684]	@ (800700c <UART_SetConfig+0x2dc>)
 8006d60:	4013      	ands	r3, r2
 8006d62:	697a      	ldr	r2, [r7, #20]
 8006d64:	6812      	ldr	r2, [r2, #0]
 8006d66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d68:	430b      	orrs	r3, r1
 8006d6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	68da      	ldr	r2, [r3, #12]
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	430a      	orrs	r2, r1
 8006d80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	699b      	ldr	r3, [r3, #24]
 8006d86:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006d88:	697b      	ldr	r3, [r7, #20]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	4aa0      	ldr	r2, [pc, #640]	@ (8007010 <UART_SetConfig+0x2e0>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d004      	beq.n	8006d9c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	6a1b      	ldr	r3, [r3, #32]
 8006d96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	689b      	ldr	r3, [r3, #8]
 8006da2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006da6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006daa:	697a      	ldr	r2, [r7, #20]
 8006dac:	6812      	ldr	r2, [r2, #0]
 8006dae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006db0:	430b      	orrs	r3, r1
 8006db2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dba:	f023 010f 	bic.w	r1, r3, #15
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	430a      	orrs	r2, r1
 8006dc8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a91      	ldr	r2, [pc, #580]	@ (8007014 <UART_SetConfig+0x2e4>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d125      	bne.n	8006e20 <UART_SetConfig+0xf0>
 8006dd4:	4b90      	ldr	r3, [pc, #576]	@ (8007018 <UART_SetConfig+0x2e8>)
 8006dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dda:	f003 0303 	and.w	r3, r3, #3
 8006dde:	2b03      	cmp	r3, #3
 8006de0:	d81a      	bhi.n	8006e18 <UART_SetConfig+0xe8>
 8006de2:	a201      	add	r2, pc, #4	@ (adr r2, 8006de8 <UART_SetConfig+0xb8>)
 8006de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006de8:	08006df9 	.word	0x08006df9
 8006dec:	08006e09 	.word	0x08006e09
 8006df0:	08006e01 	.word	0x08006e01
 8006df4:	08006e11 	.word	0x08006e11
 8006df8:	2301      	movs	r3, #1
 8006dfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dfe:	e0d6      	b.n	8006fae <UART_SetConfig+0x27e>
 8006e00:	2302      	movs	r3, #2
 8006e02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e06:	e0d2      	b.n	8006fae <UART_SetConfig+0x27e>
 8006e08:	2304      	movs	r3, #4
 8006e0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e0e:	e0ce      	b.n	8006fae <UART_SetConfig+0x27e>
 8006e10:	2308      	movs	r3, #8
 8006e12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e16:	e0ca      	b.n	8006fae <UART_SetConfig+0x27e>
 8006e18:	2310      	movs	r3, #16
 8006e1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e1e:	e0c6      	b.n	8006fae <UART_SetConfig+0x27e>
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a7d      	ldr	r2, [pc, #500]	@ (800701c <UART_SetConfig+0x2ec>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d138      	bne.n	8006e9c <UART_SetConfig+0x16c>
 8006e2a:	4b7b      	ldr	r3, [pc, #492]	@ (8007018 <UART_SetConfig+0x2e8>)
 8006e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e30:	f003 030c 	and.w	r3, r3, #12
 8006e34:	2b0c      	cmp	r3, #12
 8006e36:	d82d      	bhi.n	8006e94 <UART_SetConfig+0x164>
 8006e38:	a201      	add	r2, pc, #4	@ (adr r2, 8006e40 <UART_SetConfig+0x110>)
 8006e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e3e:	bf00      	nop
 8006e40:	08006e75 	.word	0x08006e75
 8006e44:	08006e95 	.word	0x08006e95
 8006e48:	08006e95 	.word	0x08006e95
 8006e4c:	08006e95 	.word	0x08006e95
 8006e50:	08006e85 	.word	0x08006e85
 8006e54:	08006e95 	.word	0x08006e95
 8006e58:	08006e95 	.word	0x08006e95
 8006e5c:	08006e95 	.word	0x08006e95
 8006e60:	08006e7d 	.word	0x08006e7d
 8006e64:	08006e95 	.word	0x08006e95
 8006e68:	08006e95 	.word	0x08006e95
 8006e6c:	08006e95 	.word	0x08006e95
 8006e70:	08006e8d 	.word	0x08006e8d
 8006e74:	2300      	movs	r3, #0
 8006e76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e7a:	e098      	b.n	8006fae <UART_SetConfig+0x27e>
 8006e7c:	2302      	movs	r3, #2
 8006e7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e82:	e094      	b.n	8006fae <UART_SetConfig+0x27e>
 8006e84:	2304      	movs	r3, #4
 8006e86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e8a:	e090      	b.n	8006fae <UART_SetConfig+0x27e>
 8006e8c:	2308      	movs	r3, #8
 8006e8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e92:	e08c      	b.n	8006fae <UART_SetConfig+0x27e>
 8006e94:	2310      	movs	r3, #16
 8006e96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e9a:	e088      	b.n	8006fae <UART_SetConfig+0x27e>
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a5f      	ldr	r2, [pc, #380]	@ (8007020 <UART_SetConfig+0x2f0>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d125      	bne.n	8006ef2 <UART_SetConfig+0x1c2>
 8006ea6:	4b5c      	ldr	r3, [pc, #368]	@ (8007018 <UART_SetConfig+0x2e8>)
 8006ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006eac:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006eb0:	2b30      	cmp	r3, #48	@ 0x30
 8006eb2:	d016      	beq.n	8006ee2 <UART_SetConfig+0x1b2>
 8006eb4:	2b30      	cmp	r3, #48	@ 0x30
 8006eb6:	d818      	bhi.n	8006eea <UART_SetConfig+0x1ba>
 8006eb8:	2b20      	cmp	r3, #32
 8006eba:	d00a      	beq.n	8006ed2 <UART_SetConfig+0x1a2>
 8006ebc:	2b20      	cmp	r3, #32
 8006ebe:	d814      	bhi.n	8006eea <UART_SetConfig+0x1ba>
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d002      	beq.n	8006eca <UART_SetConfig+0x19a>
 8006ec4:	2b10      	cmp	r3, #16
 8006ec6:	d008      	beq.n	8006eda <UART_SetConfig+0x1aa>
 8006ec8:	e00f      	b.n	8006eea <UART_SetConfig+0x1ba>
 8006eca:	2300      	movs	r3, #0
 8006ecc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ed0:	e06d      	b.n	8006fae <UART_SetConfig+0x27e>
 8006ed2:	2302      	movs	r3, #2
 8006ed4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ed8:	e069      	b.n	8006fae <UART_SetConfig+0x27e>
 8006eda:	2304      	movs	r3, #4
 8006edc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ee0:	e065      	b.n	8006fae <UART_SetConfig+0x27e>
 8006ee2:	2308      	movs	r3, #8
 8006ee4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ee8:	e061      	b.n	8006fae <UART_SetConfig+0x27e>
 8006eea:	2310      	movs	r3, #16
 8006eec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ef0:	e05d      	b.n	8006fae <UART_SetConfig+0x27e>
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4a4b      	ldr	r2, [pc, #300]	@ (8007024 <UART_SetConfig+0x2f4>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d125      	bne.n	8006f48 <UART_SetConfig+0x218>
 8006efc:	4b46      	ldr	r3, [pc, #280]	@ (8007018 <UART_SetConfig+0x2e8>)
 8006efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f02:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006f06:	2bc0      	cmp	r3, #192	@ 0xc0
 8006f08:	d016      	beq.n	8006f38 <UART_SetConfig+0x208>
 8006f0a:	2bc0      	cmp	r3, #192	@ 0xc0
 8006f0c:	d818      	bhi.n	8006f40 <UART_SetConfig+0x210>
 8006f0e:	2b80      	cmp	r3, #128	@ 0x80
 8006f10:	d00a      	beq.n	8006f28 <UART_SetConfig+0x1f8>
 8006f12:	2b80      	cmp	r3, #128	@ 0x80
 8006f14:	d814      	bhi.n	8006f40 <UART_SetConfig+0x210>
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d002      	beq.n	8006f20 <UART_SetConfig+0x1f0>
 8006f1a:	2b40      	cmp	r3, #64	@ 0x40
 8006f1c:	d008      	beq.n	8006f30 <UART_SetConfig+0x200>
 8006f1e:	e00f      	b.n	8006f40 <UART_SetConfig+0x210>
 8006f20:	2300      	movs	r3, #0
 8006f22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f26:	e042      	b.n	8006fae <UART_SetConfig+0x27e>
 8006f28:	2302      	movs	r3, #2
 8006f2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f2e:	e03e      	b.n	8006fae <UART_SetConfig+0x27e>
 8006f30:	2304      	movs	r3, #4
 8006f32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f36:	e03a      	b.n	8006fae <UART_SetConfig+0x27e>
 8006f38:	2308      	movs	r3, #8
 8006f3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f3e:	e036      	b.n	8006fae <UART_SetConfig+0x27e>
 8006f40:	2310      	movs	r3, #16
 8006f42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f46:	e032      	b.n	8006fae <UART_SetConfig+0x27e>
 8006f48:	697b      	ldr	r3, [r7, #20]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a30      	ldr	r2, [pc, #192]	@ (8007010 <UART_SetConfig+0x2e0>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d12a      	bne.n	8006fa8 <UART_SetConfig+0x278>
 8006f52:	4b31      	ldr	r3, [pc, #196]	@ (8007018 <UART_SetConfig+0x2e8>)
 8006f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f58:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006f5c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006f60:	d01a      	beq.n	8006f98 <UART_SetConfig+0x268>
 8006f62:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006f66:	d81b      	bhi.n	8006fa0 <UART_SetConfig+0x270>
 8006f68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f6c:	d00c      	beq.n	8006f88 <UART_SetConfig+0x258>
 8006f6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f72:	d815      	bhi.n	8006fa0 <UART_SetConfig+0x270>
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d003      	beq.n	8006f80 <UART_SetConfig+0x250>
 8006f78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f7c:	d008      	beq.n	8006f90 <UART_SetConfig+0x260>
 8006f7e:	e00f      	b.n	8006fa0 <UART_SetConfig+0x270>
 8006f80:	2300      	movs	r3, #0
 8006f82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f86:	e012      	b.n	8006fae <UART_SetConfig+0x27e>
 8006f88:	2302      	movs	r3, #2
 8006f8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f8e:	e00e      	b.n	8006fae <UART_SetConfig+0x27e>
 8006f90:	2304      	movs	r3, #4
 8006f92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f96:	e00a      	b.n	8006fae <UART_SetConfig+0x27e>
 8006f98:	2308      	movs	r3, #8
 8006f9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f9e:	e006      	b.n	8006fae <UART_SetConfig+0x27e>
 8006fa0:	2310      	movs	r3, #16
 8006fa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fa6:	e002      	b.n	8006fae <UART_SetConfig+0x27e>
 8006fa8:	2310      	movs	r3, #16
 8006faa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4a17      	ldr	r2, [pc, #92]	@ (8007010 <UART_SetConfig+0x2e0>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	f040 80a8 	bne.w	800710a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006fba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006fbe:	2b08      	cmp	r3, #8
 8006fc0:	d834      	bhi.n	800702c <UART_SetConfig+0x2fc>
 8006fc2:	a201      	add	r2, pc, #4	@ (adr r2, 8006fc8 <UART_SetConfig+0x298>)
 8006fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fc8:	08006fed 	.word	0x08006fed
 8006fcc:	0800702d 	.word	0x0800702d
 8006fd0:	08006ff5 	.word	0x08006ff5
 8006fd4:	0800702d 	.word	0x0800702d
 8006fd8:	08006ffb 	.word	0x08006ffb
 8006fdc:	0800702d 	.word	0x0800702d
 8006fe0:	0800702d 	.word	0x0800702d
 8006fe4:	0800702d 	.word	0x0800702d
 8006fe8:	08007003 	.word	0x08007003
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fec:	f7fe ffc0 	bl	8005f70 <HAL_RCC_GetPCLK1Freq>
 8006ff0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006ff2:	e021      	b.n	8007038 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ff4:	4b0c      	ldr	r3, [pc, #48]	@ (8007028 <UART_SetConfig+0x2f8>)
 8006ff6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006ff8:	e01e      	b.n	8007038 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ffa:	f7fe ff4b 	bl	8005e94 <HAL_RCC_GetSysClockFreq>
 8006ffe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007000:	e01a      	b.n	8007038 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007002:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007006:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007008:	e016      	b.n	8007038 <UART_SetConfig+0x308>
 800700a:	bf00      	nop
 800700c:	cfff69f3 	.word	0xcfff69f3
 8007010:	40008000 	.word	0x40008000
 8007014:	40013800 	.word	0x40013800
 8007018:	40021000 	.word	0x40021000
 800701c:	40004400 	.word	0x40004400
 8007020:	40004800 	.word	0x40004800
 8007024:	40004c00 	.word	0x40004c00
 8007028:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800702c:	2300      	movs	r3, #0
 800702e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007030:	2301      	movs	r3, #1
 8007032:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007036:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800703a:	2b00      	cmp	r3, #0
 800703c:	f000 812a 	beq.w	8007294 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007040:	697b      	ldr	r3, [r7, #20]
 8007042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007044:	4a9e      	ldr	r2, [pc, #632]	@ (80072c0 <UART_SetConfig+0x590>)
 8007046:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800704a:	461a      	mov	r2, r3
 800704c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800704e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007052:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	685a      	ldr	r2, [r3, #4]
 8007058:	4613      	mov	r3, r2
 800705a:	005b      	lsls	r3, r3, #1
 800705c:	4413      	add	r3, r2
 800705e:	69ba      	ldr	r2, [r7, #24]
 8007060:	429a      	cmp	r2, r3
 8007062:	d305      	bcc.n	8007070 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007064:	697b      	ldr	r3, [r7, #20]
 8007066:	685b      	ldr	r3, [r3, #4]
 8007068:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800706a:	69ba      	ldr	r2, [r7, #24]
 800706c:	429a      	cmp	r2, r3
 800706e:	d903      	bls.n	8007078 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8007070:	2301      	movs	r3, #1
 8007072:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007076:	e10d      	b.n	8007294 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800707a:	2200      	movs	r2, #0
 800707c:	60bb      	str	r3, [r7, #8]
 800707e:	60fa      	str	r2, [r7, #12]
 8007080:	697b      	ldr	r3, [r7, #20]
 8007082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007084:	4a8e      	ldr	r2, [pc, #568]	@ (80072c0 <UART_SetConfig+0x590>)
 8007086:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800708a:	b29b      	uxth	r3, r3
 800708c:	2200      	movs	r2, #0
 800708e:	603b      	str	r3, [r7, #0]
 8007090:	607a      	str	r2, [r7, #4]
 8007092:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007096:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800709a:	f7f9 f8bd 	bl	8000218 <__aeabi_uldivmod>
 800709e:	4602      	mov	r2, r0
 80070a0:	460b      	mov	r3, r1
 80070a2:	4610      	mov	r0, r2
 80070a4:	4619      	mov	r1, r3
 80070a6:	f04f 0200 	mov.w	r2, #0
 80070aa:	f04f 0300 	mov.w	r3, #0
 80070ae:	020b      	lsls	r3, r1, #8
 80070b0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80070b4:	0202      	lsls	r2, r0, #8
 80070b6:	6979      	ldr	r1, [r7, #20]
 80070b8:	6849      	ldr	r1, [r1, #4]
 80070ba:	0849      	lsrs	r1, r1, #1
 80070bc:	2000      	movs	r0, #0
 80070be:	460c      	mov	r4, r1
 80070c0:	4605      	mov	r5, r0
 80070c2:	eb12 0804 	adds.w	r8, r2, r4
 80070c6:	eb43 0905 	adc.w	r9, r3, r5
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	2200      	movs	r2, #0
 80070d0:	469a      	mov	sl, r3
 80070d2:	4693      	mov	fp, r2
 80070d4:	4652      	mov	r2, sl
 80070d6:	465b      	mov	r3, fp
 80070d8:	4640      	mov	r0, r8
 80070da:	4649      	mov	r1, r9
 80070dc:	f7f9 f89c 	bl	8000218 <__aeabi_uldivmod>
 80070e0:	4602      	mov	r2, r0
 80070e2:	460b      	mov	r3, r1
 80070e4:	4613      	mov	r3, r2
 80070e6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80070e8:	6a3b      	ldr	r3, [r7, #32]
 80070ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80070ee:	d308      	bcc.n	8007102 <UART_SetConfig+0x3d2>
 80070f0:	6a3b      	ldr	r3, [r7, #32]
 80070f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070f6:	d204      	bcs.n	8007102 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	6a3a      	ldr	r2, [r7, #32]
 80070fe:	60da      	str	r2, [r3, #12]
 8007100:	e0c8      	b.n	8007294 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007108:	e0c4      	b.n	8007294 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	69db      	ldr	r3, [r3, #28]
 800710e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007112:	d167      	bne.n	80071e4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8007114:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007118:	2b08      	cmp	r3, #8
 800711a:	d828      	bhi.n	800716e <UART_SetConfig+0x43e>
 800711c:	a201      	add	r2, pc, #4	@ (adr r2, 8007124 <UART_SetConfig+0x3f4>)
 800711e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007122:	bf00      	nop
 8007124:	08007149 	.word	0x08007149
 8007128:	08007151 	.word	0x08007151
 800712c:	08007159 	.word	0x08007159
 8007130:	0800716f 	.word	0x0800716f
 8007134:	0800715f 	.word	0x0800715f
 8007138:	0800716f 	.word	0x0800716f
 800713c:	0800716f 	.word	0x0800716f
 8007140:	0800716f 	.word	0x0800716f
 8007144:	08007167 	.word	0x08007167
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007148:	f7fe ff12 	bl	8005f70 <HAL_RCC_GetPCLK1Freq>
 800714c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800714e:	e014      	b.n	800717a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007150:	f7fe ff24 	bl	8005f9c <HAL_RCC_GetPCLK2Freq>
 8007154:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007156:	e010      	b.n	800717a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007158:	4b5a      	ldr	r3, [pc, #360]	@ (80072c4 <UART_SetConfig+0x594>)
 800715a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800715c:	e00d      	b.n	800717a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800715e:	f7fe fe99 	bl	8005e94 <HAL_RCC_GetSysClockFreq>
 8007162:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007164:	e009      	b.n	800717a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007166:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800716a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800716c:	e005      	b.n	800717a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800716e:	2300      	movs	r3, #0
 8007170:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007172:	2301      	movs	r3, #1
 8007174:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007178:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800717a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800717c:	2b00      	cmp	r3, #0
 800717e:	f000 8089 	beq.w	8007294 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007186:	4a4e      	ldr	r2, [pc, #312]	@ (80072c0 <UART_SetConfig+0x590>)
 8007188:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800718c:	461a      	mov	r2, r3
 800718e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007190:	fbb3 f3f2 	udiv	r3, r3, r2
 8007194:	005a      	lsls	r2, r3, #1
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	085b      	lsrs	r3, r3, #1
 800719c:	441a      	add	r2, r3
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80071a6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071a8:	6a3b      	ldr	r3, [r7, #32]
 80071aa:	2b0f      	cmp	r3, #15
 80071ac:	d916      	bls.n	80071dc <UART_SetConfig+0x4ac>
 80071ae:	6a3b      	ldr	r3, [r7, #32]
 80071b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071b4:	d212      	bcs.n	80071dc <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80071b6:	6a3b      	ldr	r3, [r7, #32]
 80071b8:	b29b      	uxth	r3, r3
 80071ba:	f023 030f 	bic.w	r3, r3, #15
 80071be:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80071c0:	6a3b      	ldr	r3, [r7, #32]
 80071c2:	085b      	lsrs	r3, r3, #1
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	f003 0307 	and.w	r3, r3, #7
 80071ca:	b29a      	uxth	r2, r3
 80071cc:	8bfb      	ldrh	r3, [r7, #30]
 80071ce:	4313      	orrs	r3, r2
 80071d0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	8bfa      	ldrh	r2, [r7, #30]
 80071d8:	60da      	str	r2, [r3, #12]
 80071da:	e05b      	b.n	8007294 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80071dc:	2301      	movs	r3, #1
 80071de:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80071e2:	e057      	b.n	8007294 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80071e4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80071e8:	2b08      	cmp	r3, #8
 80071ea:	d828      	bhi.n	800723e <UART_SetConfig+0x50e>
 80071ec:	a201      	add	r2, pc, #4	@ (adr r2, 80071f4 <UART_SetConfig+0x4c4>)
 80071ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071f2:	bf00      	nop
 80071f4:	08007219 	.word	0x08007219
 80071f8:	08007221 	.word	0x08007221
 80071fc:	08007229 	.word	0x08007229
 8007200:	0800723f 	.word	0x0800723f
 8007204:	0800722f 	.word	0x0800722f
 8007208:	0800723f 	.word	0x0800723f
 800720c:	0800723f 	.word	0x0800723f
 8007210:	0800723f 	.word	0x0800723f
 8007214:	08007237 	.word	0x08007237
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007218:	f7fe feaa 	bl	8005f70 <HAL_RCC_GetPCLK1Freq>
 800721c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800721e:	e014      	b.n	800724a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007220:	f7fe febc 	bl	8005f9c <HAL_RCC_GetPCLK2Freq>
 8007224:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007226:	e010      	b.n	800724a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007228:	4b26      	ldr	r3, [pc, #152]	@ (80072c4 <UART_SetConfig+0x594>)
 800722a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800722c:	e00d      	b.n	800724a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800722e:	f7fe fe31 	bl	8005e94 <HAL_RCC_GetSysClockFreq>
 8007232:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007234:	e009      	b.n	800724a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007236:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800723a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800723c:	e005      	b.n	800724a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800723e:	2300      	movs	r3, #0
 8007240:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007242:	2301      	movs	r3, #1
 8007244:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007248:	bf00      	nop
    }

    if (pclk != 0U)
 800724a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800724c:	2b00      	cmp	r3, #0
 800724e:	d021      	beq.n	8007294 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007254:	4a1a      	ldr	r2, [pc, #104]	@ (80072c0 <UART_SetConfig+0x590>)
 8007256:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800725a:	461a      	mov	r2, r3
 800725c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800725e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007262:	697b      	ldr	r3, [r7, #20]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	085b      	lsrs	r3, r3, #1
 8007268:	441a      	add	r2, r3
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	685b      	ldr	r3, [r3, #4]
 800726e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007272:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007274:	6a3b      	ldr	r3, [r7, #32]
 8007276:	2b0f      	cmp	r3, #15
 8007278:	d909      	bls.n	800728e <UART_SetConfig+0x55e>
 800727a:	6a3b      	ldr	r3, [r7, #32]
 800727c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007280:	d205      	bcs.n	800728e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007282:	6a3b      	ldr	r3, [r7, #32]
 8007284:	b29a      	uxth	r2, r3
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	60da      	str	r2, [r3, #12]
 800728c:	e002      	b.n	8007294 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	2201      	movs	r2, #1
 8007298:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800729c:	697b      	ldr	r3, [r7, #20]
 800729e:	2201      	movs	r2, #1
 80072a0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	2200      	movs	r2, #0
 80072a8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	2200      	movs	r2, #0
 80072ae:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80072b0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80072b4:	4618      	mov	r0, r3
 80072b6:	3730      	adds	r7, #48	@ 0x30
 80072b8:	46bd      	mov	sp, r7
 80072ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80072be:	bf00      	nop
 80072c0:	08007ef4 	.word	0x08007ef4
 80072c4:	00f42400 	.word	0x00f42400

080072c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b083      	sub	sp, #12
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072d4:	f003 0308 	and.w	r3, r3, #8
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d00a      	beq.n	80072f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	430a      	orrs	r2, r1
 80072f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072f6:	f003 0301 	and.w	r3, r3, #1
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d00a      	beq.n	8007314 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	430a      	orrs	r2, r1
 8007312:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007318:	f003 0302 	and.w	r3, r3, #2
 800731c:	2b00      	cmp	r3, #0
 800731e:	d00a      	beq.n	8007336 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	685b      	ldr	r3, [r3, #4]
 8007326:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	430a      	orrs	r2, r1
 8007334:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800733a:	f003 0304 	and.w	r3, r3, #4
 800733e:	2b00      	cmp	r3, #0
 8007340:	d00a      	beq.n	8007358 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	430a      	orrs	r2, r1
 8007356:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800735c:	f003 0310 	and.w	r3, r3, #16
 8007360:	2b00      	cmp	r3, #0
 8007362:	d00a      	beq.n	800737a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	689b      	ldr	r3, [r3, #8]
 800736a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	430a      	orrs	r2, r1
 8007378:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800737e:	f003 0320 	and.w	r3, r3, #32
 8007382:	2b00      	cmp	r3, #0
 8007384:	d00a      	beq.n	800739c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	430a      	orrs	r2, r1
 800739a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d01a      	beq.n	80073de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	685b      	ldr	r3, [r3, #4]
 80073ae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	430a      	orrs	r2, r1
 80073bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80073c6:	d10a      	bne.n	80073de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	685b      	ldr	r3, [r3, #4]
 80073ce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	430a      	orrs	r2, r1
 80073dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d00a      	beq.n	8007400 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	430a      	orrs	r2, r1
 80073fe:	605a      	str	r2, [r3, #4]
  }
}
 8007400:	bf00      	nop
 8007402:	370c      	adds	r7, #12
 8007404:	46bd      	mov	sp, r7
 8007406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740a:	4770      	bx	lr

0800740c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b098      	sub	sp, #96	@ 0x60
 8007410:	af02      	add	r7, sp, #8
 8007412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2200      	movs	r2, #0
 8007418:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800741c:	f7fa fd82 	bl	8001f24 <HAL_GetTick>
 8007420:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f003 0308 	and.w	r3, r3, #8
 800742c:	2b08      	cmp	r3, #8
 800742e:	d12f      	bne.n	8007490 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007430:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007434:	9300      	str	r3, [sp, #0]
 8007436:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007438:	2200      	movs	r2, #0
 800743a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f000 f88e 	bl	8007560 <UART_WaitOnFlagUntilTimeout>
 8007444:	4603      	mov	r3, r0
 8007446:	2b00      	cmp	r3, #0
 8007448:	d022      	beq.n	8007490 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007452:	e853 3f00 	ldrex	r3, [r3]
 8007456:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007458:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800745a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800745e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	461a      	mov	r2, r3
 8007466:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007468:	647b      	str	r3, [r7, #68]	@ 0x44
 800746a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800746c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800746e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007470:	e841 2300 	strex	r3, r2, [r1]
 8007474:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007476:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007478:	2b00      	cmp	r3, #0
 800747a:	d1e6      	bne.n	800744a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2220      	movs	r2, #32
 8007480:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2200      	movs	r2, #0
 8007488:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800748c:	2303      	movs	r3, #3
 800748e:	e063      	b.n	8007558 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f003 0304 	and.w	r3, r3, #4
 800749a:	2b04      	cmp	r3, #4
 800749c:	d149      	bne.n	8007532 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800749e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80074a2:	9300      	str	r3, [sp, #0]
 80074a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074a6:	2200      	movs	r2, #0
 80074a8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f000 f857 	bl	8007560 <UART_WaitOnFlagUntilTimeout>
 80074b2:	4603      	mov	r3, r0
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d03c      	beq.n	8007532 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c0:	e853 3f00 	ldrex	r3, [r3]
 80074c4:	623b      	str	r3, [r7, #32]
   return(result);
 80074c6:	6a3b      	ldr	r3, [r7, #32]
 80074c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	461a      	mov	r2, r3
 80074d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80074d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80074dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074de:	e841 2300 	strex	r3, r2, [r1]
 80074e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80074e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d1e6      	bne.n	80074b8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	3308      	adds	r3, #8
 80074f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	e853 3f00 	ldrex	r3, [r3]
 80074f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	f023 0301 	bic.w	r3, r3, #1
 8007500:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	3308      	adds	r3, #8
 8007508:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800750a:	61fa      	str	r2, [r7, #28]
 800750c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800750e:	69b9      	ldr	r1, [r7, #24]
 8007510:	69fa      	ldr	r2, [r7, #28]
 8007512:	e841 2300 	strex	r3, r2, [r1]
 8007516:	617b      	str	r3, [r7, #20]
   return(result);
 8007518:	697b      	ldr	r3, [r7, #20]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d1e5      	bne.n	80074ea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2220      	movs	r2, #32
 8007522:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800752e:	2303      	movs	r3, #3
 8007530:	e012      	b.n	8007558 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2220      	movs	r2, #32
 8007536:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2220      	movs	r2, #32
 800753e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2200      	movs	r2, #0
 8007546:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2200      	movs	r2, #0
 800754c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2200      	movs	r2, #0
 8007552:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007556:	2300      	movs	r3, #0
}
 8007558:	4618      	mov	r0, r3
 800755a:	3758      	adds	r7, #88	@ 0x58
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}

08007560 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b084      	sub	sp, #16
 8007564:	af00      	add	r7, sp, #0
 8007566:	60f8      	str	r0, [r7, #12]
 8007568:	60b9      	str	r1, [r7, #8]
 800756a:	603b      	str	r3, [r7, #0]
 800756c:	4613      	mov	r3, r2
 800756e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007570:	e04f      	b.n	8007612 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007572:	69bb      	ldr	r3, [r7, #24]
 8007574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007578:	d04b      	beq.n	8007612 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800757a:	f7fa fcd3 	bl	8001f24 <HAL_GetTick>
 800757e:	4602      	mov	r2, r0
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	1ad3      	subs	r3, r2, r3
 8007584:	69ba      	ldr	r2, [r7, #24]
 8007586:	429a      	cmp	r2, r3
 8007588:	d302      	bcc.n	8007590 <UART_WaitOnFlagUntilTimeout+0x30>
 800758a:	69bb      	ldr	r3, [r7, #24]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d101      	bne.n	8007594 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007590:	2303      	movs	r3, #3
 8007592:	e04e      	b.n	8007632 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f003 0304 	and.w	r3, r3, #4
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d037      	beq.n	8007612 <UART_WaitOnFlagUntilTimeout+0xb2>
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	2b80      	cmp	r3, #128	@ 0x80
 80075a6:	d034      	beq.n	8007612 <UART_WaitOnFlagUntilTimeout+0xb2>
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	2b40      	cmp	r3, #64	@ 0x40
 80075ac:	d031      	beq.n	8007612 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	69db      	ldr	r3, [r3, #28]
 80075b4:	f003 0308 	and.w	r3, r3, #8
 80075b8:	2b08      	cmp	r3, #8
 80075ba:	d110      	bne.n	80075de <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	2208      	movs	r2, #8
 80075c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80075c4:	68f8      	ldr	r0, [r7, #12]
 80075c6:	f000 f920 	bl	800780a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2208      	movs	r2, #8
 80075ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2200      	movs	r2, #0
 80075d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80075da:	2301      	movs	r3, #1
 80075dc:	e029      	b.n	8007632 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	69db      	ldr	r3, [r3, #28]
 80075e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80075e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80075ec:	d111      	bne.n	8007612 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80075f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80075f8:	68f8      	ldr	r0, [r7, #12]
 80075fa:	f000 f906 	bl	800780a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	2220      	movs	r2, #32
 8007602:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	2200      	movs	r2, #0
 800760a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800760e:	2303      	movs	r3, #3
 8007610:	e00f      	b.n	8007632 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	69da      	ldr	r2, [r3, #28]
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	4013      	ands	r3, r2
 800761c:	68ba      	ldr	r2, [r7, #8]
 800761e:	429a      	cmp	r2, r3
 8007620:	bf0c      	ite	eq
 8007622:	2301      	moveq	r3, #1
 8007624:	2300      	movne	r3, #0
 8007626:	b2db      	uxtb	r3, r3
 8007628:	461a      	mov	r2, r3
 800762a:	79fb      	ldrb	r3, [r7, #7]
 800762c:	429a      	cmp	r2, r3
 800762e:	d0a0      	beq.n	8007572 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007630:	2300      	movs	r3, #0
}
 8007632:	4618      	mov	r0, r3
 8007634:	3710      	adds	r7, #16
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}
	...

0800763c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b096      	sub	sp, #88	@ 0x58
 8007640:	af00      	add	r7, sp, #0
 8007642:	60f8      	str	r0, [r7, #12]
 8007644:	60b9      	str	r1, [r7, #8]
 8007646:	4613      	mov	r3, r2
 8007648:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	68ba      	ldr	r2, [r7, #8]
 800764e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	88fa      	ldrh	r2, [r7, #6]
 8007654:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	2200      	movs	r2, #0
 800765c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	2222      	movs	r2, #34	@ 0x22
 8007664:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800766e:	2b00      	cmp	r3, #0
 8007670:	d02d      	beq.n	80076ce <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007678:	4a40      	ldr	r2, [pc, #256]	@ (800777c <UART_Start_Receive_DMA+0x140>)
 800767a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007682:	4a3f      	ldr	r2, [pc, #252]	@ (8007780 <UART_Start_Receive_DMA+0x144>)
 8007684:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800768c:	4a3d      	ldr	r2, [pc, #244]	@ (8007784 <UART_Start_Receive_DMA+0x148>)
 800768e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007696:	2200      	movs	r2, #0
 8007698:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	3324      	adds	r3, #36	@ 0x24
 80076a6:	4619      	mov	r1, r3
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076ac:	461a      	mov	r2, r3
 80076ae:	88fb      	ldrh	r3, [r7, #6]
 80076b0:	f7fb f8ee 	bl	8002890 <HAL_DMA_Start_IT>
 80076b4:	4603      	mov	r3, r0
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d009      	beq.n	80076ce <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2210      	movs	r2, #16
 80076be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	2220      	movs	r2, #32
 80076c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80076ca:	2301      	movs	r3, #1
 80076cc:	e051      	b.n	8007772 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	691b      	ldr	r3, [r3, #16]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d018      	beq.n	8007708 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076de:	e853 3f00 	ldrex	r3, [r3]
 80076e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80076e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076ea:	657b      	str	r3, [r7, #84]	@ 0x54
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	461a      	mov	r2, r3
 80076f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80076f6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076f8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80076fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80076fc:	e841 2300 	strex	r3, r2, [r1]
 8007700:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007702:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007704:	2b00      	cmp	r3, #0
 8007706:	d1e6      	bne.n	80076d6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	3308      	adds	r3, #8
 800770e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007712:	e853 3f00 	ldrex	r3, [r3]
 8007716:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800771a:	f043 0301 	orr.w	r3, r3, #1
 800771e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	3308      	adds	r3, #8
 8007726:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007728:	637a      	str	r2, [r7, #52]	@ 0x34
 800772a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800772c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800772e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007730:	e841 2300 	strex	r3, r2, [r1]
 8007734:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007738:	2b00      	cmp	r3, #0
 800773a:	d1e5      	bne.n	8007708 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	3308      	adds	r3, #8
 8007742:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007744:	697b      	ldr	r3, [r7, #20]
 8007746:	e853 3f00 	ldrex	r3, [r3]
 800774a:	613b      	str	r3, [r7, #16]
   return(result);
 800774c:	693b      	ldr	r3, [r7, #16]
 800774e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007752:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	3308      	adds	r3, #8
 800775a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800775c:	623a      	str	r2, [r7, #32]
 800775e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007760:	69f9      	ldr	r1, [r7, #28]
 8007762:	6a3a      	ldr	r2, [r7, #32]
 8007764:	e841 2300 	strex	r3, r2, [r1]
 8007768:	61bb      	str	r3, [r7, #24]
   return(result);
 800776a:	69bb      	ldr	r3, [r7, #24]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d1e5      	bne.n	800773c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8007770:	2300      	movs	r3, #0
}
 8007772:	4618      	mov	r0, r3
 8007774:	3758      	adds	r7, #88	@ 0x58
 8007776:	46bd      	mov	sp, r7
 8007778:	bd80      	pop	{r7, pc}
 800777a:	bf00      	nop
 800777c:	0800798d 	.word	0x0800798d
 8007780:	08007ab9 	.word	0x08007ab9
 8007784:	08007af7 	.word	0x08007af7

08007788 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007788:	b480      	push	{r7}
 800778a:	b08f      	sub	sp, #60	@ 0x3c
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007796:	6a3b      	ldr	r3, [r7, #32]
 8007798:	e853 3f00 	ldrex	r3, [r3]
 800779c:	61fb      	str	r3, [r7, #28]
   return(result);
 800779e:	69fb      	ldr	r3, [r7, #28]
 80077a0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80077a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	461a      	mov	r2, r3
 80077ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80077b0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80077b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077b6:	e841 2300 	strex	r3, r2, [r1]
 80077ba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80077bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d1e6      	bne.n	8007790 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	3308      	adds	r3, #8
 80077c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	e853 3f00 	ldrex	r3, [r3]
 80077d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80077d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	3308      	adds	r3, #8
 80077e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077e2:	61ba      	str	r2, [r7, #24]
 80077e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077e6:	6979      	ldr	r1, [r7, #20]
 80077e8:	69ba      	ldr	r2, [r7, #24]
 80077ea:	e841 2300 	strex	r3, r2, [r1]
 80077ee:	613b      	str	r3, [r7, #16]
   return(result);
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d1e5      	bne.n	80077c2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2220      	movs	r2, #32
 80077fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80077fe:	bf00      	nop
 8007800:	373c      	adds	r7, #60	@ 0x3c
 8007802:	46bd      	mov	sp, r7
 8007804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007808:	4770      	bx	lr

0800780a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800780a:	b480      	push	{r7}
 800780c:	b095      	sub	sp, #84	@ 0x54
 800780e:	af00      	add	r7, sp, #0
 8007810:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800781a:	e853 3f00 	ldrex	r3, [r3]
 800781e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007822:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007826:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	461a      	mov	r2, r3
 800782e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007830:	643b      	str	r3, [r7, #64]	@ 0x40
 8007832:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007834:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007836:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007838:	e841 2300 	strex	r3, r2, [r1]
 800783c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800783e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007840:	2b00      	cmp	r3, #0
 8007842:	d1e6      	bne.n	8007812 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	3308      	adds	r3, #8
 800784a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800784c:	6a3b      	ldr	r3, [r7, #32]
 800784e:	e853 3f00 	ldrex	r3, [r3]
 8007852:	61fb      	str	r3, [r7, #28]
   return(result);
 8007854:	69fb      	ldr	r3, [r7, #28]
 8007856:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800785a:	f023 0301 	bic.w	r3, r3, #1
 800785e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	3308      	adds	r3, #8
 8007866:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007868:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800786a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800786c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800786e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007870:	e841 2300 	strex	r3, r2, [r1]
 8007874:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007878:	2b00      	cmp	r3, #0
 800787a:	d1e3      	bne.n	8007844 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007880:	2b01      	cmp	r3, #1
 8007882:	d118      	bne.n	80078b6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	e853 3f00 	ldrex	r3, [r3]
 8007890:	60bb      	str	r3, [r7, #8]
   return(result);
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	f023 0310 	bic.w	r3, r3, #16
 8007898:	647b      	str	r3, [r7, #68]	@ 0x44
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	461a      	mov	r2, r3
 80078a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80078a2:	61bb      	str	r3, [r7, #24]
 80078a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a6:	6979      	ldr	r1, [r7, #20]
 80078a8:	69ba      	ldr	r2, [r7, #24]
 80078aa:	e841 2300 	strex	r3, r2, [r1]
 80078ae:	613b      	str	r3, [r7, #16]
   return(result);
 80078b0:	693b      	ldr	r3, [r7, #16]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d1e6      	bne.n	8007884 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2220      	movs	r2, #32
 80078ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2200      	movs	r2, #0
 80078c2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2200      	movs	r2, #0
 80078c8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80078ca:	bf00      	nop
 80078cc:	3754      	adds	r7, #84	@ 0x54
 80078ce:	46bd      	mov	sp, r7
 80078d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d4:	4770      	bx	lr

080078d6 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80078d6:	b580      	push	{r7, lr}
 80078d8:	b090      	sub	sp, #64	@ 0x40
 80078da:	af00      	add	r7, sp, #0
 80078dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078e2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f003 0320 	and.w	r3, r3, #32
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d137      	bne.n	8007962 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80078f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078f4:	2200      	movs	r2, #0
 80078f6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80078fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	3308      	adds	r3, #8
 8007900:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007904:	e853 3f00 	ldrex	r3, [r3]
 8007908:	623b      	str	r3, [r7, #32]
   return(result);
 800790a:	6a3b      	ldr	r3, [r7, #32]
 800790c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007910:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007912:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	3308      	adds	r3, #8
 8007918:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800791a:	633a      	str	r2, [r7, #48]	@ 0x30
 800791c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800791e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007920:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007922:	e841 2300 	strex	r3, r2, [r1]
 8007926:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800792a:	2b00      	cmp	r3, #0
 800792c:	d1e5      	bne.n	80078fa <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800792e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	e853 3f00 	ldrex	r3, [r3]
 800793a:	60fb      	str	r3, [r7, #12]
   return(result);
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007942:	637b      	str	r3, [r7, #52]	@ 0x34
 8007944:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	461a      	mov	r2, r3
 800794a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800794c:	61fb      	str	r3, [r7, #28]
 800794e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007950:	69b9      	ldr	r1, [r7, #24]
 8007952:	69fa      	ldr	r2, [r7, #28]
 8007954:	e841 2300 	strex	r3, r2, [r1]
 8007958:	617b      	str	r3, [r7, #20]
   return(result);
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d1e6      	bne.n	800792e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007960:	e002      	b.n	8007968 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007962:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007964:	f7f9 fd08 	bl	8001378 <HAL_UART_TxCpltCallback>
}
 8007968:	bf00      	nop
 800796a:	3740      	adds	r7, #64	@ 0x40
 800796c:	46bd      	mov	sp, r7
 800796e:	bd80      	pop	{r7, pc}

08007970 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b084      	sub	sp, #16
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800797c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800797e:	68f8      	ldr	r0, [r7, #12]
 8007980:	f7ff f9b6 	bl	8006cf0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007984:	bf00      	nop
 8007986:	3710      	adds	r7, #16
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}

0800798c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b09c      	sub	sp, #112	@ 0x70
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007998:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f003 0320 	and.w	r3, r3, #32
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d171      	bne.n	8007a8c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80079a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079aa:	2200      	movs	r2, #0
 80079ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079b8:	e853 3f00 	ldrex	r3, [r3]
 80079bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80079be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80079c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	461a      	mov	r2, r3
 80079cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80079ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 80079d0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80079d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80079d6:	e841 2300 	strex	r3, r2, [r1]
 80079da:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80079dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d1e6      	bne.n	80079b0 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	3308      	adds	r3, #8
 80079e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079ec:	e853 3f00 	ldrex	r3, [r3]
 80079f0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80079f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079f4:	f023 0301 	bic.w	r3, r3, #1
 80079f8:	667b      	str	r3, [r7, #100]	@ 0x64
 80079fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	3308      	adds	r3, #8
 8007a00:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007a02:	647a      	str	r2, [r7, #68]	@ 0x44
 8007a04:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a06:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a08:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a0a:	e841 2300 	strex	r3, r2, [r1]
 8007a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d1e5      	bne.n	80079e2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	3308      	adds	r3, #8
 8007a1c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a20:	e853 3f00 	ldrex	r3, [r3]
 8007a24:	623b      	str	r3, [r7, #32]
   return(result);
 8007a26:	6a3b      	ldr	r3, [r7, #32]
 8007a28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a2c:	663b      	str	r3, [r7, #96]	@ 0x60
 8007a2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	3308      	adds	r3, #8
 8007a34:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007a36:	633a      	str	r2, [r7, #48]	@ 0x30
 8007a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a3e:	e841 2300 	strex	r3, r2, [r1]
 8007a42:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d1e5      	bne.n	8007a16 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007a4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a4c:	2220      	movs	r2, #32
 8007a4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a56:	2b01      	cmp	r3, #1
 8007a58:	d118      	bne.n	8007a8c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	e853 3f00 	ldrex	r3, [r3]
 8007a66:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	f023 0310 	bic.w	r3, r3, #16
 8007a6e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	461a      	mov	r2, r3
 8007a76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a78:	61fb      	str	r3, [r7, #28]
 8007a7a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a7c:	69b9      	ldr	r1, [r7, #24]
 8007a7e:	69fa      	ldr	r2, [r7, #28]
 8007a80:	e841 2300 	strex	r3, r2, [r1]
 8007a84:	617b      	str	r3, [r7, #20]
   return(result);
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d1e6      	bne.n	8007a5a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a8e:	2200      	movs	r2, #0
 8007a90:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a96:	2b01      	cmp	r3, #1
 8007a98:	d107      	bne.n	8007aaa <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007aa0:	4619      	mov	r1, r3
 8007aa2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007aa4:	f7ff f938 	bl	8006d18 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007aa8:	e002      	b.n	8007ab0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007aaa:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007aac:	f7f9 fc92 	bl	80013d4 <HAL_UART_RxCpltCallback>
}
 8007ab0:	bf00      	nop
 8007ab2:	3770      	adds	r7, #112	@ 0x70
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}

08007ab8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b084      	sub	sp, #16
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ac4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	2201      	movs	r2, #1
 8007aca:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d109      	bne.n	8007ae8 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007ada:	085b      	lsrs	r3, r3, #1
 8007adc:	b29b      	uxth	r3, r3
 8007ade:	4619      	mov	r1, r3
 8007ae0:	68f8      	ldr	r0, [r7, #12]
 8007ae2:	f7ff f919 	bl	8006d18 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007ae6:	e002      	b.n	8007aee <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8007ae8:	68f8      	ldr	r0, [r7, #12]
 8007aea:	f7ff f90b 	bl	8006d04 <HAL_UART_RxHalfCpltCallback>
}
 8007aee:	bf00      	nop
 8007af0:	3710      	adds	r7, #16
 8007af2:	46bd      	mov	sp, r7
 8007af4:	bd80      	pop	{r7, pc}

08007af6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007af6:	b580      	push	{r7, lr}
 8007af8:	b086      	sub	sp, #24
 8007afa:	af00      	add	r7, sp, #0
 8007afc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b02:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b0a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b12:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007b14:	697b      	ldr	r3, [r7, #20]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	689b      	ldr	r3, [r3, #8]
 8007b1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b1e:	2b80      	cmp	r3, #128	@ 0x80
 8007b20:	d109      	bne.n	8007b36 <UART_DMAError+0x40>
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	2b21      	cmp	r3, #33	@ 0x21
 8007b26:	d106      	bne.n	8007b36 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8007b30:	6978      	ldr	r0, [r7, #20]
 8007b32:	f7ff fe29 	bl	8007788 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007b36:	697b      	ldr	r3, [r7, #20]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	689b      	ldr	r3, [r3, #8]
 8007b3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b40:	2b40      	cmp	r3, #64	@ 0x40
 8007b42:	d109      	bne.n	8007b58 <UART_DMAError+0x62>
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	2b22      	cmp	r3, #34	@ 0x22
 8007b48:	d106      	bne.n	8007b58 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007b4a:	697b      	ldr	r3, [r7, #20]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8007b52:	6978      	ldr	r0, [r7, #20]
 8007b54:	f7ff fe59 	bl	800780a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007b58:	697b      	ldr	r3, [r7, #20]
 8007b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b5e:	f043 0210 	orr.w	r2, r3, #16
 8007b62:	697b      	ldr	r3, [r7, #20]
 8007b64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b68:	6978      	ldr	r0, [r7, #20]
 8007b6a:	f7f9 fd0f 	bl	800158c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b6e:	bf00      	nop
 8007b70:	3718      	adds	r7, #24
 8007b72:	46bd      	mov	sp, r7
 8007b74:	bd80      	pop	{r7, pc}

08007b76 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b76:	b580      	push	{r7, lr}
 8007b78:	b084      	sub	sp, #16
 8007b7a:	af00      	add	r7, sp, #0
 8007b7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b82:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	2200      	movs	r2, #0
 8007b88:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b8c:	68f8      	ldr	r0, [r7, #12]
 8007b8e:	f7f9 fcfd 	bl	800158c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b92:	bf00      	nop
 8007b94:	3710      	adds	r7, #16
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}

08007b9a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007b9a:	b580      	push	{r7, lr}
 8007b9c:	b088      	sub	sp, #32
 8007b9e:	af00      	add	r7, sp, #0
 8007ba0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	e853 3f00 	ldrex	r3, [r3]
 8007bae:	60bb      	str	r3, [r7, #8]
   return(result);
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bb6:	61fb      	str	r3, [r7, #28]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	461a      	mov	r2, r3
 8007bbe:	69fb      	ldr	r3, [r7, #28]
 8007bc0:	61bb      	str	r3, [r7, #24]
 8007bc2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc4:	6979      	ldr	r1, [r7, #20]
 8007bc6:	69ba      	ldr	r2, [r7, #24]
 8007bc8:	e841 2300 	strex	r3, r2, [r1]
 8007bcc:	613b      	str	r3, [r7, #16]
   return(result);
 8007bce:	693b      	ldr	r3, [r7, #16]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d1e6      	bne.n	8007ba2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2220      	movs	r2, #32
 8007bd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2200      	movs	r2, #0
 8007be0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f7f9 fbc8 	bl	8001378 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007be8:	bf00      	nop
 8007bea:	3720      	adds	r7, #32
 8007bec:	46bd      	mov	sp, r7
 8007bee:	bd80      	pop	{r7, pc}

08007bf0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b083      	sub	sp, #12
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007bf8:	bf00      	nop
 8007bfa:	370c      	adds	r7, #12
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c02:	4770      	bx	lr

08007c04 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b083      	sub	sp, #12
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007c0c:	bf00      	nop
 8007c0e:	370c      	adds	r7, #12
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr

08007c18 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b083      	sub	sp, #12
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007c20:	bf00      	nop
 8007c22:	370c      	adds	r7, #12
 8007c24:	46bd      	mov	sp, r7
 8007c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2a:	4770      	bx	lr

08007c2c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b085      	sub	sp, #20
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007c3a:	2b01      	cmp	r3, #1
 8007c3c:	d101      	bne.n	8007c42 <HAL_UARTEx_DisableFifoMode+0x16>
 8007c3e:	2302      	movs	r3, #2
 8007c40:	e027      	b.n	8007c92 <HAL_UARTEx_DisableFifoMode+0x66>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2201      	movs	r2, #1
 8007c46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2224      	movs	r2, #36	@ 0x24
 8007c4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	681a      	ldr	r2, [r3, #0]
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f022 0201 	bic.w	r2, r2, #1
 8007c68:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007c70:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2200      	movs	r2, #0
 8007c76:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	68fa      	ldr	r2, [r7, #12]
 8007c7e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2220      	movs	r2, #32
 8007c84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c90:	2300      	movs	r3, #0
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	3714      	adds	r7, #20
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr

08007c9e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c9e:	b580      	push	{r7, lr}
 8007ca0:	b084      	sub	sp, #16
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	6078      	str	r0, [r7, #4]
 8007ca6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007cae:	2b01      	cmp	r3, #1
 8007cb0:	d101      	bne.n	8007cb6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007cb2:	2302      	movs	r3, #2
 8007cb4:	e02d      	b.n	8007d12 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2201      	movs	r2, #1
 8007cba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2224      	movs	r2, #36	@ 0x24
 8007cc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	681a      	ldr	r2, [r3, #0]
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f022 0201 	bic.w	r2, r2, #1
 8007cdc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	689b      	ldr	r3, [r3, #8]
 8007ce4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	683a      	ldr	r2, [r7, #0]
 8007cee:	430a      	orrs	r2, r1
 8007cf0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f000 f850 	bl	8007d98 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	68fa      	ldr	r2, [r7, #12]
 8007cfe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2220      	movs	r2, #32
 8007d04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d10:	2300      	movs	r3, #0
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	3710      	adds	r7, #16
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}

08007d1a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007d1a:	b580      	push	{r7, lr}
 8007d1c:	b084      	sub	sp, #16
 8007d1e:	af00      	add	r7, sp, #0
 8007d20:	6078      	str	r0, [r7, #4]
 8007d22:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d2a:	2b01      	cmp	r3, #1
 8007d2c:	d101      	bne.n	8007d32 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007d2e:	2302      	movs	r3, #2
 8007d30:	e02d      	b.n	8007d8e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2201      	movs	r2, #1
 8007d36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2224      	movs	r2, #36	@ 0x24
 8007d3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	681a      	ldr	r2, [r3, #0]
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f022 0201 	bic.w	r2, r2, #1
 8007d58:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	689b      	ldr	r3, [r3, #8]
 8007d60:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	683a      	ldr	r2, [r7, #0]
 8007d6a:	430a      	orrs	r2, r1
 8007d6c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	f000 f812 	bl	8007d98 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	68fa      	ldr	r2, [r7, #12]
 8007d7a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2220      	movs	r2, #32
 8007d80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2200      	movs	r2, #0
 8007d88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d8c:	2300      	movs	r3, #0
}
 8007d8e:	4618      	mov	r0, r3
 8007d90:	3710      	adds	r7, #16
 8007d92:	46bd      	mov	sp, r7
 8007d94:	bd80      	pop	{r7, pc}
	...

08007d98 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b085      	sub	sp, #20
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d108      	bne.n	8007dba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2201      	movs	r2, #1
 8007dac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2201      	movs	r2, #1
 8007db4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007db8:	e031      	b.n	8007e1e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007dba:	2308      	movs	r3, #8
 8007dbc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007dbe:	2308      	movs	r3, #8
 8007dc0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	689b      	ldr	r3, [r3, #8]
 8007dc8:	0e5b      	lsrs	r3, r3, #25
 8007dca:	b2db      	uxtb	r3, r3
 8007dcc:	f003 0307 	and.w	r3, r3, #7
 8007dd0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	0f5b      	lsrs	r3, r3, #29
 8007dda:	b2db      	uxtb	r3, r3
 8007ddc:	f003 0307 	and.w	r3, r3, #7
 8007de0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007de2:	7bbb      	ldrb	r3, [r7, #14]
 8007de4:	7b3a      	ldrb	r2, [r7, #12]
 8007de6:	4911      	ldr	r1, [pc, #68]	@ (8007e2c <UARTEx_SetNbDataToProcess+0x94>)
 8007de8:	5c8a      	ldrb	r2, [r1, r2]
 8007dea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007dee:	7b3a      	ldrb	r2, [r7, #12]
 8007df0:	490f      	ldr	r1, [pc, #60]	@ (8007e30 <UARTEx_SetNbDataToProcess+0x98>)
 8007df2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007df4:	fb93 f3f2 	sdiv	r3, r3, r2
 8007df8:	b29a      	uxth	r2, r3
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007e00:	7bfb      	ldrb	r3, [r7, #15]
 8007e02:	7b7a      	ldrb	r2, [r7, #13]
 8007e04:	4909      	ldr	r1, [pc, #36]	@ (8007e2c <UARTEx_SetNbDataToProcess+0x94>)
 8007e06:	5c8a      	ldrb	r2, [r1, r2]
 8007e08:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007e0c:	7b7a      	ldrb	r2, [r7, #13]
 8007e0e:	4908      	ldr	r1, [pc, #32]	@ (8007e30 <UARTEx_SetNbDataToProcess+0x98>)
 8007e10:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007e12:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e16:	b29a      	uxth	r2, r3
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007e1e:	bf00      	nop
 8007e20:	3714      	adds	r7, #20
 8007e22:	46bd      	mov	sp, r7
 8007e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e28:	4770      	bx	lr
 8007e2a:	bf00      	nop
 8007e2c:	08007f0c 	.word	0x08007f0c
 8007e30:	08007f14 	.word	0x08007f14

08007e34 <memset>:
 8007e34:	4402      	add	r2, r0
 8007e36:	4603      	mov	r3, r0
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d100      	bne.n	8007e3e <memset+0xa>
 8007e3c:	4770      	bx	lr
 8007e3e:	f803 1b01 	strb.w	r1, [r3], #1
 8007e42:	e7f9      	b.n	8007e38 <memset+0x4>

08007e44 <__libc_init_array>:
 8007e44:	b570      	push	{r4, r5, r6, lr}
 8007e46:	4d0d      	ldr	r5, [pc, #52]	@ (8007e7c <__libc_init_array+0x38>)
 8007e48:	4c0d      	ldr	r4, [pc, #52]	@ (8007e80 <__libc_init_array+0x3c>)
 8007e4a:	1b64      	subs	r4, r4, r5
 8007e4c:	10a4      	asrs	r4, r4, #2
 8007e4e:	2600      	movs	r6, #0
 8007e50:	42a6      	cmp	r6, r4
 8007e52:	d109      	bne.n	8007e68 <__libc_init_array+0x24>
 8007e54:	4d0b      	ldr	r5, [pc, #44]	@ (8007e84 <__libc_init_array+0x40>)
 8007e56:	4c0c      	ldr	r4, [pc, #48]	@ (8007e88 <__libc_init_array+0x44>)
 8007e58:	f000 f826 	bl	8007ea8 <_init>
 8007e5c:	1b64      	subs	r4, r4, r5
 8007e5e:	10a4      	asrs	r4, r4, #2
 8007e60:	2600      	movs	r6, #0
 8007e62:	42a6      	cmp	r6, r4
 8007e64:	d105      	bne.n	8007e72 <__libc_init_array+0x2e>
 8007e66:	bd70      	pop	{r4, r5, r6, pc}
 8007e68:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e6c:	4798      	blx	r3
 8007e6e:	3601      	adds	r6, #1
 8007e70:	e7ee      	b.n	8007e50 <__libc_init_array+0xc>
 8007e72:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e76:	4798      	blx	r3
 8007e78:	3601      	adds	r6, #1
 8007e7a:	e7f2      	b.n	8007e62 <__libc_init_array+0x1e>
 8007e7c:	08007f24 	.word	0x08007f24
 8007e80:	08007f24 	.word	0x08007f24
 8007e84:	08007f24 	.word	0x08007f24
 8007e88:	08007f28 	.word	0x08007f28

08007e8c <memcpy>:
 8007e8c:	440a      	add	r2, r1
 8007e8e:	4291      	cmp	r1, r2
 8007e90:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e94:	d100      	bne.n	8007e98 <memcpy+0xc>
 8007e96:	4770      	bx	lr
 8007e98:	b510      	push	{r4, lr}
 8007e9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007ea2:	4291      	cmp	r1, r2
 8007ea4:	d1f9      	bne.n	8007e9a <memcpy+0xe>
 8007ea6:	bd10      	pop	{r4, pc}

08007ea8 <_init>:
 8007ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eaa:	bf00      	nop
 8007eac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007eae:	bc08      	pop	{r3}
 8007eb0:	469e      	mov	lr, r3
 8007eb2:	4770      	bx	lr

08007eb4 <_fini>:
 8007eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eb6:	bf00      	nop
 8007eb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007eba:	bc08      	pop	{r3}
 8007ebc:	469e      	mov	lr, r3
 8007ebe:	4770      	bx	lr
