-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cache_update_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    cache_out_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cache_out_V_ce0 : OUT STD_LOGIC;
    cache_out_V_we0 : OUT STD_LOGIC;
    cache_out_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    update_0_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    update_0_V_ce0 : OUT STD_LOGIC;
    update_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0) );
end;


architecture behav of cache_update_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal v_cache_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal v_cache_V_ce0 : STD_LOGIC;
    signal v_cache_V_q0 : STD_LOGIC_VECTOR (22 downto 0);
    signal i_fu_140_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_380 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln204_fu_162_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln204_reg_385 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln201_fu_134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln203_fu_202_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln203_reg_390 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln204_fu_214_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln204_reg_395 : STD_LOGIC_VECTOR (7 downto 0);
    signal j_fu_226_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_reg_403 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal sub_ln204_1_fu_269_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln204_1_reg_408 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln202_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_3_fu_300_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln203_3_reg_413 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln204_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln204_reg_418 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_fu_318_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal k_reg_426 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln203_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln203_4_fu_346_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_4_reg_436 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_0_reg_101 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_0_reg_112 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_0_reg_123 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal zext_ln204_9_fu_341_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln204_fu_356_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_10_fu_361_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_59_fu_150_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln204_fu_146_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln204_1_fu_158_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_60_fu_168_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_fu_184_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln203_8_fu_180_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln203_9_fu_192_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln203_fu_196_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_62_fu_206_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_fu_176_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln204_3_fu_236_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln204_1_fu_240_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_83_fu_245_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_84_fu_257_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln204_4_fu_253_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln204_5_fu_265_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln204_2_fu_232_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln203_fu_275_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln203_fu_280_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl5_cast_fu_284_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl6_cast_fu_292_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln204_8_fu_332_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln204_2_fu_336_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln204_7_fu_328_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln204_6_fu_324_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln204_3_fu_351_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln203_1_fu_365_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);

    component cache_update_1_v_lbW IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;



begin
    v_cache_V_U : component cache_update_1_v_lbW
    generic map (
        DataWidth => 23,
        AddressRange => 2880,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v_cache_V_address0,
        ce0 => v_cache_V_ce0,
        q0 => v_cache_V_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i_0_reg_101_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln202_fu_220_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_0_reg_101 <= i_reg_380;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_0_reg_101 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    j_0_reg_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln203_fu_312_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                j_0_reg_112 <= j_reg_403;
            elsif (((icmp_ln201_fu_134_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_0_reg_112 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    k_0_reg_123_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                k_0_reg_123 <= k_reg_426;
            elsif (((icmp_ln202_fu_220_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                k_0_reg_123 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln203_fu_312_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                add_ln203_4_reg_436 <= add_ln203_4_fu_346_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln201_fu_134_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                add_ln204_reg_385 <= add_ln204_fu_162_p2;
                    sext_ln203_reg_390(7 downto 1) <= sext_ln203_fu_202_p1(7 downto 1);
                    sub_ln204_reg_395(7 downto 3) <= sub_ln204_fu_214_p2(7 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_reg_380 <= i_fu_140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln202_fu_220_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_ln204_reg_418 <= icmp_ln204_fu_306_p2;
                    sub_ln203_3_reg_413(10 downto 3) <= sub_ln203_3_fu_300_p2(10 downto 3);
                    sub_ln204_1_reg_408(12 downto 3) <= sub_ln204_1_fu_269_p2(12 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                j_reg_403 <= j_fu_226_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                k_reg_426 <= k_fu_318_p2;
            end if;
        end if;
    end process;
    sext_ln203_reg_390(0) <= '0';
    sub_ln204_reg_395(2 downto 0) <= "000";
    sub_ln204_1_reg_408(2 downto 0) <= "000";
    sub_ln203_3_reg_413(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln201_fu_134_p2, ap_CS_fsm_state3, icmp_ln202_fu_220_p2, ap_CS_fsm_state4, icmp_ln203_fu_312_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln201_fu_134_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln202_fu_220_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln203_fu_312_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln203_4_fu_346_p2 <= std_logic_vector(unsigned(sub_ln203_3_reg_413) + unsigned(zext_ln204_7_fu_328_p1));
    add_ln203_fu_275_p2 <= std_logic_vector(signed(sext_ln203_reg_390) + signed(zext_ln204_2_fu_232_p1));
    add_ln204_1_fu_240_p2 <= std_logic_vector(unsigned(add_ln204_reg_385) + unsigned(zext_ln204_3_fu_236_p1));
    add_ln204_2_fu_336_p2 <= std_logic_vector(unsigned(sub_ln204_1_reg_408) + unsigned(zext_ln204_8_fu_332_p1));
    add_ln204_3_fu_351_p2 <= std_logic_vector(unsigned(sub_ln204_reg_395) + unsigned(zext_ln204_6_fu_324_p1));
    add_ln204_fu_162_p2 <= std_logic_vector(unsigned(zext_ln204_fu_146_p1) + unsigned(zext_ln204_1_fu_158_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln201_fu_134_p2)
    begin
        if ((((icmp_ln201_fu_134_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln201_fu_134_p2)
    begin
        if (((icmp_ln201_fu_134_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cache_out_V_address0 <= zext_ln203_10_fu_361_p1(10 - 1 downto 0);

    cache_out_V_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            cache_out_V_ce0 <= ap_const_logic_1;
        else 
            cache_out_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cache_out_V_d0 <= 
        update_0_V_q0 when (icmp_ln204_reg_418(0) = '1') else 
        sext_ln203_1_fu_365_p1;

    cache_out_V_we0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            cache_out_V_we0 <= ap_const_logic_1;
        else 
            cache_out_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    i_fu_140_p2 <= std_logic_vector(unsigned(i_0_reg_101) + unsigned(ap_const_lv3_1));
    icmp_ln201_fu_134_p2 <= "1" when (i_0_reg_101 = ap_const_lv3_4) else "0";
    icmp_ln202_fu_220_p2 <= "1" when (j_0_reg_112 = ap_const_lv3_6) else "0";
    icmp_ln203_fu_312_p2 <= "1" when (k_0_reg_123 = ap_const_lv5_18) else "0";
    icmp_ln204_fu_306_p2 <= "1" when (j_0_reg_112 = ap_const_lv3_5) else "0";
    j_fu_226_p2 <= std_logic_vector(unsigned(j_0_reg_112) + unsigned(ap_const_lv3_1));
    k_fu_318_p2 <= std_logic_vector(unsigned(k_0_reg_123) + unsigned(ap_const_lv5_1));
    p_shl5_cast_fu_284_p3 <= (trunc_ln203_fu_280_p1 & ap_const_lv5_0);
    p_shl6_cast_fu_292_p3 <= (add_ln203_fu_275_p2 & ap_const_lv3_0);
        sext_ln203_1_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(v_cache_V_q0),40));

        sext_ln203_fu_202_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln203_fu_196_p2),8));

        sext_ln204_fu_356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln204_3_fu_351_p2),64));

    sub_ln203_3_fu_300_p2 <= std_logic_vector(unsigned(p_shl5_cast_fu_284_p3) - unsigned(p_shl6_cast_fu_292_p3));
    sub_ln203_fu_196_p2 <= std_logic_vector(unsigned(zext_ln203_8_fu_180_p1) - unsigned(zext_ln203_9_fu_192_p1));
    sub_ln204_1_fu_269_p2 <= std_logic_vector(unsigned(zext_ln204_4_fu_253_p1) - unsigned(zext_ln204_5_fu_265_p1));
    sub_ln204_fu_214_p2 <= std_logic_vector(unsigned(tmp_62_fu_206_p3) - unsigned(zext_ln203_fu_176_p1));
    tmp_59_fu_150_p3 <= (i_0_reg_101 & ap_const_lv2_0);
    tmp_60_fu_168_p3 <= (i_0_reg_101 & ap_const_lv3_0);
    tmp_61_fu_184_p3 <= (i_0_reg_101 & ap_const_lv1_0);
    tmp_62_fu_206_p3 <= (i_0_reg_101 & ap_const_lv5_0);
    tmp_83_fu_245_p3 <= (add_ln204_1_fu_240_p2 & ap_const_lv5_0);
    tmp_84_fu_257_p3 <= (add_ln204_1_fu_240_p2 & ap_const_lv3_0);
    trunc_ln203_fu_280_p1 <= add_ln203_fu_275_p2(6 - 1 downto 0);
    update_0_V_address0 <= sext_ln204_fu_356_p1(7 - 1 downto 0);

    update_0_V_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            update_0_V_ce0 <= ap_const_logic_1;
        else 
            update_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v_cache_V_address0 <= zext_ln204_9_fu_341_p1(12 - 1 downto 0);

    v_cache_V_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v_cache_V_ce0 <= ap_const_logic_1;
        else 
            v_cache_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln203_10_fu_361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_4_reg_436),64));
    zext_ln203_8_fu_180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_60_fu_168_p3),7));
    zext_ln203_9_fu_192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_61_fu_184_p3),7));
    zext_ln203_fu_176_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_60_fu_168_p3),8));
    zext_ln204_1_fu_158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_59_fu_150_p3),6));
    zext_ln204_2_fu_232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_112),8));
    zext_ln204_3_fu_236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_112),6));
    zext_ln204_4_fu_253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_83_fu_245_p3),13));
    zext_ln204_5_fu_265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_84_fu_257_p3),13));
    zext_ln204_6_fu_324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_0_reg_123),8));
    zext_ln204_7_fu_328_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_0_reg_123),11));
    zext_ln204_8_fu_332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_0_reg_123),13));
    zext_ln204_9_fu_341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln204_2_fu_336_p2),64));
    zext_ln204_fu_146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_reg_101),6));
end behav;
