$date
	Sun Aug 27 14:02:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # en $end
$var reg 1 $ q $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
z"
0!
$end
#1000
1!
#2000
0!
#3000
1!
#4000
0!
#5000
0$
1!
0"
1#
#6000
0!
#7000
1$
1!
1"
#8000
0!
#9001
