[2025-09-18 07:18:24] START suite=qualcomm_srv trace=srv733_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv733_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2649920 heartbeat IPC: 3.774 cumulative IPC: 3.774 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5071754 heartbeat IPC: 4.129 cumulative IPC: 3.943 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5071754 cumulative IPC: 3.943 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5071754 cumulative IPC: 3.943 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13621940 heartbeat IPC: 1.17 cumulative IPC: 1.17 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 22116168 heartbeat IPC: 1.177 cumulative IPC: 1.173 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 30546908 heartbeat IPC: 1.186 cumulative IPC: 1.178 (Simulation time: 00 hr 04 min 37 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 39220018 heartbeat IPC: 1.153 cumulative IPC: 1.171 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 47698455 heartbeat IPC: 1.179 cumulative IPC: 1.173 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 56042843 heartbeat IPC: 1.198 cumulative IPC: 1.177 (Simulation time: 00 hr 07 min 53 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 64639745 heartbeat IPC: 1.163 cumulative IPC: 1.175 (Simulation time: 00 hr 09 min 01 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 73150371 heartbeat IPC: 1.175 cumulative IPC: 1.175 (Simulation time: 00 hr 10 min 06 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv733_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000014 cycles: 81811008 heartbeat IPC: 1.155 cumulative IPC: 1.173 (Simulation time: 00 hr 11 min 16 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 85360876 cumulative IPC: 1.171 (Simulation time: 00 hr 12 min 26 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 85360876 cumulative IPC: 1.171 (Simulation time: 00 hr 12 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv733_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.171 instructions: 100000000 cycles: 85360876
CPU 0 Branch Prediction Accuracy: 91.58% MPKI: 14.86 Average ROB Occupancy at Mispredict: 28.06
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2819
BRANCH_INDIRECT: 0.4197
BRANCH_CONDITIONAL: 12.48
BRANCH_DIRECT_CALL: 0.7097
BRANCH_INDIRECT_CALL: 0.5142
BRANCH_RETURN: 0.4547


====Backend Stall Breakdown====
ROB_STALL: 179672
LQ_STALL: 0
SQ_STALL: 592855


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 186.50388
REPLAY_LOAD: 87.46309
NON_REPLAY_LOAD: 15.509736

== Total ==
ADDR_TRANS: 24059
REPLAY_LOAD: 13032
NON_REPLAY_LOAD: 142581

== Counts ==
ADDR_TRANS: 129
REPLAY_LOAD: 149
NON_REPLAY_LOAD: 9193

cpu0->cpu0_STLB TOTAL        ACCESS:    1765944 HIT:    1760774 MISS:       5170 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1765944 HIT:    1760774 MISS:       5170 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 222.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8010750 HIT:    6880532 MISS:    1130218 MSHR_MERGE:      80971
cpu0->cpu0_L2C LOAD         ACCESS:    6210729 HIT:    5354640 MISS:     856089 MSHR_MERGE:      14576
cpu0->cpu0_L2C RFO          ACCESS:     542224 HIT:     406537 MISS:     135687 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     324878 HIT:     206236 MISS:     118642 MSHR_MERGE:      66395
cpu0->cpu0_L2C WRITE        ACCESS:     923595 HIT:     912021 MISS:      11574 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9324 HIT:       1098 MISS:       8226 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     362531 ISSUED:     198772 USEFUL:      13568 USELESS:       9604
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14434714 HIT:    8077900 MISS:    6356814 MSHR_MERGE:    1526188
cpu0->cpu0_L1I LOAD         ACCESS:   14434714 HIT:    8077900 MISS:    6356814 MSHR_MERGE:    1526188
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.92 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30479057 HIT:   26914923 MISS:    3564134 MSHR_MERGE:    1478603
cpu0->cpu0_L1D LOAD         ACCESS:   16871753 HIT:   15140121 MISS:    1731632 MSHR_MERGE:     351526
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     582388 HIT:     343789 MISS:     238599 MSHR_MERGE:      84738
cpu0->cpu0_L1D WRITE        ACCESS:   13014240 HIT:   11429678 MISS:    1584562 MSHR_MERGE:    1042322
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10676 HIT:       1335 MISS:       9341 MSHR_MERGE:         17
cpu0->cpu0_L1D PREFETCH REQUESTED:     832917 ISSUED:     582389 USEFUL:      33588 USELESS:      44752
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.72 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12078663 HIT:   10357367 MISS:    1721296 MSHR_MERGE:     864209
cpu0->cpu0_ITLB LOAD         ACCESS:   12078663 HIT:   10357367 MISS:    1721296 MSHR_MERGE:     864209
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.122 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28293547 HIT:   27085403 MISS:    1208144 MSHR_MERGE:     299287
cpu0->cpu0_DTLB LOAD         ACCESS:   28293547 HIT:   27085403 MISS:    1208144 MSHR_MERGE:     299287
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.159 cycles
cpu0->LLC TOTAL        ACCESS:    1253622 HIT:    1171762 MISS:      81860 MSHR_MERGE:       2435
cpu0->LLC LOAD         ACCESS:     841513 HIT:     817398 MISS:      24115 MSHR_MERGE:        341
cpu0->LLC RFO          ACCESS:     135686 HIT:      97120 MISS:      38566 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      52245 HIT:      38007 MISS:      14238 MSHR_MERGE:       2094
cpu0->LLC WRITE        ACCESS:     215952 HIT:     215535 MISS:        417 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8226 HIT:       3702 MISS:       4524 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 119.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4677
  ROW_BUFFER_MISS:      74328
  AVG DBUS CONGESTED CYCLE: 3.598
Channel 0 WQ ROW_BUFFER_HIT:       1707
  ROW_BUFFER_MISS:      35682
  FULL:          0
Channel 0 REFRESHES ISSUED:       7114

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       533643       404159        84209         4710
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          394          302          208
  STLB miss resolved @ L2C                0          373          394          327          126
  STLB miss resolved @ LLC                0          225          288         1994          858
  STLB miss resolved @ MEM                0            1          163         2158         2493

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156535        50091      1126714       129095          648
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          154          219           30
  STLB miss resolved @ L2C                0          223          151          155            2
  STLB miss resolved @ LLC                0           57          187          443           84
  STLB miss resolved @ MEM                0            0           94          294          143
[2025-09-18 07:30:50] END   suite=qualcomm_srv trace=srv733_ap (rc=0)
