@W: FA239 :"e:\git\my_projects\fpga\verilog\spi\spi.v":167:6:167:9|ROM clkcnt_3[9:8] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\git\my_projects\fpga\verilog\spi\spi.v":167:6:167:9|ROM clkcnt_3[6:0] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\git\my_projects\fpga\verilog\spi\spi.v":167:6:167:9|ROM clkcnt_3[9:8] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\git\my_projects\fpga\verilog\spi\spi.v":167:6:167:9|ROM clkcnt_3[6:0] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: MT420 |Found inferred clock SPI|clk_i with period 1000.00ns. Please declare a user-defined clock on object "p:clk_i"
