<?xml version="1.0"?>
<block name="add_constraint_file_sdc_post_synth.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:a9fc9f5feae03da87bc67c9361bd62f56f4cda8da08da76e8a7293de0044ca26" atom_netlist_id="SHA256:e5e4ec135a0e09c65148a08e28c765a94f02b00ed4484f4b303be89a002f3b4e">
	<inputs>clk reset up_down</inputs>
	<outputs>out:counter[3] out:counter[2] out:counter[1] out:counter[0]</outputs>
	<clocks>clk</clocks>
	<block name="$abc$327$li3_li3" instance="clb[0]" mode="default">
		<inputs>
			<port name="I30">up_down counter[0] open open open open open open counter[1] open open open</port>
			<port name="I20">open open open open open open open open open open open counter[2]</port>
			<port name="I10">counter[3] open open open open open open open $abc$327$li2_li2 open open open</port>
			<port name="I00">open open open open open open open open open open $abc$327$li0_li0 open</port>
			<port name="IS0">open open open open open reset</port>
			<port name="cin">open</port>
			<port name="cascdn_i">open</port>
			<port name="cascup_i">$abc$327$li1_li1</port>
			<port name="sc_in">open open</port>
		</inputs>
		<outputs>
			<port name="O0">open open open open open open open open open open open open open fle_wrapper[0].out[13]-&gt;outputs open fle_wrapper[0].out[15]-&gt;outputs fle_wrapper[0].out[16]-&gt;outputs open fle_wrapper[0].out[18]-&gt;outputs fle_wrapper[0].out[19]-&gt;outputs open fle_wrapper[0].out[21]-&gt;outputs fle_wrapper[0].out[22]-&gt;outputs open</port>
			<port name="cout">open</port>
			<port name="cascdn_o">open</port>
			<port name="cascup_o">open</port>
			<port name="sc_out">open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clk open open open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$327$li3_li3" instance="fle_wrapper[0]" mode="default">
			<inputs>
				<port name="II">open open open open open open open open open open open open open open open open open open open open open open open open clb.I00[10]-&gt;II_0_24 open open open open open fle_wrapper[0].out[2]-&gt;II_0_30 open open open clb.I30[1]-&gt;II_0_34 open clb.I30[1]-&gt;II_0_36 clb.I10[8]-&gt;II_0_37 open clb.I30[0]-&gt;II_0_39 clb.I30[8]-&gt;II_0_40 open clb.I30[8]-&gt;II_0_42 clb.I10[0]-&gt;II_0_43 clb.I20[11]-&gt;II_0_44 clb.I30[1]-&gt;II_0_45 clb.I30[0]-&gt;II_0_46 open</port>
				<port name="SS">open open open open open clb.IS0[5]-&gt;is0_inputs</port>
				<port name="cin">open</port>
				<port name="clk">clb.clk[3]-&gt;clock_muxes</port>
				<port name="cascdn_i">open</port>
				<port name="cascup_i">clb.cascup_i[0]-&gt;direct_cascup_i</port>
				<port name="sc_in">open open</port>
			</inputs>
			<outputs>
				<port name="out">open open comb_block[0].o6[0]-&gt;direct_o6_output_0 open open open open open open open open open open ff_wrap[0].out_dn[4]-&gt;out_complete_dn_4 open comb_block[0].out0[5]-&gt;out_complete_up_5 ff_wrap[0].out_dn[5]-&gt;out_complete_dn_5 open comb_block[0].out0[6]-&gt;out_complete_up_6 ff_wrap[0].out_dn[6]-&gt;out_complete_dn_6 open comb_block[0].out0[7]-&gt;out_complete_up_7 ff_wrap[0].out_dn[7]-&gt;out_complete_dn_7 open</port>
				<port name="cout">open</port>
				<port name="cascdn_o">open</port>
				<port name="cascup_o">open</port>
				<port name="sc_out">open open</port>
			</outputs>
			<clocks />
			<block name="$abc$327$li3_li3" instance="comb_block[0]" mode="default">
				<inputs>
					<port name="II">open open open open open open open open open open open open open open open open open open open open open open open open fle_wrapper.II[24]-&gt;in_direct open open open open open fle_wrapper.II[30]-&gt;in_direct open open open fle_wrapper.II[34]-&gt;in_direct open fle_wrapper.II[36]-&gt;in_direct fle_wrapper.II[37]-&gt;in_direct open fle_wrapper.II[39]-&gt;in_direct fle_wrapper.II[40]-&gt;in_direct open fle_wrapper.II[42]-&gt;in_direct fle_wrapper.II[43]-&gt;in_direct fle_wrapper.II[44]-&gt;in_direct fle_wrapper.II[45]-&gt;in_direct fle_wrapper.II[46]-&gt;in_direct open</port>
					<port name="cin">open</port>
					<port name="cascdn_i">open</port>
					<port name="cascup_i">fle_wrapper.cascup_i[0]-&gt;direct_cascup_i</port>
				</inputs>
				<outputs>
					<port name="out0">open open open open open lut_block[0].o5_up[5]-&gt;out_mux0_5 lut_block[0].o5_up[6]-&gt;out_mux0_6 lut_block[0].o5_up[7]-&gt;out_mux0_7</port>
					<port name="o6">lut_block[0].o6[0]-&gt;direct_comb_block_o6 open open open open open open open</port>
					<port name="out1">open open open open lut_block[0].o5_dn[4]-&gt;out_mux1_4 lut_block[0].o5_dn[5]-&gt;out_mux1_5 lut_block[0].o5_dn[6]-&gt;out_mux1_6 lut_block[0].o5_dn[7]-&gt;out_mux1_7</port>
					<port name="cout">open</port>
					<port name="cascdn_o">open</port>
					<port name="cascup_o">open</port>
				</outputs>
				<clocks />
				<block name="$abc$327$li3_li3" instance="lut_block[0]" mode="default">
					<inputs>
						<port name="II">open open open open open open open open open open open open open open open open open open open open open open open open comb_block.II[24]-&gt;direct_II open open open open open comb_block.II[30]-&gt;direct_II open open open comb_block.II[34]-&gt;direct_II open comb_block.II[36]-&gt;direct_II comb_block.II[37]-&gt;direct_II open comb_block.II[39]-&gt;direct_II comb_block.II[40]-&gt;direct_II open comb_block.II[42]-&gt;direct_II comb_block.II[43]-&gt;direct_II comb_block.II[44]-&gt;direct_II comb_block.II[45]-&gt;direct_II comb_block.II[46]-&gt;direct_II open</port>
						<port name="cascdn_i">open</port>
						<port name="cascup_i">comb_block.cascup_i[0]-&gt;direct_cascup_i</port>
					</inputs>
					<outputs>
						<port name="o4_up_1">open open open open open open open open</port>
						<port name="o4_up_2">open open open open open open open open</port>
						<port name="o4_dn_1">open open open open open open open open</port>
						<port name="o4_dn_2">open open open open open open open open</port>
						<port name="o5_up">open open open open open frac_lut[5].o5_up[0]-&gt;direct_out5_0 frac_lut[6].o5_up[0]-&gt;direct_out5_0 frac_lut[7].o5_up[0]-&gt;direct_out5_0</port>
						<port name="o5_dn">open open open open frac_lut[4].o5_dn[0]-&gt;direct_out5_1 frac_lut[5].o5_dn[0]-&gt;direct_out5_1 frac_lut[6].o5_dn[0]-&gt;direct_out5_1 frac_lut[7].o5_dn[0]-&gt;direct_out5_1</port>
						<port name="o6">frac_lut[0].o6[0]-&gt;direct_out6 open open open open open open open</port>
						<port name="cascdn_o">open</port>
						<port name="cascup_o">open</port>
					</outputs>
					<clocks />
					<block name="open" instance="frac_lut[0]" mode="default" pb_type_num_modes="1">
						<inputs>
							<port name="II">open open open open open open</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">lut_block.cascup_i[0]-&gt;direct_casc_up_in</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">open</port>
							<port name="o5_dn">open</port>
							<port name="o6">mux_wrap[0].o6[0]-&gt;direct_o6</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="open" instance="mux_wrap[0]" mode="lut6_mode" pb_type_num_modes="4">
							<inputs>
								<port name="II">open open open open open frac_lut.cascup_i[0]-&gt;mux_lut_in5</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">open</port>
								<port name="o5_dn">open</port>
								<port name="o6">lut6[0].out[0]-&gt;direct_out6</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="open" instance="lut6[0]" mode="wire" pb_type_num_modes="2">
								<inputs>
									<port name="in">open open open open open mux_wrap.II[5]-&gt;direct_in</port>
								</inputs>
								<outputs>
									<port name="out">lut6[0].in[5]-&gt;complete:lut6</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
					<block name="open" instance="frac_lut[1]" />
					<block name="open" instance="frac_lut[2]" />
					<block name="open" instance="frac_lut[3]" />
					<block name="open" instance="frac_lut[4]" mode="default" pb_type_num_modes="1">
						<inputs>
							<port name="II">lut_block.II[24]-&gt;direct_in open open open open open</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">open</port>
							<port name="o5_dn">mux_wrap[0].o5_dn[0]-&gt;direct_o5_dn</port>
							<port name="o6">open</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="open" instance="mux_wrap[0]" mode="lut5_mode" pb_type_num_modes="4">
							<inputs>
								<port name="II">frac_lut.II[0]-&gt;direct_II open open open open open</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">open</port>
								<port name="o5_dn">lut5[1].out[0]-&gt;direct_out5_dn</port>
								<port name="o6">open</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="open" instance="lut5[0]" />
							<block name="open" instance="lut5[1]" mode="wire" pb_type_num_modes="2">
								<inputs>
									<port name="in">mux_wrap.II[0]-&gt;direct_in_lut4_1 open open open open</port>
								</inputs>
								<outputs>
									<port name="out">lut5[1].in[0]-&gt;complete:lut5</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
					<block name="$abc$327$li0_li0" instance="frac_lut[5]" mode="default">
						<inputs>
							<port name="II">lut_block.II[30]-&gt;direct_in open open open lut_block.II[34]-&gt;direct_in open</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">mux_wrap[0].o5_up[0]-&gt;direct_o5_up</port>
							<port name="o5_dn">mux_wrap[0].o5_dn[0]-&gt;direct_o5_dn</port>
							<port name="o6">open</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="$abc$327$li0_li0" instance="mux_wrap[0]" mode="lut5_mode">
							<inputs>
								<port name="II">frac_lut.II[0]-&gt;direct_II open open open frac_lut.II[4]-&gt;direct_II open</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">lut5[0].out[0]-&gt;direct_out5_up</port>
								<port name="o5_dn">lut5[1].out[0]-&gt;direct_out5_dn</port>
								<port name="o6">open</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="$abc$327$li0_li0" instance="lut5[0]" mode="lut5">
								<inputs>
									<port name="in">open open open open mux_wrap.II[4]-&gt;direct_in_lut4_0</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="$abc$327$li0_li0" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
										<port_rotation_map name="in">open open open open 0</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">$abc$327$li0_li0</port>
									</outputs>
									<clocks />
								</block>
							</block>
							<block name="open" instance="lut5[1]" mode="wire" pb_type_num_modes="2">
								<inputs>
									<port name="in">mux_wrap.II[0]-&gt;direct_in_lut4_1 open open open open</port>
								</inputs>
								<outputs>
									<port name="out">lut5[1].in[0]-&gt;complete:lut5</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
					<block name="$abc$327$li1_li1" instance="frac_lut[6]" mode="default">
						<inputs>
							<port name="II">lut_block.II[36]-&gt;direct_in lut_block.II[37]-&gt;direct_in open lut_block.II[39]-&gt;direct_in lut_block.II[40]-&gt;direct_in open</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">mux_wrap[0].o5_up[0]-&gt;direct_o5_up</port>
							<port name="o5_dn">mux_wrap[0].o5_dn[0]-&gt;direct_o5_dn</port>
							<port name="o6">open</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="$abc$327$li1_li1" instance="mux_wrap[0]" mode="lut5_mode">
							<inputs>
								<port name="II">frac_lut.II[0]-&gt;direct_II frac_lut.II[1]-&gt;direct_II open frac_lut.II[3]-&gt;direct_II frac_lut.II[4]-&gt;direct_II open</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">lut5[0].out[0]-&gt;direct_out5_up</port>
								<port name="o5_dn">lut5[1].out[0]-&gt;direct_out5_dn</port>
								<port name="o6">open</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="$abc$327$li1_li1" instance="lut5[0]" mode="lut5">
								<inputs>
									<port name="in">mux_wrap.II[0]-&gt;direct_in_lut4_0 open open mux_wrap.II[3]-&gt;direct_in_lut4_0 mux_wrap.II[4]-&gt;direct_in_lut4_0</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="$abc$327$li1_li1" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
										<port_rotation_map name="in">1 open open 2 0</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">$abc$327$li1_li1</port>
									</outputs>
									<clocks />
								</block>
							</block>
							<block name="open" instance="lut5[1]" mode="wire" pb_type_num_modes="2">
								<inputs>
									<port name="in">open mux_wrap.II[1]-&gt;direct_in_lut4_1 open open open</port>
								</inputs>
								<outputs>
									<port name="out">lut5[1].in[1]-&gt;complete:lut5</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
					<block name="$abc$327$li3_li3" instance="frac_lut[7]" mode="default">
						<inputs>
							<port name="II">lut_block.II[42]-&gt;direct_in lut_block.II[43]-&gt;direct_in lut_block.II[44]-&gt;direct_in lut_block.II[45]-&gt;direct_in lut_block.II[46]-&gt;direct_in open</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">mux_wrap[0].o5_up[0]-&gt;direct_o5_up</port>
							<port name="o5_dn">mux_wrap[0].o5_dn[0]-&gt;direct_o5_dn</port>
							<port name="o6">open</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="$abc$327$li3_li3" instance="mux_wrap[0]" mode="lut5_mode">
							<inputs>
								<port name="II">frac_lut.II[0]-&gt;direct_II frac_lut.II[1]-&gt;direct_II frac_lut.II[2]-&gt;direct_II frac_lut.II[3]-&gt;direct_II frac_lut.II[4]-&gt;direct_II open</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">lut5[0].out[0]-&gt;direct_out5_up</port>
								<port name="o5_dn">lut5[1].out[0]-&gt;direct_out5_dn</port>
								<port name="o6">open</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="$abc$327$li2_li2" instance="lut5[0]" mode="lut5">
								<inputs>
									<port name="in">mux_wrap.II[0]-&gt;direct_in_lut4_0 open mux_wrap.II[2]-&gt;direct_in_lut4_0 mux_wrap.II[3]-&gt;direct_in_lut4_0 mux_wrap.II[4]-&gt;direct_in_lut4_0</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="$abc$327$li2_li2" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
										<port_rotation_map name="in">0 open 1 2 3</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">$abc$327$li2_li2</port>
									</outputs>
									<clocks />
								</block>
							</block>
							<block name="$abc$327$li3_li3" instance="lut5[1]" mode="lut5">
								<inputs>
									<port name="in">mux_wrap.II[0]-&gt;direct_in_lut4_1 mux_wrap.II[1]-&gt;direct_in_lut4_1 mux_wrap.II[2]-&gt;direct_in_lut4_1 mux_wrap.II[3]-&gt;direct_in_lut4_1 mux_wrap.II[4]-&gt;direct_in_lut4_1</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="$abc$327$li3_li3" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
										<port_rotation_map name="in">0 1 2 3 4</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">$abc$327$li3_li3</port>
									</outputs>
									<clocks />
								</block>
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="fa_2bit_block[0]" />
			</block>
			<block name="counter[3]" instance="ff_wrap[0]" mode="default">
				<inputs>
					<port name="o_up">open open open open open open open open</port>
					<port name="o_dn">open open open open comb_block[0].out1[4]-&gt;direct_out1 comb_block[0].out1[5]-&gt;direct_out1 comb_block[0].out1[6]-&gt;direct_out1 comb_block[0].out1[7]-&gt;direct_out1</port>
					<port name="reset">open open fle_wrapper.SS[5]-&gt;reset_mux open</port>
					<port name="enable">open open open open</port>
					<port name="sc_in">open open</port>
				</inputs>
				<outputs>
					<port name="out_up">open open open open open open open open</port>
					<port name="out_dn">open open open open ff_half[1].out[4]-&gt;ff_out_dn_4 ff_half[1].out[5]-&gt;ff_out_dn_5 ff_half[1].out[6]-&gt;ff_out_dn_6 ff_half[1].out[7]-&gt;ff_out_dn_7</port>
					<port name="sc_out">open open</port>
				</outputs>
				<clocks>
					<port name="clock">fle_wrapper.clk[0]-&gt;clock_mux</port>
				</clocks>
				<block name="open" instance="ff_half[0]" />
				<block name="counter[3]" instance="ff_half[1]" mode="posedge_flop_flop_mode">
					<inputs>
						<port name="in">open open open open ff_wrap.o_dn[4]-&gt;even_input_1 ff_wrap.o_dn[5]-&gt;even_input_1 ff_wrap.o_dn[6]-&gt;even_input_1 ff_wrap.o_dn[7]-&gt;even_input_1</port>
						<port name="reset">ff_wrap.reset[2]-&gt;direct_reset_dn</port>
						<port name="enable">open</port>
						<port name="sc_in">open open</port>
					</inputs>
					<outputs>
						<port name="out">open open open open flop_quad[1].Q[0]-&gt;direct_q flop_quad[1].Q[1]-&gt;direct_q flop_quad[1].Q[2]-&gt;direct_q flop_quad[1].Q[3]-&gt;direct_q</port>
						<port name="sc_out">open open</port>
					</outputs>
					<clocks>
						<port name="clock">ff_wrap.clock[0]-&gt;direct_clock_dn</port>
					</clocks>
					<block name="open" instance="flop_quad[0]" />
					<block name="counter[3]" instance="flop_quad[1]" mode="async_reset_no_enable">
						<inputs>
							<port name="DIN">ff_half.in[4]-&gt;direct_in ff_half.in[5]-&gt;direct_in ff_half.in[6]-&gt;direct_in ff_half.in[7]-&gt;direct_in</port>
							<port name="RESET">ff_half.reset[0]-&gt;direct_reset</port>
							<port name="ENABLE">open</port>
						</inputs>
						<outputs>
							<port name="Q">DFFR[0].Q[0]-&gt;direct_q DFFR[1].Q[0]-&gt;direct_q DFFR[2].Q[0]-&gt;direct_q DFFR[3].Q[0]-&gt;direct_q</port>
						</outputs>
						<clocks>
							<port name="CLOCK">ff_half.clock[0]-&gt;direct_clock</port>
						</clocks>
						<block name="counter[0]" instance="DFFR[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">flop_quad.DIN[0]-&gt;direct_din</port>
								<port name="R">flop_quad.RESET[0]-&gt;direct_reset</port>
							</inputs>
							<outputs>
								<port name="Q">counter[0]</port>
							</outputs>
							<clocks>
								<port name="C">flop_quad.CLOCK[0]-&gt;direct_clock</port>
							</clocks>
						</block>
						<block name="counter[1]" instance="DFFR[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">flop_quad.DIN[1]-&gt;direct_din</port>
								<port name="R">flop_quad.RESET[0]-&gt;direct_reset</port>
							</inputs>
							<outputs>
								<port name="Q">counter[1]</port>
							</outputs>
							<clocks>
								<port name="C">flop_quad.CLOCK[0]-&gt;direct_clock</port>
							</clocks>
						</block>
						<block name="counter[2]" instance="DFFR[2]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">flop_quad.DIN[2]-&gt;direct_din</port>
								<port name="R">flop_quad.RESET[0]-&gt;direct_reset</port>
							</inputs>
							<outputs>
								<port name="Q">counter[2]</port>
							</outputs>
							<clocks>
								<port name="C">flop_quad.CLOCK[0]-&gt;direct_clock</port>
							</clocks>
						</block>
						<block name="counter[3]" instance="DFFR[3]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">flop_quad.DIN[3]-&gt;direct_din</port>
								<port name="R">flop_quad.RESET[0]-&gt;direct_reset</port>
							</inputs>
							<outputs>
								<port name="Q">counter[3]</port>
							</outputs>
							<clocks>
								<port name="C">flop_quad.CLOCK[0]-&gt;direct_clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="out:counter[3]" instance="io[1]" mode="io_output">
		<inputs>
			<port name="f2a_i">counter[3]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:counter[3]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:counter[3]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:counter[2]" instance="io[2]" mode="io_output">
		<inputs>
			<port name="f2a_i">counter[2]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:counter[2]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:counter[2]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:counter[1]" instance="io[3]" mode="io_output">
		<inputs>
			<port name="f2a_i">counter[1]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:counter[1]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:counter[1]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:counter[0]" instance="io[4]" mode="io_output">
		<inputs>
			<port name="f2a_i">counter[0]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:counter[0]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:counter[0]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="clk" instance="io[5]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="clk" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="clk" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">clk</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="reset" instance="io[6]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="reset" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="reset" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">reset</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="up_down" instance="io[7]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="up_down" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="up_down" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">up_down</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
</block>
