INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Progetti_Xilinx/11_Robertson/11_Robertson.sim/sim_1/synth/timing/xsim/simulation_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_multiplier
INFO: [VRFC 10-311] analyzing module ButtonDebouncer
INFO: [VRFC 10-311] analyzing module ButtonDebouncer_0
INFO: [VRFC 10-311] analyzing module Divisore_freq
INFO: [VRFC 10-311] analyzing module Multiplier_on_board
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module counter_mod8
INFO: [VRFC 10-311] analyzing module register_1
INFO: [VRFC 10-311] analyzing module register_8
INFO: [VRFC 10-311] analyzing module register_8_1
INFO: [VRFC 10-311] analyzing module register_8_2
INFO: [VRFC 10-311] analyzing module glbl
