INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:39:39 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.239ns  (required time - arrival time)
  Source:                 buffer14/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.835ns period=3.670ns})
  Destination:            buffer7/dataReg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.835ns period=3.670ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.670ns  (clk rise@3.670ns - clk rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.598ns (16.252%)  route 3.081ns (83.748%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.153 - 3.670 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1292, unset)         0.508     0.508    buffer14/fifo/clk
    SLICE_X6Y99          FDRE                                         r  buffer14/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer14/fifo/Empty_reg/Q
                         net (fo=15, routed)          0.444     1.206    buffer14/fifo/Empty_reg_0
    SLICE_X4Y99          LUT4 (Prop_lut4_I0_O)        0.043     1.249 f  buffer14/fifo/transmitValue_i_4__5/O
                         net (fo=27, routed)          0.438     1.688    buffer14/fifo/Empty_reg_1
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.043     1.731 f  buffer14/fifo/start_ready_INST_0_i_16/O
                         net (fo=25, routed)          0.367     2.097    buffer14/fifo/transmitValue_reg_1
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.043     2.140 f  buffer14/fifo/transmitValue_i_2__26/O
                         net (fo=4, routed)           0.439     2.579    buffer18/control/cond_br13_trueOut_valid
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.043     2.622 r  buffer18/control/transmitValue_i_5__1/O
                         net (fo=3, routed)           0.311     2.933    fork2/control/generateBlocks[0].regblock/transmitValue_reg_4
    SLICE_X9Y101         LUT6 (Prop_lut6_I2_O)        0.043     2.976 r  fork2/control/generateBlocks[0].regblock/transmitValue_i_2__18/O
                         net (fo=3, routed)           0.325     3.301    fork6/control/generateBlocks[2].regblock/transmitValue_reg_1
    SLICE_X9Y103         LUT3 (Prop_lut3_I2_O)        0.043     3.344 r  fork6/control/generateBlocks[2].regblock/fullReg_i_9/O
                         net (fo=1, routed)           0.222     3.566    fork6/control/generateBlocks[6].regblock/blockStopArray[0]
    SLICE_X11Y103        LUT6 (Prop_lut6_I4_O)        0.043     3.609 f  fork6/control/generateBlocks[6].regblock/fullReg_i_3__7/O
                         net (fo=21, routed)          0.204     3.813    control_merge0/tehb/control/dataReg_reg[0]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.043     3.856 r  control_merge0/tehb/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.332     4.187    buffer7/E[0]
    SLICE_X8Y101         FDRE                                         r  buffer7/dataReg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.670     3.670 r  
                                                      0.000     3.670 r  clk (IN)
                         net (fo=1292, unset)         0.483     4.153    buffer7/clk
    SLICE_X8Y101         FDRE                                         r  buffer7/dataReg_reg[24]/C
                         clock pessimism              0.000     4.153    
                         clock uncertainty           -0.035     4.117    
    SLICE_X8Y101         FDRE (Setup_fdre_C_CE)      -0.169     3.948    buffer7/dataReg_reg[24]
  -------------------------------------------------------------------
                         required time                          3.948    
                         arrival time                          -4.187    
  -------------------------------------------------------------------
                         slack                                 -0.239    




