verilog xil_defaultlib --include "../../../../lab4.srcs/sources_1/bd/block_diagram/ipshared/ec67/hdl" --include "../../../../lab4.srcs/sources_1/bd/block_diagram/ipshared/5bb9/hdl/verilog" --include "../../../../lab4.srcs/sources_1/bd/block_diagram/ipshared/70fd/hdl" \
"../../../bd/block_diagram/ip/block_diagram_processing_system7_0_0/block_diagram_processing_system7_0_0_sim_netlist.v" \
"../../../bd/block_diagram/ip/block_diagram_axi_gpio_0_0/block_diagram_axi_gpio_0_0_sim_netlist.v" \
"../../../bd/block_diagram/ip/block_diagram_rst_ps7_0_100M_0/block_diagram_rst_ps7_0_100M_0_sim_netlist.v" \
"../../../bd/block_diagram/ip/block_diagram_axi_gpio_0_1/block_diagram_axi_gpio_0_1_sim_netlist.v" \
"../../../bd/block_diagram/ipshared/f78f/hdl/xmult_ip_v1_0_S_AXI.v" \
"../../../bd/block_diagram/ipshared/f78f/hdl/xmult_ip_v1_0.v" \
"../../../bd/block_diagram/ip/block_diagram_xmult_ip_0_0/sim/block_diagram_xmult_ip_0_0.v" \
"../../../bd/block_diagram/ip/block_diagram_xbar_0/block_diagram_xbar_0_sim_netlist.v" \
"../../../bd/block_diagram/sim/block_diagram.v" \
"../../../bd/block_diagram/ip/block_diagram_auto_pc_0/block_diagram_auto_pc_0_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

nosort
