
*** Running vivado
    with args -log Expanding_Layer.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Expanding_Layer.tcl -notrace



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Expanding_Layer.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1461.184 ; gain = 160.141
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github_Portfolio/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top Expanding_Layer -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'd:/Github_Portfolio/Expanding_Layer_19.1/Expanding_Layer_19.1.gen/sources_1/ip/expand_fifo_generator_1/expand_fifo_generator_1.dcp' for cell 'out_buffer'
INFO: [Project 1-454] Reading design checkpoint 'd:/Github_Portfolio/Expanding_Layer_19.1/Expanding_Layer_19.1.gen/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1.dcp' for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2509.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 794 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Github_Portfolio/Expanding_Layer_19.1/Expanding_Layer_19.1.gen/sources_1/ip/expand_fifo_generator_1/expand_fifo_generator_1.xdc] for cell 'out_buffer/U0'
Finished Parsing XDC File [d:/Github_Portfolio/Expanding_Layer_19.1/Expanding_Layer_19.1.gen/sources_1/ip/expand_fifo_generator_1/expand_fifo_generator_1.xdc] for cell 'out_buffer/U0'
Parsing XDC File [D:/Github_Portfolio/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/constrs_1/imports/bin/zcu102.xdc]
create_clock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2774.586 ; gain = 34.828
Finished Parsing XDC File [D:/Github_Portfolio/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/constrs_1/imports/bin/zcu102.xdc]
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.085 . Memory (MB): peak = 2776.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 292 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 192 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 100 instances

13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 2776.598 ; gain = 1239.148
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2024.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2805.633 ; gain = 29.035

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 104d1bc89

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 3175.277 ; gain = 369.645

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3012 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e5ef4554

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3549.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Retarget, 9 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c73a04c2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3549.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 9 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11ae3b63e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3549.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Sweep, 32 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 11ae3b63e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3549.129 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10500c098

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3549.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10500c098

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3549.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               8  |                                              9  |
|  Constant propagation         |               0  |               0  |                                              9  |
|  Sweep                        |               0  |               1  |                                             32  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             11  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 3549.129 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10500c098

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3549.129 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1946a1b2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 4271.191 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1946a1b2

Time (s): cpu = 00:01:35 ; elapsed = 00:01:04 . Memory (MB): peak = 4271.191 ; gain = 722.062

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1946a1b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4271.191 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4271.191 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: ed60ffa3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4271.191 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:37 ; elapsed = 00:01:47 . Memory (MB): peak = 4271.191 ; gain = 1494.594
INFO: [runtcl-4] Executing : report_drc -file Expanding_Layer_drc_opted.rpt -pb Expanding_Layer_drc_opted.pb -rpx Expanding_Layer_drc_opted.rpx
Command: report_drc -file Expanding_Layer_drc_opted.rpt -pb Expanding_Layer_drc_opted.pb -rpx Expanding_Layer_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Github_Portfolio/Expanding_Layer_19.1/Expanding_Layer_19.1.runs/impl_1/Expanding_Layer_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4271.191 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/Github_Portfolio/Expanding_Layer_19.1/Expanding_Layer_19.1.runs/impl_1/Expanding_Layer_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4271.191 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2024.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 4271.191 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0ac90462

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 4271.191 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 4271.191 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fadc7fee

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 5020.688 ; gain = 749.496

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a8f1fd1c

Time (s): cpu = 00:01:03 ; elapsed = 00:00:56 . Memory (MB): peak = 5020.688 ; gain = 749.496

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a8f1fd1c

Time (s): cpu = 00:01:03 ; elapsed = 00:00:56 . Memory (MB): peak = 5020.688 ; gain = 749.496
Phase 1 Placer Initialization | Checksum: 1a8f1fd1c

Time (s): cpu = 00:01:03 ; elapsed = 00:00:56 . Memory (MB): peak = 5020.688 ; gain = 749.496

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 11ee4b8a9

Time (s): cpu = 00:01:07 ; elapsed = 00:00:59 . Memory (MB): peak = 5020.688 ; gain = 749.496

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1dc63cddf

Time (s): cpu = 00:01:08 ; elapsed = 00:01:00 . Memory (MB): peak = 5020.688 ; gain = 749.496

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1dc63cddf

Time (s): cpu = 00:01:32 ; elapsed = 00:01:13 . Memory (MB): peak = 5020.688 ; gain = 749.496

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 11c5ddd08

Time (s): cpu = 00:01:33 ; elapsed = 00:01:14 . Memory (MB): peak = 5020.688 ; gain = 749.496
Phase 2.1.1 Partition Driven Placement | Checksum: 11c5ddd08

Time (s): cpu = 00:01:33 ; elapsed = 00:01:14 . Memory (MB): peak = 5020.688 ; gain = 749.496
Phase 2.1 Floorplanning | Checksum: 11c5ddd08

Time (s): cpu = 00:01:33 ; elapsed = 00:01:14 . Memory (MB): peak = 5020.688 ; gain = 749.496

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11c5ddd08

Time (s): cpu = 00:01:33 ; elapsed = 00:01:14 . Memory (MB): peak = 5020.688 ; gain = 749.496

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11c5ddd08

Time (s): cpu = 00:01:33 ; elapsed = 00:01:14 . Memory (MB): peak = 5020.688 ; gain = 749.496

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 16bbed838

Time (s): cpu = 00:02:46 ; elapsed = 00:01:56 . Memory (MB): peak = 5068.539 ; gain = 797.348

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 16 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 7 nets or LUTs. Breaked 0 LUT, combined 7 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 1 candidate driver set for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 5 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 5 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 5068.539 ; gain = 0.000
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/E[0]. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 5068.539 ; gain = 0.000
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 5068.539 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              7  |                     7  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            6  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            6  |              7  |                     9  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 110bea46e

Time (s): cpu = 00:02:49 ; elapsed = 00:01:59 . Memory (MB): peak = 5068.539 ; gain = 797.348
Phase 2.4 Global Placement Core | Checksum: 221e48f38

Time (s): cpu = 00:03:25 ; elapsed = 00:02:19 . Memory (MB): peak = 5068.539 ; gain = 797.348
Phase 2 Global Placement | Checksum: 221e48f38

Time (s): cpu = 00:03:25 ; elapsed = 00:02:19 . Memory (MB): peak = 5068.539 ; gain = 797.348

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fc394297

Time (s): cpu = 00:03:42 ; elapsed = 00:02:28 . Memory (MB): peak = 5068.539 ; gain = 797.348

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ffd7f09f

Time (s): cpu = 00:03:44 ; elapsed = 00:02:29 . Memory (MB): peak = 5068.539 ; gain = 797.348

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1d8614500

Time (s): cpu = 00:04:17 ; elapsed = 00:02:47 . Memory (MB): peak = 5085.621 ; gain = 814.430

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 15da8c577

Time (s): cpu = 00:04:33 ; elapsed = 00:02:56 . Memory (MB): peak = 5091.262 ; gain = 820.070

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: ee082016

Time (s): cpu = 00:04:33 ; elapsed = 00:02:56 . Memory (MB): peak = 5103.590 ; gain = 832.398
Phase 3.3.3 Slice Area Swap | Checksum: ee082016

Time (s): cpu = 00:04:33 ; elapsed = 00:02:56 . Memory (MB): peak = 5106.188 ; gain = 834.996
Phase 3.3 Small Shape DP | Checksum: 1c9a4185d

Time (s): cpu = 00:05:06 ; elapsed = 00:03:14 . Memory (MB): peak = 5111.211 ; gain = 840.020

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2058d2e6d

Time (s): cpu = 00:05:07 ; elapsed = 00:03:14 . Memory (MB): peak = 5111.211 ; gain = 840.020

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 239531edb

Time (s): cpu = 00:05:07 ; elapsed = 00:03:14 . Memory (MB): peak = 5111.211 ; gain = 840.020
Phase 3 Detail Placement | Checksum: 239531edb

Time (s): cpu = 00:05:07 ; elapsed = 00:03:14 . Memory (MB): peak = 5111.211 ; gain = 840.020

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a637629d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.009 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13dd45677

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.472 . Memory (MB): peak = 5200.227 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 13dd45677

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.783 . Memory (MB): peak = 5200.227 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a637629d

Time (s): cpu = 00:05:51 ; elapsed = 00:03:50 . Memory (MB): peak = 5200.227 ; gain = 929.035

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.009. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f52a1084

Time (s): cpu = 00:05:52 ; elapsed = 00:03:50 . Memory (MB): peak = 5200.227 ; gain = 929.035

Time (s): cpu = 00:05:52 ; elapsed = 00:03:50 . Memory (MB): peak = 5200.227 ; gain = 929.035
Phase 4.1 Post Commit Optimization | Checksum: f52a1084

Time (s): cpu = 00:05:52 ; elapsed = 00:03:50 . Memory (MB): peak = 5200.227 ; gain = 929.035
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 5209.758 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1803214de

Time (s): cpu = 00:06:14 ; elapsed = 00:04:05 . Memory (MB): peak = 5209.758 ; gain = 938.566

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1803214de

Time (s): cpu = 00:06:15 ; elapsed = 00:04:05 . Memory (MB): peak = 5209.758 ; gain = 938.566
Phase 4.3 Placer Reporting | Checksum: 1803214de

Time (s): cpu = 00:06:15 ; elapsed = 00:04:06 . Memory (MB): peak = 5209.758 ; gain = 938.566

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 5209.758 ; gain = 0.000

Time (s): cpu = 00:06:15 ; elapsed = 00:04:06 . Memory (MB): peak = 5209.758 ; gain = 938.566
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25538af42

Time (s): cpu = 00:06:15 ; elapsed = 00:04:06 . Memory (MB): peak = 5209.758 ; gain = 938.566
Ending Placer Task | Checksum: 22a849f20

Time (s): cpu = 00:06:15 ; elapsed = 00:04:06 . Memory (MB): peak = 5209.758 ; gain = 938.566
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:21 ; elapsed = 00:04:10 . Memory (MB): peak = 5209.758 ; gain = 938.566
INFO: [runtcl-4] Executing : report_io -file Expanding_Layer_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.241 . Memory (MB): peak = 5209.758 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Expanding_Layer_utilization_placed.rpt -pb Expanding_Layer_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Expanding_Layer_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 5209.758 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5209.758 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Github_Portfolio/Expanding_Layer_19.1/Expanding_Layer_19.1.runs/impl_1/Expanding_Layer_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 5209.758 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2024.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b8debb58 ConstDB: 0 ShapeSum: e69ddf6e RouteDB: 8b08045a
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5209.758 ; gain = 0.000
Post Restoration Checksum: NetGraph: a694afd4 | NumContArr: 2d407e9d | Constraints: 5846dabd | Timing: 0
Phase 1 Build RT Design | Checksum: 12c1c092e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5214.879 ; gain = 5.121

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12c1c092e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5214.879 ; gain = 5.121

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12c1c092e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5214.879 ; gain = 5.121

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 16625662c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 5257.602 ; gain = 47.844

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 186d25ba8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 5257.602 ; gain = 47.844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.090  | TNS=0.000  | WHS=-0.033 | THS=-0.075 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9286
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8846
  Number of Partially Routed Nets     = 440
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21bed7e9b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 5257.602 ; gain = 47.844

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 21bed7e9b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 5257.602 ; gain = 47.844
Phase 3 Initial Routing | Checksum: 2f7ce694e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 5257.602 ; gain = 47.844

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1178
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.601  | TNS=0.000  | WHS=0.005  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1f3ab0615

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 5257.602 ; gain = 47.844

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 24294c2e7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 5257.602 ; gain = 47.844
Phase 4 Rip-up And Reroute | Checksum: 24294c2e7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 5257.602 ; gain = 47.844

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b07aee10

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 5257.602 ; gain = 47.844

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b07aee10

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 5257.602 ; gain = 47.844
Phase 5 Delay and Skew Optimization | Checksum: 1b07aee10

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 5257.602 ; gain = 47.844

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 184a01ef1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 5257.602 ; gain = 47.844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.601  | TNS=0.000  | WHS=0.005  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2109b62c0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 5257.602 ; gain = 47.844
Phase 6 Post Hold Fix | Checksum: 2109b62c0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 5257.602 ; gain = 47.844

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.443788 %
  Global Horizontal Routing Utilization  = 0.588227 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f655930d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 5257.602 ; gain = 47.844

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f655930d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 5257.602 ; gain = 47.844

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f655930d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 5257.602 ; gain = 47.844

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1f655930d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 5257.602 ; gain = 47.844

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.601  | TNS=0.000  | WHS=0.005  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1f655930d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 5257.602 ; gain = 47.844
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1435c9f4b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 5257.602 ; gain = 47.844

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 5257.602 ; gain = 47.844

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 5257.602 ; gain = 47.844
INFO: [runtcl-4] Executing : report_drc -file Expanding_Layer_drc_routed.rpt -pb Expanding_Layer_drc_routed.pb -rpx Expanding_Layer_drc_routed.rpx
Command: report_drc -file Expanding_Layer_drc_routed.rpt -pb Expanding_Layer_drc_routed.pb -rpx Expanding_Layer_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Github_Portfolio/Expanding_Layer_19.1/Expanding_Layer_19.1.runs/impl_1/Expanding_Layer_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5257.602 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file Expanding_Layer_methodology_drc_routed.rpt -pb Expanding_Layer_methodology_drc_routed.pb -rpx Expanding_Layer_methodology_drc_routed.rpx
Command: report_methodology -file Expanding_Layer_methodology_drc_routed.rpt -pb Expanding_Layer_methodology_drc_routed.pb -rpx Expanding_Layer_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Github_Portfolio/Expanding_Layer_19.1/Expanding_Layer_19.1.runs/impl_1/Expanding_Layer_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 5257.602 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file Expanding_Layer_power_routed.rpt -pb Expanding_Layer_power_summary_routed.pb -rpx Expanding_Layer_power_routed.rpx
Command: report_power -file Expanding_Layer_power_routed.rpt -pb Expanding_Layer_power_summary_routed.pb -rpx Expanding_Layer_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 5257.602 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file Expanding_Layer_route_status.rpt -pb Expanding_Layer_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Expanding_Layer_timing_summary_routed.rpt -pb Expanding_Layer_timing_summary_routed.pb -rpx Expanding_Layer_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Expanding_Layer_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Expanding_Layer_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Expanding_Layer_bus_skew_routed.rpt -pb Expanding_Layer_bus_skew_routed.pb -rpx Expanding_Layer_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 5257.602 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Github_Portfolio/Expanding_Layer_19.1/Expanding_Layer_19.1.runs/impl_1/Expanding_Layer_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5257.602 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep  8 21:41:23 2025...
