# Reading pref.tcl
# do mux_2_to_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Quartus\ er\ kaj\ kam/mux_2_to_1 {D:/Quartus er kaj kam/mux_2_to_1/mux_2_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:39 on Jul 12,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus er kaj kam/mux_2_to_1" D:/Quartus er kaj kam/mux_2_to_1/mux_2_to_1.v 
# -- Compiling module mux_2_to_1
# 
# Top level modules:
# 	mux_2_to_1
# End time: 21:18:39 on Jul 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim rtl_work.mux_2_to_1
# vsim rtl_work.mux_2_to_1 
# Start time: 21:18:45 on Jul 12,2025
# Loading rtl_work.mux_2_to_1
add wave -position insertpoint  \
sim:/mux_2_to_1/s \
sim:/mux_2_to_1/I0 \
sim:/mux_2_to_1/I1 \
sim:/mux_2_to_1/Y
force -freeze sim:/mux_2_to_1/s 0 0, 1 {20 ps} -r 40
force -freeze sim:/mux_2_to_1/I0 1 0, 0 {10 ps} -r 20
force -freeze sim:/mux_2_to_1/I1 0 0, 1 {10 ps} -r 20
run
# End time: 21:26:56 on Jul 12,2025, Elapsed time: 0:08:11
# Errors: 0, Warnings: 0
