m255
K3
13
cModel Technology
Z0 dC:\Users\Michael\Documents\GitHub\374Computer\Phase2\simulation\modelsim
Ealu
Z1 w1489887191
Z2 DPx3 lpm 14 lpm_components 0 22 aHRA3clF>2DcWDhgFTAbM3
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z6 dC:\Users\Michael\Documents\GitHub\374Computer\Phase2\simulation\modelsim
Z7 8C:/Users/Michael/Documents/GitHub/374Computer/Phase2/alu.vhd
Z8 FC:/Users/Michael/Documents/GitHub/374Computer/Phase2/alu.vhd
l0
L10
VDd[3=@l4NOjhiU^[5QKDG0
Z9 OV;C;10.1d;51
31
Z10 !s108 1490668621.883000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase2/alu.vhd|
Z12 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase2/alu.vhd|
Z13 o-93 -work work -O0
Z14 tExplicit 1
!s100 Z>4;1AZ[2O<JMMTQYiG5T2
!i10b 1
Abehavioral
R2
R3
R4
R5
DEx4 work 3 alu 0 22 Dd[3=@l4NOjhiU^[5QKDG0
l32
L21
VMeFSAa1iSd0>eQj4Qd:o@2
R9
31
R10
R11
R12
R13
R14
!s100 2Y<_mR2z6Yl_ic[AlOM?D3
!i10b 1
Eand32
Z15 w1489357473
R4
R3
R6
Z16 8C:/Users/Michael/Documents/GitHub/374Computer/Phase2/and32.vhd
Z17 FC:/Users/Michael/Documents/GitHub/374Computer/Phase2/and32.vhd
l0
L4
VFhKZif=Md[O[@82E:lR_[0
R9
31
Z18 !s108 1490668625.274000
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase2/and32.vhd|
Z20 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase2/and32.vhd|
R13
R14
!s100 <V@MDlYIKhYk_>Gm3h^CE0
!i10b 1
Abehavioral
R4
R3
DEx4 work 5 and32 0 22 FhKZif=Md[O[@82E:lR_[0
l14
L13
V=C2Q6`974L`6j4Pdz6^j=1
R9
31
R18
R19
R20
R13
R14
!s100 9a2B3Zl>@]=PE3Nb=3H1O1
!i10b 1
Ebus_mux32
Z21 w1489032553
R4
R3
R6
Z22 8C:/Users/Michael/Documents/GitHub/374Computer/Phase2/bus_mux32.vhd
Z23 FC:/Users/Michael/Documents/GitHub/374Computer/Phase2/bus_mux32.vhd
l0
L7
V2W50mUlc[ajPP<=7OZL?V3
R9
31
Z24 !s108 1490668622.805000
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase2/bus_mux32.vhd|
Z26 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase2/bus_mux32.vhd|
R13
R14
!s100 _O[Vm5L]fC_e4nY42VbV20
!i10b 1
Abehavioral
R4
R3
DEx4 work 9 bus_mux32 0 22 2W50mUlc[ajPP<=7OZL?V3
l53
L52
V`JIh<gm<2e[8di>>NXMi[2
R9
31
R24
R25
R26
R13
R14
!s100 eUjI8Y4^3L>>EFW4eo4Po2
!i10b 1
Econfflogic
Z27 w1490016318
R4
R3
R6
Z28 8C:/Users/Michael/Documents/GitHub/374Computer/Phase2/confflogic.vhd
Z29 FC:/Users/Michael/Documents/GitHub/374Computer/Phase2/confflogic.vhd
l0
L4
VdOTYbV9ob<RS7OlB22jg@0
R9
31
Z30 !s108 1490668625.727000
Z31 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase2/confflogic.vhd|
Z32 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase2/confflogic.vhd|
R13
R14
!s100 5o8ZjKH:@lbd?c:?=:fW81
!i10b 1
Abehavioral
R4
R3
DEx4 work 10 confflogic 0 22 dOTYbV9ob<RS7OlB22jg@0
l14
L13
V7NIo?7go<LQimg21YeINh3
R9
31
R30
R31
R32
R13
R14
!s100 gH9Ah3C?3E`IEMBdB3A5l0
!i10b 1
Eencoder32
Z33 w1489032558
R4
R3
R6
Z34 8C:/Users/Michael/Documents/GitHub/374Computer/Phase2/encoder32.vhd
Z35 FC:/Users/Michael/Documents/GitHub/374Computer/Phase2/encoder32.vhd
l0
L7
VlHf8J^8K]O]j^XeiG2X6i1
R9
31
Z36 !s108 1490668623.524000
Z37 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase2/encoder32.vhd|
Z38 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase2/encoder32.vhd|
R13
R14
!s100 5Qd5_]9c0M_c@WP]oaeTL1
!i10b 1
Abehavioral
R4
R3
DEx4 work 9 encoder32 0 22 lHf8J^8K]O]j^XeiG2X6i1
l51
L50
VI6B2d_3InHcOl[:ORfJZj3
R9
31
R36
R37
R38
R13
R14
!s100 ?a3OmPYXiA76FV14k:_OW0
!i10b 1
Ejump_op_tb
Z39 w1490631028
R4
R3
R6
Z40 8C:/Users/Michael/Documents/GitHub/374Computer/Phase2/jump_op_tb.vhd
Z41 FC:/Users/Michael/Documents/GitHub/374Computer/Phase2/jump_op_tb.vhd
l0
L30
VPbjN4:=nSDR0b@NoS0m[d2
!s100 IDa<Wa6ObAScDQIl8<KoU2
R9
31
!i10b 1
Z42 !s108 1490668627.102000
Z43 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase2/jump_op_tb.vhd|
Z44 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase2/jump_op_tb.vhd|
R13
R14
Ajump_op_tb_arch
R4
R3
DEx4 work 10 jump_op_tb 0 22 PbjN4:=nSDR0b@NoS0m[d2
l246
L32
VnNlX7MJAm;]50hfHV_jjG2
!s100 ej^]z=C>JAE12A9jVBMVD0
R9
31
!i10b 1
R42
R43
R44
R13
R14
Emult32
Z45 w1489032559
R4
R3
R6
Z46 8C:/Users/Michael/Documents/GitHub/374Computer/Phase2/mult32.vhd
Z47 FC:/Users/Michael/Documents/GitHub/374Computer/Phase2/mult32.vhd
l0
L42
V6_]47`D0;JH?6Ih^82@5l2
R9
31
Z48 !s108 1490668623.914000
Z49 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase2/mult32.vhd|
Z50 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase2/mult32.vhd|
R13
R14
!s100 Ua[Tf`;GS3@WD<HLdk?341
!i10b 1
Asyn
R4
R3
DEx4 work 6 mult32 0 22 6_]47`D0;JH?6Ih^82@5l2
l74
L52
VP44JJU^Om`Abicc9h_85R0
R9
31
R48
R49
R50
R13
R14
!s100 k8[Bo7iEjFVFOzQh;9m>M0
!i10b 1
Emuxmdr
R45
R4
R3
R6
Z51 8C:/Users/Michael/Documents/GitHub/374Computer/Phase2/muxMDR.vhd
Z52 FC:/Users/Michael/Documents/GitHub/374Computer/Phase2/muxMDR.vhd
l0
L7
VCDHaNBB_4<kY4o4In9neI1
R9
31
Z53 !s108 1490668623.195000
Z54 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase2/muxMDR.vhd|
Z55 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase2/muxMDR.vhd|
R13
R14
!s100 ?HfDPjm:MK_C=<K2_ZLeG0
!i10b 1
Abehavioral
R4
R3
DEx4 work 6 muxmdr 0 22 CDHaNBB_4<kY4o4In9neI1
l19
L18
V2]>H?O>nYbKLG^Imd6`5@1
R9
31
R53
R54
R55
R13
R14
!s100 Kofc3@BZm7H^W<PeD[k?83
!i10b 1
Ephase1
Z56 w1489891644
R4
R3
R6
Z57 8C:/Users/Michael/Documents/GitHub/374Computer/Phase2/phase1.vhd
Z58 FC:/Users/Michael/Documents/GitHub/374Computer/Phase2/phase1.vhd
l0
L24
V0D`c2mzi51HW`ih5fIaSg2
R9
31
Z59 !s108 1490668626.633000
Z60 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase2/phase1.vhd|
Z61 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase2/phase1.vhd|
R13
R14
!s100 bNJBRDz2_W:h[mN1BiW3S3
!i10b 1
Abdf_type
R4
R3
DEx4 work 6 phase1 0 22 0D`c2mzi51HW`ih5fIaSg2
l301
L130
VP1nDPU1KlUO3TMX84QVg30
R9
31
R59
R60
R61
R13
R14
!s100 :@>B7fZPzkO_jhfllK;:b3
!i10b 1
Eram
Z62 w1490668246
R4
R3
R6
Z63 8C:/Users/Michael/Documents/GitHub/374Computer/Phase2/ram.vhd
Z64 FC:/Users/Michael/Documents/GitHub/374Computer/Phase2/ram.vhd
l0
L42
V?LnGh@[I_PZZMAX[M1UKf0
R9
31
Z65 !s108 1490668626.133000
Z66 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase2/ram.vhd|
Z67 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase2/ram.vhd|
R13
R14
!s100 V:Jf`5B9iaeOO5FQi9IRU2
!i10b 1
Asyn
R4
R3
DEx4 work 3 ram 0 22 ?LnGh@[I_PZZMAX[M1UKf0
l89
L55
V]:YL<oEL;KD7d[agR:W]U2
R9
31
R65
R66
R67
R13
R14
!s100 1eJ3?D4O9>T0PHkQmf13i2
!i10b 1
Ereg32
Z68 w1489032560
R4
R3
R6
Z69 8C:/Users/Michael/Documents/GitHub/374Computer/Phase2/reg32.vhd
Z70 FC:/Users/Michael/Documents/GitHub/374Computer/Phase2/reg32.vhd
l0
L6
V2MO:5f2lKMQ[ZZ:hAf>m82
R9
31
Z71 !s108 1490668622.289000
Z72 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase2/reg32.vhd|
Z73 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase2/reg32.vhd|
R13
R14
!s100 Gn<:NU0jI]QP^ke5B9_001
!i10b 1
Abehavioral
R4
R3
DEx4 work 5 reg32 0 22 2MO:5f2lKMQ[ZZ:hAf>m82
l18
L17
V[_Ia6Vfe;2[LMAWHR1b:M0
R9
31
R71
R72
R73
R13
R14
!s100 R0@gB1HO><J`W7Z:OznGg2
!i10b 1
Eregmar
Z74 w1489036076
R4
R3
R6
Z75 8C:/Users/Michael/Documents/GitHub/374Computer/Phase2/regMAR.vhd
Z76 FC:/Users/Michael/Documents/GitHub/374Computer/Phase2/regMAR.vhd
l0
L6
V>F1EO]4?6[^B5j^nFlMY@2
R9
31
Z77 !s108 1490668624.367000
Z78 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase2/regMAR.vhd|
Z79 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase2/regMAR.vhd|
R13
R14
!s100 RXa>1>EEE62g68h`5=SEh1
!i10b 1
Abehavioral
R4
R3
DEx4 work 6 regmar 0 22 >F1EO]4?6[^B5j^nFlMY@2
l18
L17
Vbaf]4bFC@XliE1WLFDWjJ3
R9
31
R77
R78
R79
R13
R14
!s100 Wcm8FU`<3Y75aA^i_MRk30
!i10b 1
Eselencodelogic
Z80 w1490014010
R4
R3
R6
Z81 8C:/Users/Michael/Documents/GitHub/374Computer/Phase2/selEncodeLogic.vhd
Z82 FC:/Users/Michael/Documents/GitHub/374Computer/Phase2/selEncodeLogic.vhd
l0
L6
VlKzIVF18F7gl4A`8EDI]01
R9
31
Z83 !s108 1490668624.852000
Z84 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase2/selEncodeLogic.vhd|
Z85 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase2/selEncodeLogic.vhd|
R13
R14
!s100 :8dgk=`c<@Q_oS>0=g3b@0
!i10b 1
Abehavioral
R4
R3
DEx4 work 14 selencodelogic 0 22 lKzIVF18F7gl4A`8EDI]01
l19
L18
VPd]cg3O6NgMbJJCol_VdJ2
R9
31
R83
R84
R85
R13
R14
!s100 ODMR43@5QUbFi1hkKKMR21
!i10b 1
