Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Tue Feb 22 16:35:55 2022
| Host         : DESKTOP-0NNGBEI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cora_wrapper_timing_summary_routed.rpt -pb cora_wrapper_timing_summary_routed.pb -rpx cora_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cora_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.876        0.000                      0                   53        0.203        0.000                      0                   53        3.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.876        0.000                      0                   53        0.203        0.000                      0                   53        3.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.876ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 2.149ns (42.493%)  route 2.908ns (57.507%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.755     5.389    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  Inst_top_level/Inst_i2c_master/count_reg[1]/Q
                         net (fo=2, routed)           0.592     6.438    Inst_top_level/Inst_i2c_master/count[1]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.112 r  Inst_top_level/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.112    Inst_top_level/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.351 r  Inst_top_level/Inst_i2c_master/count_reg[7]_i_2/O[2]
                         net (fo=6, routed)           1.136     8.487    Inst_top_level/Inst_i2c_master/data0[6]
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.302     8.789 r  Inst_top_level/Inst_i2c_master/data_clk_i_5/O
                         net (fo=1, routed)           0.586     9.375    Inst_top_level/Inst_i2c_master/data_clk_i_5_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.150     9.525 r  Inst_top_level/Inst_i2c_master/data_clk_i_2/O
                         net (fo=1, routed)           0.594    10.119    Inst_top_level/Inst_i2c_master/data_clk_i_2_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.328    10.447 r  Inst_top_level/Inst_i2c_master/data_clk_i_1/O
                         net (fo=1, routed)           0.000    10.447    Inst_top_level/Inst_i2c_master/data_clk_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.580    12.938    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_clk_reg/C
                         clock pessimism              0.391    13.329    
                         clock uncertainty           -0.035    13.294    
    SLICE_X40Y47         FDRE (Setup_fdre_C_D)        0.029    13.323    Inst_top_level/Inst_i2c_master/data_clk_reg
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  2.876    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 1.774ns (39.317%)  route 2.738ns (60.683%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.755     5.389    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  Inst_top_level/Inst_i2c_master/count_reg[1]/Q
                         net (fo=2, routed)           0.592     6.438    Inst_top_level/Inst_i2c_master/count[1]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.202 r  Inst_top_level/Inst_i2c_master/count_reg[3]_i_2/O[3]
                         net (fo=5, routed)           1.002     8.204    Inst_top_level/Inst_i2c_master/data0[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.306     8.510 r  Inst_top_level/Inst_i2c_master/stretch_i_6/O
                         net (fo=2, routed)           0.590     9.100    Inst_top_level/Inst_i2c_master/stretch_i_6_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I1_O)        0.124     9.224 r  Inst_top_level/Inst_i2c_master/scl_clk_i_2/O
                         net (fo=1, routed)           0.553     9.777    Inst_top_level/Inst_i2c_master/scl_clk_i_2_n_0
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.124     9.901 r  Inst_top_level/Inst_i2c_master/scl_clk_i_1/O
                         net (fo=1, routed)           0.000     9.901    Inst_top_level/Inst_i2c_master/scl_clk_i_1_n_0
    SLICE_X39Y46         FDRE                                         r  Inst_top_level/Inst_i2c_master/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.578    12.936    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Inst_top_level/Inst_i2c_master/scl_clk_reg/C
                         clock pessimism              0.428    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)        0.029    13.358    Inst_top_level/Inst_i2c_master/scl_clk_reg
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 1.774ns (39.643%)  route 2.701ns (60.357%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.755     5.389    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  Inst_top_level/Inst_i2c_master/count_reg[1]/Q
                         net (fo=2, routed)           0.592     6.438    Inst_top_level/Inst_i2c_master/count[1]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.202 f  Inst_top_level/Inst_i2c_master/count_reg[3]_i_2/O[3]
                         net (fo=5, routed)           1.007     8.209    Inst_top_level/Inst_i2c_master/data0[3]
    SLICE_X37Y48         LUT5 (Prop_lut5_I1_O)        0.306     8.515 r  Inst_top_level/Inst_i2c_master/stretch_i_4/O
                         net (fo=2, routed)           0.665     9.180    Inst_top_level/Inst_i2c_master/stretch_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.304 r  Inst_top_level/Inst_i2c_master/stretch_i_2/O
                         net (fo=1, routed)           0.436     9.740    Inst_top_level/Inst_i2c_master/stretch_i_2_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124     9.864 r  Inst_top_level/Inst_i2c_master/stretch_i_1/O
                         net (fo=1, routed)           0.000     9.864    Inst_top_level/Inst_i2c_master/stretch_i_1_n_0
    SLICE_X38Y47         FDCE                                         r  Inst_top_level/Inst_i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.579    12.937    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  Inst_top_level/Inst_i2c_master/stretch_reg/C
                         clock pessimism              0.428    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X38Y47         FDCE (Setup_fdce_C_D)        0.081    13.411    Inst_top_level/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         13.411    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.992ns (25.995%)  route 2.824ns (74.005%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.755     5.389    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.419     5.808 f  Inst_top_level/Inst_i2c_master/count_reg[6]/Q
                         net (fo=2, routed)           0.952     6.761    Inst_top_level/Inst_i2c_master/count[6]
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.297     7.058 r  Inst_top_level/Inst_i2c_master/count[10]_i_4/O
                         net (fo=1, routed)           0.599     7.657    Inst_top_level/Inst_i2c_master/count[10]_i_4_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.781 r  Inst_top_level/Inst_i2c_master/count[10]_i_2/O
                         net (fo=15, routed)          0.937     8.718    Inst_top_level/Inst_i2c_master/count[10]_i_2_n_0
    SLICE_X39Y47         LUT2 (Prop_lut2_I0_O)        0.152     8.870 r  Inst_top_level/Inst_i2c_master/count[7]_i_1/O
                         net (fo=1, routed)           0.336     9.205    Inst_top_level/Inst_i2c_master/count_0[7]
    SLICE_X38Y47         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.579    12.937    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[7]/C
                         clock pessimism              0.428    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X38Y47         FDCE (Setup_fdce_C_D)       -0.239    13.091    Inst_top_level/Inst_i2c_master/count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.091    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.964ns (27.072%)  route 2.597ns (72.928%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.755     5.389    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.419     5.808 f  Inst_top_level/Inst_i2c_master/count_reg[6]/Q
                         net (fo=2, routed)           0.952     6.761    Inst_top_level/Inst_i2c_master/count[6]
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.297     7.058 r  Inst_top_level/Inst_i2c_master/count[10]_i_4/O
                         net (fo=1, routed)           0.599     7.657    Inst_top_level/Inst_i2c_master/count[10]_i_4_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.781 r  Inst_top_level/Inst_i2c_master/count[10]_i_2/O
                         net (fo=15, routed)          1.045     8.826    Inst_top_level/Inst_i2c_master/count[10]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.950 r  Inst_top_level/Inst_i2c_master/count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.950    Inst_top_level/Inst_i2c_master/count_0[0]
    SLICE_X37Y46         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.578    12.936    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[0]/C
                         clock pessimism              0.453    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.029    13.383    Inst_top_level/Inst_i2c_master/count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.964ns (27.079%)  route 2.596ns (72.921%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.755     5.389    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.419     5.808 f  Inst_top_level/Inst_i2c_master/count_reg[6]/Q
                         net (fo=2, routed)           0.952     6.761    Inst_top_level/Inst_i2c_master/count[6]
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.297     7.058 r  Inst_top_level/Inst_i2c_master/count[10]_i_4/O
                         net (fo=1, routed)           0.599     7.657    Inst_top_level/Inst_i2c_master/count[10]_i_4_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.781 r  Inst_top_level/Inst_i2c_master/count[10]_i_2/O
                         net (fo=15, routed)          1.044     8.825    Inst_top_level/Inst_i2c_master/count[10]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.949 r  Inst_top_level/Inst_i2c_master/count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.949    Inst_top_level/Inst_i2c_master/count_0[1]
    SLICE_X37Y46         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.578    12.936    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[1]/C
                         clock pessimism              0.453    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.031    13.385    Inst_top_level/Inst_i2c_master/count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.385    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.992ns (27.641%)  route 2.597ns (72.359%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.755     5.389    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.419     5.808 f  Inst_top_level/Inst_i2c_master/count_reg[6]/Q
                         net (fo=2, routed)           0.952     6.761    Inst_top_level/Inst_i2c_master/count[6]
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.297     7.058 r  Inst_top_level/Inst_i2c_master/count[10]_i_4/O
                         net (fo=1, routed)           0.599     7.657    Inst_top_level/Inst_i2c_master/count[10]_i_4_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.781 r  Inst_top_level/Inst_i2c_master/count[10]_i_2/O
                         net (fo=15, routed)          1.045     8.826    Inst_top_level/Inst_i2c_master/count[10]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.152     8.978 r  Inst_top_level/Inst_i2c_master/count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.978    Inst_top_level/Inst_i2c_master/count_0[2]
    SLICE_X37Y46         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.578    12.936    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[2]/C
                         clock pessimism              0.453    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.075    13.429    Inst_top_level/Inst_i2c_master/count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.429    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.992ns (27.648%)  route 2.596ns (72.352%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.755     5.389    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.419     5.808 f  Inst_top_level/Inst_i2c_master/count_reg[6]/Q
                         net (fo=2, routed)           0.952     6.761    Inst_top_level/Inst_i2c_master/count[6]
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.297     7.058 r  Inst_top_level/Inst_i2c_master/count[10]_i_4/O
                         net (fo=1, routed)           0.599     7.657    Inst_top_level/Inst_i2c_master/count[10]_i_4_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.781 r  Inst_top_level/Inst_i2c_master/count[10]_i_2/O
                         net (fo=15, routed)          1.044     8.825    Inst_top_level/Inst_i2c_master/count[10]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.152     8.977 r  Inst_top_level/Inst_i2c_master/count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.977    Inst_top_level/Inst_i2c_master/count_0[8]
    SLICE_X37Y46         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.578    12.936    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[8]/C
                         clock pessimism              0.453    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.075    13.429    Inst_top_level/Inst_i2c_master/count_reg[8]
  -------------------------------------------------------------------
                         required time                         13.429    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/sda_int_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 1.061ns (30.559%)  route 2.411ns (69.441%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.755     5.389    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X39Y44         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDPE (Prop_fdpe_C_Q)         0.456     5.845 r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[1]/Q
                         net (fo=10, routed)          0.849     6.694    Inst_top_level/Inst_i2c_master/bit_cnt[1]
    SLICE_X41Y44         LUT3 (Prop_lut3_I1_O)        0.154     6.848 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state[6]_i_3/O
                         net (fo=3, routed)           1.129     7.977    Inst_top_level/Inst_i2c_master/FSM_onehot_state[6]_i_3_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I2_O)        0.327     8.304 r  Inst_top_level/Inst_i2c_master/sda_int_i_5/O
                         net (fo=1, routed)           0.433     8.737    Inst_top_level/Inst_i2c_master/sda_int_i_5_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.861 r  Inst_top_level/Inst_i2c_master/sda_int_i_1/O
                         net (fo=1, routed)           0.000     8.861    Inst_top_level/Inst_i2c_master/sda_int_i_1_n_0
    SLICE_X43Y44         FDPE                                         r  Inst_top_level/Inst_i2c_master/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.579    12.937    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X43Y44         FDPE                                         r  Inst_top_level/Inst_i2c_master/sda_int_reg/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X43Y44         FDPE (Setup_fdpe_C_D)        0.029    13.322    Inst_top_level/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         13.322    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 1.931ns (54.432%)  route 1.617ns (45.568%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.756     5.390    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y47         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.419     5.809 r  Inst_top_level/Inst_i2c_master/count_reg[5]/Q
                         net (fo=2, routed)           0.600     6.409    Inst_top_level/Inst_i2c_master/count[5]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.258 r  Inst_top_level/Inst_i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.258    Inst_top_level/Inst_i2c_master/count_reg[7]_i_2_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.592 r  Inst_top_level/Inst_i2c_master/count_reg[10]_i_3/O[1]
                         net (fo=7, routed)           1.017     8.609    Inst_top_level/Inst_i2c_master/data0[9]
    SLICE_X39Y47         LUT2 (Prop_lut2_I1_O)        0.329     8.938 r  Inst_top_level/Inst_i2c_master/count[9]_i_1/O
                         net (fo=1, routed)           0.000     8.938    Inst_top_level/Inst_i2c_master/count_0[9]
    SLICE_X39Y47         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.579    12.937    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X39Y47         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[9]/C
                         clock pessimism              0.428    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X39Y47         FDCE (Setup_fdce_C_D)        0.075    13.405    Inst_top_level/Inst_i2c_master/count_reg[9]
  -------------------------------------------------------------------
                         required time                         13.405    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  4.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.836%)  route 0.153ns (45.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.472    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y45         FDPE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.153     1.766    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg_n_0_[0]
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.811 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.811    Inst_top_level/Inst_i2c_master/FSM_onehot_state[1]_i_1_n_0
    SLICE_X42Y45         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.988    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X42Y45         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X42Y45         FDCE (Hold_fdce_C_D)         0.120     1.608    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.965%)  route 0.129ns (41.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.472    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y44         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[4]/Q
                         net (fo=8, routed)           0.129     1.742    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg_n_0_[4]
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.787 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.787    Inst_top_level/Inst_i2c_master/FSM_onehot_state[4]_i_1_n_0
    SLICE_X41Y44         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.988    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y44         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X41Y44         FDCE (Hold_fdce_C_D)         0.091     1.563    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.847%)  route 0.166ns (47.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.472    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y44         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[6]/Q
                         net (fo=9, routed)           0.166     1.779    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg_n_0_[6]
    SLICE_X39Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  Inst_top_level/Inst_i2c_master/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    Inst_top_level/Inst_i2c_master/bit_cnt[0]_i_1_n_0
    SLICE_X39Y44         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.986    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X39Y44         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/C
                         clock pessimism             -0.480     1.506    
    SLICE_X39Y44         FDPE (Hold_fdpe_C_D)         0.092     1.598    Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.697%)  route 0.167ns (47.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.472    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y44         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[6]/Q
                         net (fo=9, routed)           0.167     1.780    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg_n_0_[6]
    SLICE_X39Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.825 r  Inst_top_level/Inst_i2c_master/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.825    Inst_top_level/Inst_i2c_master/bit_cnt[1]_i_1_n_0
    SLICE_X39Y44         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.986    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X39Y44         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[1]/C
                         clock pessimism             -0.480     1.506    
    SLICE_X39Y44         FDPE (Hold_fdpe_C_D)         0.091     1.597    Inst_top_level/Inst_i2c_master/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.225%)  route 0.145ns (43.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.470    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X39Y44         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.611 r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[1]/Q
                         net (fo=10, routed)          0.145     1.756    Inst_top_level/Inst_i2c_master/bit_cnt[1]
    SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.045     1.801 r  Inst_top_level/Inst_i2c_master/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    Inst_top_level/Inst_i2c_master/bit_cnt[2]_i_1_n_0
    SLICE_X39Y44         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.986    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X39Y44         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X39Y44         FDPE (Hold_fdpe_C_D)         0.092     1.562    Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_top_level/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/i2c_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.231ns (61.863%)  route 0.142ns (38.137%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.473    Inst_top_level/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  Inst_top_level/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Inst_top_level/FSM_onehot_next_state_reg[1]/Q
                         net (fo=4, routed)           0.089     1.702    Inst_top_level/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X42Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.747 r  Inst_top_level/i2c_enable_i_2/O
                         net (fo=1, routed)           0.054     1.801    Inst_top_level/Inst_i2c_master/i2c_enable
    SLICE_X42Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.846 r  Inst_top_level/Inst_i2c_master/i2c_enable_i_1/O
                         net (fo=1, routed)           0.000     1.846    Inst_top_level/Inst_i2c_master_n_0
    SLICE_X42Y48         FDRE                                         r  Inst_top_level/i2c_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     1.989    Inst_top_level/clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  Inst_top_level/i2c_enable_reg/C
                         clock pessimism             -0.503     1.486    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.121     1.607    Inst_top_level/i2c_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Inst_top_level/first_write_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/i2c_rw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.473    Inst_top_level/clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  Inst_top_level/first_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  Inst_top_level/first_write_reg/Q
                         net (fo=4, routed)           0.174     1.811    Inst_top_level/read_en
    SLICE_X42Y48         LUT5 (Prop_lut5_I2_O)        0.043     1.854 r  Inst_top_level/i2c_rw_i_1/O
                         net (fo=1, routed)           0.000     1.854    Inst_top_level/i2c_rw_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  Inst_top_level/i2c_rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     1.989    Inst_top_level/clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  Inst_top_level/i2c_rw_reg/C
                         clock pessimism             -0.516     1.473    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.131     1.604    Inst_top_level/i2c_rw_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.189ns (44.681%)  route 0.234ns (55.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.470    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X39Y44         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.611 f  Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/Q
                         net (fo=9, routed)           0.234     1.845    Inst_top_level/Inst_i2c_master/bit_cnt[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.048     1.893 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.893    Inst_top_level/Inst_i2c_master/FSM_onehot_state[7]_i_1_n_0
    SLICE_X42Y44         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.988    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X42Y44         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.480     1.508    
    SLICE_X42Y44         FDCE (Hold_fdce_C_D)         0.131     1.639    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.189ns (47.217%)  route 0.211ns (52.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.470    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X39Y44         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.611 f  Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/Q
                         net (fo=11, routed)          0.211     1.822    Inst_top_level/Inst_i2c_master/bit_cnt[0]
    SLICE_X40Y44         LUT4 (Prop_lut4_I1_O)        0.048     1.870 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.870    Inst_top_level/Inst_i2c_master/FSM_onehot_state[3]_i_1_n_0
    SLICE_X40Y44         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.988    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.480     1.508    
    SLICE_X40Y44         FDCE (Hold_fdce_C_D)         0.107     1.615    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Inst_top_level/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/FSM_onehot_next_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.290%)  route 0.192ns (57.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.473    Inst_top_level/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  Inst_top_level/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Inst_top_level/FSM_onehot_next_state_reg[3]/Q
                         net (fo=3, routed)           0.192     1.806    Inst_top_level/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X43Y48         FDRE                                         r  Inst_top_level/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     1.989    Inst_top_level/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  Inst_top_level/FSM_onehot_next_state_reg[4]/C
                         clock pessimism             -0.516     1.473    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.075     1.548    Inst_top_level/FSM_onehot_next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X43Y48    Inst_top_level/FSM_onehot_next_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y48    Inst_top_level/FSM_onehot_next_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y48    Inst_top_level/FSM_onehot_next_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y48    Inst_top_level/FSM_onehot_next_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y48    Inst_top_level/FSM_onehot_next_state_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X41Y45    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y45    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y44    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y44    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X43Y48    Inst_top_level/FSM_onehot_next_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y48    Inst_top_level/FSM_onehot_next_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y48    Inst_top_level/FSM_onehot_next_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y48    Inst_top_level/FSM_onehot_next_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y48    Inst_top_level/FSM_onehot_next_state_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X41Y45    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X41Y45    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y45    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y45    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y44    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X43Y48    Inst_top_level/FSM_onehot_next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y48    Inst_top_level/FSM_onehot_next_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y48    Inst_top_level/FSM_onehot_next_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y48    Inst_top_level/FSM_onehot_next_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y48    Inst_top_level/FSM_onehot_next_state_reg[4]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X41Y45    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y45    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y44    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y44    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y44    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[4]/C



