<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › include › asm › visws › piix4.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>piix4.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _ASM_X86_VISWS_PIIX4_H</span>
<span class="cp">#define _ASM_X86_VISWS_PIIX4_H</span>

<span class="cm">/*</span>
<span class="cm"> * PIIX4 as used on SGI Visual Workstations</span>
<span class="cm"> */</span>

<span class="cp">#define	PIIX_PM_START		0x0F80</span>

<span class="cp">#define	SIO_GPIO_START		0x0FC0</span>

<span class="cp">#define	SIO_PM_START		0x0FC8</span>

<span class="cp">#define	PMBASE			PIIX_PM_START</span>
<span class="cp">#define	GPIREG0			(PMBASE+0x30)</span>
<span class="cp">#define	GPIREG(x)		(GPIREG0+((x)/8))</span>
<span class="cp">#define	GPIBIT(x)		(1 &lt;&lt; ((x)%8))</span>

<span class="cp">#define	PIIX_GPI_BD_ID1		18</span>
<span class="cp">#define	PIIX_GPI_BD_ID2		19</span>
<span class="cp">#define	PIIX_GPI_BD_ID3		20</span>
<span class="cp">#define	PIIX_GPI_BD_ID4		21</span>
<span class="cp">#define	PIIX_GPI_BD_REG		GPIREG(PIIX_GPI_BD_ID1)</span>
<span class="cp">#define	PIIX_GPI_BD_MASK	(GPIBIT(PIIX_GPI_BD_ID1) | \</span>
<span class="cp">				GPIBIT(PIIX_GPI_BD_ID2) | \</span>
<span class="cp">				GPIBIT(PIIX_GPI_BD_ID3) | \</span>
<span class="cp">				GPIBIT(PIIX_GPI_BD_ID4) )</span>

<span class="cp">#define	PIIX_GPI_BD_SHIFT	(PIIX_GPI_BD_ID1 % 8)</span>

<span class="cp">#define	SIO_INDEX		0x2e</span>
<span class="cp">#define	SIO_DATA		0x2f</span>

<span class="cp">#define	SIO_DEV_SEL		0x7</span>
<span class="cp">#define	SIO_DEV_ENB		0x30</span>
<span class="cp">#define	SIO_DEV_MSB		0x60</span>
<span class="cp">#define	SIO_DEV_LSB		0x61</span>

<span class="cp">#define	SIO_GP_DEV		0x7</span>

<span class="cp">#define	SIO_GP_BASE		SIO_GPIO_START</span>
<span class="cp">#define	SIO_GP_MSB		(SIO_GP_BASE&gt;&gt;8)</span>
<span class="cp">#define	SIO_GP_LSB		(SIO_GP_BASE&amp;0xff)</span>

<span class="cp">#define	SIO_GP_DATA1		(SIO_GP_BASE+0)</span>

<span class="cp">#define	SIO_PM_DEV		0x8</span>

<span class="cp">#define	SIO_PM_BASE		SIO_PM_START</span>
<span class="cp">#define	SIO_PM_MSB		(SIO_PM_BASE&gt;&gt;8)</span>
<span class="cp">#define	SIO_PM_LSB		(SIO_PM_BASE&amp;0xff)</span>
<span class="cp">#define	SIO_PM_INDEX		(SIO_PM_BASE+0)</span>
<span class="cp">#define	SIO_PM_DATA		(SIO_PM_BASE+1)</span>

<span class="cp">#define	SIO_PM_FER2		0x1</span>

<span class="cp">#define	SIO_PM_GP_EN		0x80</span>



<span class="cm">/*</span>
<span class="cm"> * This is the dev/reg where generating a config cycle will</span>
<span class="cm"> * result in a PCI special cycle.</span>
<span class="cm"> */</span>
<span class="cp">#define SPECIAL_DEV		0xff</span>
<span class="cp">#define SPECIAL_REG		0x00</span>

<span class="cm">/*</span>
<span class="cm"> * PIIX4 needs to see a special cycle with the following data</span>
<span class="cm"> * to be convinced the processor has gone into the stop grant</span>
<span class="cm"> * state.  PIIX4 insists on seeing this before it will power</span>
<span class="cm"> * down a system.</span>
<span class="cm"> */</span>
<span class="cp">#define PIIX_SPECIAL_STOP		0x00120002</span>

<span class="cp">#define PIIX4_RESET_PORT	0xcf9</span>
<span class="cp">#define PIIX4_RESET_VAL		0x6</span>

<span class="cp">#define PMSTS_PORT		0xf80	</span><span class="c1">// 2 bytes	PM Status</span>
<span class="cp">#define PMEN_PORT		0xf82	</span><span class="c1">// 2 bytes	PM Enable</span>
<span class="cp">#define	PMCNTRL_PORT		0xf84	</span><span class="c1">// 2 bytes	PM Control</span>

<span class="cp">#define PM_SUSPEND_ENABLE	0x2000	</span><span class="c1">// start sequence to suspend state</span>

<span class="cm">/*</span>
<span class="cm"> * PMSTS and PMEN I/O bit definitions.</span>
<span class="cm"> * (Bits are the same in both registers)</span>
<span class="cm"> */</span>
<span class="cp">#define PM_STS_RSM		(1&lt;&lt;15)	</span><span class="c1">// Resume Status</span>
<span class="cp">#define PM_STS_PWRBTNOR		(1&lt;&lt;11)	</span><span class="c1">// Power Button Override</span>
<span class="cp">#define PM_STS_RTC		(1&lt;&lt;10)	</span><span class="c1">// RTC status</span>
<span class="cp">#define PM_STS_PWRBTN		(1&lt;&lt;8)	</span><span class="c1">// Power Button Pressed?</span>
<span class="cp">#define PM_STS_GBL		(1&lt;&lt;5)	</span><span class="c1">// Global Status</span>
<span class="cp">#define PM_STS_BM		(1&lt;&lt;4)	</span><span class="c1">// Bus Master Status</span>
<span class="cp">#define PM_STS_TMROF		(1&lt;&lt;0)	</span><span class="c1">// Timer Overflow Status.</span>

<span class="cm">/*</span>
<span class="cm"> * Stop clock GPI register</span>
<span class="cm"> */</span>
<span class="cp">#define PIIX_GPIREG0			(0xf80 + 0x30)</span>

<span class="cm">/*</span>
<span class="cm"> * Stop clock GPI bit in GPIREG0</span>
<span class="cm"> */</span>
<span class="cp">#define	PIIX_GPI_STPCLK		0x4	</span><span class="c1">// STPCLK signal routed back in</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_X86_VISWS_PIIX4_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
