# SOC-Design Lab2

[Spec](./112-1%20SoC%20Design%20Laboratory%20(NTHU)%20Lab2.pdf)<br>
[Workbook](./2022.1-Workbook-Lab2.pdf)<br>
[Report](./report.md)<br>
[Cource Repo](https://github.com/bol-edu/course-lab_2)<br>

In this lab, we try to utilize MAXI(AXI-M) and Stream(AXI-S) protocal to transfer data between PS and PL side.

The PYNQ Arm core will run a Python program that invokes the FIR IP to compute the result.

We will then assess both its performance and utilization.
