ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_ltdc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.LTDC_DeInit,"ax",%progbits
  20              		.align	1
  21              		.global	LTDC_DeInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	LTDC_DeInit:
  27              	.LFB123:
  28              		.file 1 "./Library/stm32f4xx_ltdc.c"
   1:./Library/stm32f4xx_ltdc.c **** /**
   2:./Library/stm32f4xx_ltdc.c ****   ******************************************************************************
   3:./Library/stm32f4xx_ltdc.c ****   * @file    stm32f4xx_ltdc.c
   4:./Library/stm32f4xx_ltdc.c ****   * @author  MCD Application Team
   5:./Library/stm32f4xx_ltdc.c ****   * @version V1.8.1
   6:./Library/stm32f4xx_ltdc.c ****   * @date    27-January-2022
   7:./Library/stm32f4xx_ltdc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:./Library/stm32f4xx_ltdc.c ****   *          functionalities of the LTDC controller (LTDC) peripheral:
   9:./Library/stm32f4xx_ltdc.c ****   *           + Initialization and configuration
  10:./Library/stm32f4xx_ltdc.c ****   *           + Interrupts and flags management
  11:./Library/stm32f4xx_ltdc.c ****   *           
  12:./Library/stm32f4xx_ltdc.c ****   *  @verbatim
  13:./Library/stm32f4xx_ltdc.c ****   
  14:./Library/stm32f4xx_ltdc.c ****  ===============================================================================
  15:./Library/stm32f4xx_ltdc.c ****                       ##### How to use this driver #####
  16:./Library/stm32f4xx_ltdc.c ****  ===============================================================================
  17:./Library/stm32f4xx_ltdc.c ****     [..]
  18:./Library/stm32f4xx_ltdc.c ****         (#) Enable LTDC clock using 
  19:./Library/stm32f4xx_ltdc.c ****             RCC_APB2PeriphResetCmd(RCC_APB2Periph_LTDC, ENABLE) function.
  20:./Library/stm32f4xx_ltdc.c ****         (#) Configures LTDC
  21:./Library/stm32f4xx_ltdc.c ****           (++) Configure the required Pixel clock following the panel datasheet
  22:./Library/stm32f4xx_ltdc.c ****           (++) Configure the Synchronous timings: VSYNC, HSYNC, Vertical and 
  23:./Library/stm32f4xx_ltdc.c ****               Horizontal back proch, active data area and the front proch 
  24:./Library/stm32f4xx_ltdc.c ****               timings 
  25:./Library/stm32f4xx_ltdc.c ****           (++) Configure the synchronous signals and clock polarity in the 
  26:./Library/stm32f4xx_ltdc.c ****               LTDC_GCR register
  27:./Library/stm32f4xx_ltdc.c ****         (#) Configures Layer1/2 parameters
  28:./Library/stm32f4xx_ltdc.c ****           (++) The Layer window horizontal and vertical position in the LTDC_LxWHPCR and 
  29:./Library/stm32f4xx_ltdc.c ****                LTDC_WVPCR registers. The layer window must be in the active data area.
  30:./Library/stm32f4xx_ltdc.c ****           (++) The pixel input format in the LTDC_LxPFCR register
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 2


  31:./Library/stm32f4xx_ltdc.c ****           (++) The color frame buffer start address in the LTDC_LxCFBAR register
  32:./Library/stm32f4xx_ltdc.c ****           (++) The line length and pitch of the color frame buffer in the 
  33:./Library/stm32f4xx_ltdc.c ****                LTDC_LxCFBLR register
  34:./Library/stm32f4xx_ltdc.c ****           (++) The number of lines of the color frame buffer in 
  35:./Library/stm32f4xx_ltdc.c ****                the LTDC_LxCFBLNR register
  36:./Library/stm32f4xx_ltdc.c ****           (++) if needed, load the CLUT with the RGB values and the address 
  37:./Library/stm32f4xx_ltdc.c ****                in the LTDC_LxCLUTWR register
  38:./Library/stm32f4xx_ltdc.c ****           (++) If needed, configure the default color and the blending factors 
  39:./Library/stm32f4xx_ltdc.c ****                respectively in the LTDC_LxDCCR and LTDC_LxBFCR registers 
  40:./Library/stm32f4xx_ltdc.c **** 
  41:./Library/stm32f4xx_ltdc.c ****           (++) If needed, Dithering and color keying can be enabled respectively 
  42:./Library/stm32f4xx_ltdc.c ****                in the LTDC_GCR and LTDC_LxCKCR registers. It can be also enabled 
  43:./Library/stm32f4xx_ltdc.c ****                on the fly.    
  44:./Library/stm32f4xx_ltdc.c ****         (#) Enable Layer1/2 and if needed the CLUT in the LTDC_LxCR register 
  45:./Library/stm32f4xx_ltdc.c ****   
  46:./Library/stm32f4xx_ltdc.c ****         (#) Reload the shadow registers to active register through 
  47:./Library/stm32f4xx_ltdc.c ****             the LTDC_SRCR register.
  48:./Library/stm32f4xx_ltdc.c ****           -@- All layer parameters can be modified on the fly except the CLUT. 
  49:./Library/stm32f4xx_ltdc.c ****               The new configuration has to be either reloaded immediately 
  50:./Library/stm32f4xx_ltdc.c ****               or during vertical blanking period by configuring the LTDC_SRCR register.
  51:./Library/stm32f4xx_ltdc.c ****         (#) Call the LTDC_Cmd() to enable the LTDC controller.
  52:./Library/stm32f4xx_ltdc.c **** 
  53:./Library/stm32f4xx_ltdc.c ****     @endverbatim
  54:./Library/stm32f4xx_ltdc.c ****   
  55:./Library/stm32f4xx_ltdc.c ****   ******************************************************************************
  56:./Library/stm32f4xx_ltdc.c ****   * @attention
  57:./Library/stm32f4xx_ltdc.c ****   *
  58:./Library/stm32f4xx_ltdc.c ****   * Copyright (c) 2016 STMicroelectronics.
  59:./Library/stm32f4xx_ltdc.c ****   * All rights reserved.
  60:./Library/stm32f4xx_ltdc.c ****   *
  61:./Library/stm32f4xx_ltdc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  62:./Library/stm32f4xx_ltdc.c ****   * in the root directory of this software component.
  63:./Library/stm32f4xx_ltdc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  64:./Library/stm32f4xx_ltdc.c ****   *
  65:./Library/stm32f4xx_ltdc.c ****   ******************************************************************************
  66:./Library/stm32f4xx_ltdc.c ****   */
  67:./Library/stm32f4xx_ltdc.c **** 
  68:./Library/stm32f4xx_ltdc.c **** /* Includes ------------------------------------------------------------------*/
  69:./Library/stm32f4xx_ltdc.c **** #include "stm32f4xx_ltdc.h"
  70:./Library/stm32f4xx_ltdc.c **** #include "stm32f4xx_rcc.h"
  71:./Library/stm32f4xx_ltdc.c **** 
  72:./Library/stm32f4xx_ltdc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  73:./Library/stm32f4xx_ltdc.c ****   * @{
  74:./Library/stm32f4xx_ltdc.c ****   */
  75:./Library/stm32f4xx_ltdc.c **** 
  76:./Library/stm32f4xx_ltdc.c **** /** @defgroup LTDC 
  77:./Library/stm32f4xx_ltdc.c ****   * @brief LTDC driver modules
  78:./Library/stm32f4xx_ltdc.c ****   * @{
  79:./Library/stm32f4xx_ltdc.c ****   */
  80:./Library/stm32f4xx_ltdc.c **** 
  81:./Library/stm32f4xx_ltdc.c **** /* Private typedef -----------------------------------------------------------*/
  82:./Library/stm32f4xx_ltdc.c **** /* Private define ------------------------------------------------------------*/
  83:./Library/stm32f4xx_ltdc.c **** /* Private macro -------------------------------------------------------------*/
  84:./Library/stm32f4xx_ltdc.c **** /* Private variables ---------------------------------------------------------*/
  85:./Library/stm32f4xx_ltdc.c **** /* Private function prototypes -----------------------------------------------*/
  86:./Library/stm32f4xx_ltdc.c **** /* Private functions ---------------------------------------------------------*/
  87:./Library/stm32f4xx_ltdc.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 3


  88:./Library/stm32f4xx_ltdc.c **** #define GCR_MASK                     ((uint32_t)0x0FFE888F)  /* LTDC GCR Mask */
  89:./Library/stm32f4xx_ltdc.c **** 
  90:./Library/stm32f4xx_ltdc.c **** 
  91:./Library/stm32f4xx_ltdc.c **** /** @defgroup LTDC_Private_Functions
  92:./Library/stm32f4xx_ltdc.c ****   * @{
  93:./Library/stm32f4xx_ltdc.c ****   */
  94:./Library/stm32f4xx_ltdc.c **** 
  95:./Library/stm32f4xx_ltdc.c **** /** @defgroup LTDC_Group1 Initialization and Configuration functions
  96:./Library/stm32f4xx_ltdc.c ****  *  @brief   Initialization and Configuration functions 
  97:./Library/stm32f4xx_ltdc.c ****  *
  98:./Library/stm32f4xx_ltdc.c **** @verbatim
  99:./Library/stm32f4xx_ltdc.c ****  ===============================================================================
 100:./Library/stm32f4xx_ltdc.c ****             ##### Initialization and Configuration functions #####
 101:./Library/stm32f4xx_ltdc.c ****  ===============================================================================
 102:./Library/stm32f4xx_ltdc.c ****     [..]  This section provides functions allowing to:
 103:./Library/stm32f4xx_ltdc.c ****       (+) Initialize and configure the LTDC
 104:./Library/stm32f4xx_ltdc.c ****       (+) Enable or Disable Dither
 105:./Library/stm32f4xx_ltdc.c ****       (+) Define the position of the line interrupt
 106:./Library/stm32f4xx_ltdc.c ****       (+) reload layers registers with new parameters
 107:./Library/stm32f4xx_ltdc.c ****       (+) Initialize and configure layer1 and layer2
 108:./Library/stm32f4xx_ltdc.c ****       (+) Set and configure the color keying functionality
 109:./Library/stm32f4xx_ltdc.c ****       (+) Configure and Enables or disables CLUT 
 110:./Library/stm32f4xx_ltdc.c ****       
 111:./Library/stm32f4xx_ltdc.c **** @endverbatim
 112:./Library/stm32f4xx_ltdc.c ****   * @{
 113:./Library/stm32f4xx_ltdc.c ****   */
 114:./Library/stm32f4xx_ltdc.c **** 
 115:./Library/stm32f4xx_ltdc.c **** /**
 116:./Library/stm32f4xx_ltdc.c ****   * @brief  Deinitializes the LTDC peripheral registers to their default reset
 117:./Library/stm32f4xx_ltdc.c ****   *         values.
 118:./Library/stm32f4xx_ltdc.c ****   * @param  None
 119:./Library/stm32f4xx_ltdc.c ****   * @retval None
 120:./Library/stm32f4xx_ltdc.c ****   */
 121:./Library/stm32f4xx_ltdc.c **** 
 122:./Library/stm32f4xx_ltdc.c **** void LTDC_DeInit(void)
 123:./Library/stm32f4xx_ltdc.c **** {
  29              		.loc 1 123 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 00AF     		add	r7, sp, #0
  39              	.LCFI1:
  40              		.cfi_def_cfa_register 7
 124:./Library/stm32f4xx_ltdc.c ****   /* Enable LTDC reset state */
 125:./Library/stm32f4xx_ltdc.c ****   RCC_APB2PeriphResetCmd(RCC_APB2Periph_LTDC, ENABLE);
  41              		.loc 1 125 3
  42 0004 0121     		movs	r1, #1
  43 0006 4FF08060 		mov	r0, #67108864
  44 000a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 126:./Library/stm32f4xx_ltdc.c ****   /* Release LTDC from reset state */
 127:./Library/stm32f4xx_ltdc.c ****   RCC_APB2PeriphResetCmd(RCC_APB2Periph_LTDC, DISABLE);
  45              		.loc 1 127 3
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 4


  46 000e 0021     		movs	r1, #0
  47 0010 4FF08060 		mov	r0, #67108864
  48 0014 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 128:./Library/stm32f4xx_ltdc.c **** }
  49              		.loc 1 128 1
  50 0018 00BF     		nop
  51 001a 80BD     		pop	{r7, pc}
  52              		.cfi_endproc
  53              	.LFE123:
  55              		.section	.text.LTDC_Init,"ax",%progbits
  56              		.align	1
  57              		.global	LTDC_Init
  58              		.syntax unified
  59              		.thumb
  60              		.thumb_func
  62              	LTDC_Init:
  63              	.LFB124:
 129:./Library/stm32f4xx_ltdc.c **** 
 130:./Library/stm32f4xx_ltdc.c **** /**
 131:./Library/stm32f4xx_ltdc.c ****   * @brief  Initializes the LTDC peripheral according to the specified parameters
 132:./Library/stm32f4xx_ltdc.c ****   *         in the LTDC_InitStruct.
 133:./Library/stm32f4xx_ltdc.c ****   * @note   This function can be used only when the LTDC is disabled.
 134:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_InitStruct: pointer to a LTDC_InitTypeDef structure that contains
 135:./Library/stm32f4xx_ltdc.c ****   *         the configuration information for the specified LTDC peripheral.
 136:./Library/stm32f4xx_ltdc.c ****   * @retval None
 137:./Library/stm32f4xx_ltdc.c ****   */
 138:./Library/stm32f4xx_ltdc.c **** 
 139:./Library/stm32f4xx_ltdc.c **** void LTDC_Init(LTDC_InitTypeDef* LTDC_InitStruct)
 140:./Library/stm32f4xx_ltdc.c **** {
  64              		.loc 1 140 1
  65              		.cfi_startproc
  66              		@ args = 0, pretend = 0, frame = 32
  67              		@ frame_needed = 1, uses_anonymous_args = 0
  68              		@ link register save eliminated.
  69 0000 80B4     		push	{r7}
  70              	.LCFI2:
  71              		.cfi_def_cfa_offset 4
  72              		.cfi_offset 7, -4
  73 0002 89B0     		sub	sp, sp, #36
  74              	.LCFI3:
  75              		.cfi_def_cfa_offset 40
  76 0004 00AF     		add	r7, sp, #0
  77              	.LCFI4:
  78              		.cfi_def_cfa_register 7
  79 0006 7860     		str	r0, [r7, #4]
 141:./Library/stm32f4xx_ltdc.c ****   uint32_t horizontalsync = 0;
  80              		.loc 1 141 12
  81 0008 0023     		movs	r3, #0
  82 000a FB61     		str	r3, [r7, #28]
 142:./Library/stm32f4xx_ltdc.c ****   uint32_t accumulatedHBP = 0;
  83              		.loc 1 142 12
  84 000c 0023     		movs	r3, #0
  85 000e BB61     		str	r3, [r7, #24]
 143:./Library/stm32f4xx_ltdc.c ****   uint32_t accumulatedactiveW = 0;
  86              		.loc 1 143 12
  87 0010 0023     		movs	r3, #0
  88 0012 7B61     		str	r3, [r7, #20]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 5


 144:./Library/stm32f4xx_ltdc.c ****   uint32_t totalwidth = 0;
  89              		.loc 1 144 12
  90 0014 0023     		movs	r3, #0
  91 0016 3B61     		str	r3, [r7, #16]
 145:./Library/stm32f4xx_ltdc.c ****   uint32_t backgreen = 0;
  92              		.loc 1 145 12
  93 0018 0023     		movs	r3, #0
  94 001a FB60     		str	r3, [r7, #12]
 146:./Library/stm32f4xx_ltdc.c ****   uint32_t backred = 0;
  95              		.loc 1 146 12
  96 001c 0023     		movs	r3, #0
  97 001e BB60     		str	r3, [r7, #8]
 147:./Library/stm32f4xx_ltdc.c **** 
 148:./Library/stm32f4xx_ltdc.c ****   /* Check function parameters */
 149:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_HSYNC(LTDC_InitStruct->LTDC_HorizontalSync));
 150:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_VSYNC(LTDC_InitStruct->LTDC_VerticalSync));
 151:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_AHBP(LTDC_InitStruct->LTDC_AccumulatedHBP));
 152:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_AVBP(LTDC_InitStruct->LTDC_AccumulatedVBP));
 153:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_AAH(LTDC_InitStruct->LTDC_AccumulatedActiveH));
 154:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_AAW(LTDC_InitStruct->LTDC_AccumulatedActiveW));
 155:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_TOTALH(LTDC_InitStruct->LTDC_TotalHeigh));
 156:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_TOTALW(LTDC_InitStruct->LTDC_TotalWidth));
 157:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_HSPOL(LTDC_InitStruct->LTDC_HSPolarity));
 158:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_VSPOL(LTDC_InitStruct->LTDC_VSPolarity));
 159:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_DEPOL(LTDC_InitStruct->LTDC_DEPolarity));
 160:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_PCPOL(LTDC_InitStruct->LTDC_PCPolarity));
 161:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_BackBlueValue(LTDC_InitStruct->LTDC_BackgroundBlueValue));
 162:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_BackGreenValue(LTDC_InitStruct->LTDC_BackgroundGreenValue));
 163:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_BackRedValue(LTDC_InitStruct->LTDC_BackgroundRedValue));
 164:./Library/stm32f4xx_ltdc.c **** 
 165:./Library/stm32f4xx_ltdc.c ****   /* Sets Synchronization size */
 166:./Library/stm32f4xx_ltdc.c ****   LTDC->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
  98              		.loc 1 166 14
  99 0020 404B     		ldr	r3, .L3
 100 0022 9A68     		ldr	r2, [r3, #8]
 101 0024 3F49     		ldr	r1, .L3
 102 0026 404B     		ldr	r3, .L3+4
 103 0028 1340     		ands	r3, r3, r2
 104 002a 8B60     		str	r3, [r1, #8]
 167:./Library/stm32f4xx_ltdc.c ****   horizontalsync = (LTDC_InitStruct->LTDC_HorizontalSync << 16);
 105              		.loc 1 167 36
 106 002c 7B68     		ldr	r3, [r7, #4]
 107 002e 1B69     		ldr	r3, [r3, #16]
 108              		.loc 1 167 18
 109 0030 1B04     		lsls	r3, r3, #16
 110 0032 FB61     		str	r3, [r7, #28]
 168:./Library/stm32f4xx_ltdc.c ****   LTDC->SSCR |= (horizontalsync | LTDC_InitStruct->LTDC_VerticalSync);
 111              		.loc 1 168 14
 112 0034 3B4B     		ldr	r3, .L3
 113 0036 9A68     		ldr	r2, [r3, #8]
 114              		.loc 1 168 50
 115 0038 7B68     		ldr	r3, [r7, #4]
 116 003a 5969     		ldr	r1, [r3, #20]
 117              		.loc 1 168 33
 118 003c FB69     		ldr	r3, [r7, #28]
 119 003e 0B43     		orrs	r3, r3, r1
 120              		.loc 1 168 14
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 6


 121 0040 3849     		ldr	r1, .L3
 122 0042 1343     		orrs	r3, r3, r2
 123 0044 8B60     		str	r3, [r1, #8]
 169:./Library/stm32f4xx_ltdc.c **** 
 170:./Library/stm32f4xx_ltdc.c ****   /* Sets Accumulated Back porch */
 171:./Library/stm32f4xx_ltdc.c ****   LTDC->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 124              		.loc 1 171 14
 125 0046 374B     		ldr	r3, .L3
 126 0048 DA68     		ldr	r2, [r3, #12]
 127 004a 3649     		ldr	r1, .L3
 128 004c 364B     		ldr	r3, .L3+4
 129 004e 1340     		ands	r3, r3, r2
 130 0050 CB60     		str	r3, [r1, #12]
 172:./Library/stm32f4xx_ltdc.c ****   accumulatedHBP = (LTDC_InitStruct->LTDC_AccumulatedHBP << 16);
 131              		.loc 1 172 36
 132 0052 7B68     		ldr	r3, [r7, #4]
 133 0054 9B69     		ldr	r3, [r3, #24]
 134              		.loc 1 172 18
 135 0056 1B04     		lsls	r3, r3, #16
 136 0058 BB61     		str	r3, [r7, #24]
 173:./Library/stm32f4xx_ltdc.c ****   LTDC->BPCR |= (accumulatedHBP | LTDC_InitStruct->LTDC_AccumulatedVBP);
 137              		.loc 1 173 14
 138 005a 324B     		ldr	r3, .L3
 139 005c DA68     		ldr	r2, [r3, #12]
 140              		.loc 1 173 50
 141 005e 7B68     		ldr	r3, [r7, #4]
 142 0060 D969     		ldr	r1, [r3, #28]
 143              		.loc 1 173 33
 144 0062 BB69     		ldr	r3, [r7, #24]
 145 0064 0B43     		orrs	r3, r3, r1
 146              		.loc 1 173 14
 147 0066 2F49     		ldr	r1, .L3
 148 0068 1343     		orrs	r3, r3, r2
 149 006a CB60     		str	r3, [r1, #12]
 174:./Library/stm32f4xx_ltdc.c **** 
 175:./Library/stm32f4xx_ltdc.c ****   /* Sets Accumulated Active Width */
 176:./Library/stm32f4xx_ltdc.c ****   LTDC->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 150              		.loc 1 176 14
 151 006c 2D4B     		ldr	r3, .L3
 152 006e 1A69     		ldr	r2, [r3, #16]
 153 0070 2C49     		ldr	r1, .L3
 154 0072 2D4B     		ldr	r3, .L3+4
 155 0074 1340     		ands	r3, r3, r2
 156 0076 0B61     		str	r3, [r1, #16]
 177:./Library/stm32f4xx_ltdc.c ****   accumulatedactiveW = (LTDC_InitStruct->LTDC_AccumulatedActiveW << 16);
 157              		.loc 1 177 40
 158 0078 7B68     		ldr	r3, [r7, #4]
 159 007a 1B6A     		ldr	r3, [r3, #32]
 160              		.loc 1 177 22
 161 007c 1B04     		lsls	r3, r3, #16
 162 007e 7B61     		str	r3, [r7, #20]
 178:./Library/stm32f4xx_ltdc.c ****   LTDC->AWCR |= (accumulatedactiveW | LTDC_InitStruct->LTDC_AccumulatedActiveH);
 163              		.loc 1 178 14
 164 0080 284B     		ldr	r3, .L3
 165 0082 1A69     		ldr	r2, [r3, #16]
 166              		.loc 1 178 54
 167 0084 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 7


 168 0086 596A     		ldr	r1, [r3, #36]
 169              		.loc 1 178 37
 170 0088 7B69     		ldr	r3, [r7, #20]
 171 008a 0B43     		orrs	r3, r3, r1
 172              		.loc 1 178 14
 173 008c 2549     		ldr	r1, .L3
 174 008e 1343     		orrs	r3, r3, r2
 175 0090 0B61     		str	r3, [r1, #16]
 179:./Library/stm32f4xx_ltdc.c **** 
 180:./Library/stm32f4xx_ltdc.c ****   /* Sets Total Width */
 181:./Library/stm32f4xx_ltdc.c ****   LTDC->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 176              		.loc 1 181 14
 177 0092 244B     		ldr	r3, .L3
 178 0094 5A69     		ldr	r2, [r3, #20]
 179 0096 2349     		ldr	r1, .L3
 180 0098 234B     		ldr	r3, .L3+4
 181 009a 1340     		ands	r3, r3, r2
 182 009c 4B61     		str	r3, [r1, #20]
 182:./Library/stm32f4xx_ltdc.c ****   totalwidth = (LTDC_InitStruct->LTDC_TotalWidth << 16);
 183              		.loc 1 182 32
 184 009e 7B68     		ldr	r3, [r7, #4]
 185 00a0 9B6A     		ldr	r3, [r3, #40]
 186              		.loc 1 182 14
 187 00a2 1B04     		lsls	r3, r3, #16
 188 00a4 3B61     		str	r3, [r7, #16]
 183:./Library/stm32f4xx_ltdc.c ****   LTDC->TWCR |= (totalwidth | LTDC_InitStruct->LTDC_TotalHeigh);
 189              		.loc 1 183 14
 190 00a6 1F4B     		ldr	r3, .L3
 191 00a8 5A69     		ldr	r2, [r3, #20]
 192              		.loc 1 183 46
 193 00aa 7B68     		ldr	r3, [r7, #4]
 194 00ac D96A     		ldr	r1, [r3, #44]
 195              		.loc 1 183 29
 196 00ae 3B69     		ldr	r3, [r7, #16]
 197 00b0 0B43     		orrs	r3, r3, r1
 198              		.loc 1 183 14
 199 00b2 1C49     		ldr	r1, .L3
 200 00b4 1343     		orrs	r3, r3, r2
 201 00b6 4B61     		str	r3, [r1, #20]
 184:./Library/stm32f4xx_ltdc.c **** 
 185:./Library/stm32f4xx_ltdc.c ****   LTDC->GCR &= (uint32_t)GCR_MASK;
 202              		.loc 1 185 13
 203 00b8 1A4B     		ldr	r3, .L3
 204 00ba 9A69     		ldr	r2, [r3, #24]
 205 00bc 1949     		ldr	r1, .L3
 206 00be 1B4B     		ldr	r3, .L3+8
 207 00c0 1340     		ands	r3, r3, r2
 208 00c2 8B61     		str	r3, [r1, #24]
 186:./Library/stm32f4xx_ltdc.c ****   LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 209              		.loc 1 186 13
 210 00c4 174B     		ldr	r3, .L3
 211 00c6 9A69     		ldr	r2, [r3, #24]
 212              		.loc 1 186 43
 213 00c8 7B68     		ldr	r3, [r7, #4]
 214 00ca 1968     		ldr	r1, [r3]
 215              		.loc 1 186 78
 216 00cc 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 8


 217 00ce 5B68     		ldr	r3, [r3, #4]
 218              		.loc 1 186 61
 219 00d0 1943     		orrs	r1, r1, r3
 187:./Library/stm32f4xx_ltdc.c ****                            LTDC_InitStruct->LTDC_DEPolarity | LTDC_InitStruct->LTDC_PCPolarity);
 220              		.loc 1 187 43
 221 00d2 7B68     		ldr	r3, [r7, #4]
 222 00d4 9B68     		ldr	r3, [r3, #8]
 186:./Library/stm32f4xx_ltdc.c ****   LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 223              		.loc 1 186 96
 224 00d6 1943     		orrs	r1, r1, r3
 225              		.loc 1 187 78
 226 00d8 7B68     		ldr	r3, [r7, #4]
 227 00da DB68     		ldr	r3, [r3, #12]
 228              		.loc 1 187 61
 229 00dc 0B43     		orrs	r3, r3, r1
 186:./Library/stm32f4xx_ltdc.c ****   LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 230              		.loc 1 186 13
 231 00de 1149     		ldr	r1, .L3
 232 00e0 1343     		orrs	r3, r3, r2
 233 00e2 8B61     		str	r3, [r1, #24]
 188:./Library/stm32f4xx_ltdc.c **** 
 189:./Library/stm32f4xx_ltdc.c ****   /* sets the background color value */
 190:./Library/stm32f4xx_ltdc.c ****   backgreen = (LTDC_InitStruct->LTDC_BackgroundGreenValue << 8);
 234              		.loc 1 190 31
 235 00e4 7B68     		ldr	r3, [r7, #4]
 236 00e6 5B6B     		ldr	r3, [r3, #52]
 237              		.loc 1 190 13
 238 00e8 1B02     		lsls	r3, r3, #8
 239 00ea FB60     		str	r3, [r7, #12]
 191:./Library/stm32f4xx_ltdc.c ****   backred = (LTDC_InitStruct->LTDC_BackgroundRedValue << 16);
 240              		.loc 1 191 29
 241 00ec 7B68     		ldr	r3, [r7, #4]
 242 00ee 1B6B     		ldr	r3, [r3, #48]
 243              		.loc 1 191 11
 244 00f0 1B04     		lsls	r3, r3, #16
 245 00f2 BB60     		str	r3, [r7, #8]
 192:./Library/stm32f4xx_ltdc.c **** 
 193:./Library/stm32f4xx_ltdc.c ****   LTDC->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 246              		.loc 1 193 14
 247 00f4 0B4B     		ldr	r3, .L3
 248 00f6 DB6A     		ldr	r3, [r3, #44]
 249 00f8 0A4A     		ldr	r2, .L3
 250 00fa 03F07F43 		and	r3, r3, #-16777216
 251 00fe D362     		str	r3, [r2, #44]
 194:./Library/stm32f4xx_ltdc.c ****   LTDC->BCCR |= (backred | backgreen | LTDC_InitStruct->LTDC_BackgroundBlueValue);
 252              		.loc 1 194 14
 253 0100 084B     		ldr	r3, .L3
 254 0102 DA6A     		ldr	r2, [r3, #44]
 255              		.loc 1 194 26
 256 0104 B968     		ldr	r1, [r7, #8]
 257 0106 FB68     		ldr	r3, [r7, #12]
 258 0108 1943     		orrs	r1, r1, r3
 259              		.loc 1 194 55
 260 010a 7B68     		ldr	r3, [r7, #4]
 261 010c 9B6B     		ldr	r3, [r3, #56]
 262              		.loc 1 194 38
 263 010e 0B43     		orrs	r3, r3, r1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 9


 264              		.loc 1 194 14
 265 0110 0449     		ldr	r1, .L3
 266 0112 1343     		orrs	r3, r3, r2
 267 0114 CB62     		str	r3, [r1, #44]
 195:./Library/stm32f4xx_ltdc.c **** }
 268              		.loc 1 195 1
 269 0116 00BF     		nop
 270 0118 2437     		adds	r7, r7, #36
 271              	.LCFI5:
 272              		.cfi_def_cfa_offset 4
 273 011a BD46     		mov	sp, r7
 274              	.LCFI6:
 275              		.cfi_def_cfa_register 13
 276              		@ sp needed
 277 011c 5DF8047B 		ldr	r7, [sp], #4
 278              	.LCFI7:
 279              		.cfi_restore 7
 280              		.cfi_def_cfa_offset 0
 281 0120 7047     		bx	lr
 282              	.L4:
 283 0122 00BF     		.align	2
 284              	.L3:
 285 0124 00680140 		.word	1073833984
 286 0128 00F800F0 		.word	-268371968
 287 012c 8F88FE0F 		.word	268339343
 288              		.cfi_endproc
 289              	.LFE124:
 291              		.section	.text.LTDC_StructInit,"ax",%progbits
 292              		.align	1
 293              		.global	LTDC_StructInit
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 298              	LTDC_StructInit:
 299              	.LFB125:
 196:./Library/stm32f4xx_ltdc.c **** 
 197:./Library/stm32f4xx_ltdc.c **** /**
 198:./Library/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_InitStruct member with its default value.
 199:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_InitStruct: pointer to a LTDC_InitTypeDef structure which will
 200:./Library/stm32f4xx_ltdc.c ****   *         be initialized.
 201:./Library/stm32f4xx_ltdc.c ****   * @retval None
 202:./Library/stm32f4xx_ltdc.c ****   */
 203:./Library/stm32f4xx_ltdc.c **** 
 204:./Library/stm32f4xx_ltdc.c **** void LTDC_StructInit(LTDC_InitTypeDef* LTDC_InitStruct)
 205:./Library/stm32f4xx_ltdc.c **** {
 300              		.loc 1 205 1
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 8
 303              		@ frame_needed = 1, uses_anonymous_args = 0
 304              		@ link register save eliminated.
 305 0000 80B4     		push	{r7}
 306              	.LCFI8:
 307              		.cfi_def_cfa_offset 4
 308              		.cfi_offset 7, -4
 309 0002 83B0     		sub	sp, sp, #12
 310              	.LCFI9:
 311              		.cfi_def_cfa_offset 16
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 10


 312 0004 00AF     		add	r7, sp, #0
 313              	.LCFI10:
 314              		.cfi_def_cfa_register 7
 315 0006 7860     		str	r0, [r7, #4]
 206:./Library/stm32f4xx_ltdc.c ****   /*--------------- Reset LTDC init structure parameters values ----------------*/
 207:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_HSPolarity = LTDC_HSPolarity_AL;      /*!< Initialize the LTDC_HSPolarity m
 316              		.loc 1 207 36
 317 0008 7B68     		ldr	r3, [r7, #4]
 318 000a 0022     		movs	r2, #0
 319 000c 1A60     		str	r2, [r3]
 208:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_VSPolarity = LTDC_VSPolarity_AL;      /*!< Initialize the LTDC_VSPolarity m
 320              		.loc 1 208 36
 321 000e 7B68     		ldr	r3, [r7, #4]
 322 0010 0022     		movs	r2, #0
 323 0012 5A60     		str	r2, [r3, #4]
 209:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_DEPolarity = LTDC_DEPolarity_AL;      /*!< Initialize the LTDC_DEPolarity m
 324              		.loc 1 209 36
 325 0014 7B68     		ldr	r3, [r7, #4]
 326 0016 0022     		movs	r2, #0
 327 0018 9A60     		str	r2, [r3, #8]
 210:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_PCPolarity = LTDC_PCPolarity_IPC;     /*!< Initialize the LTDC_PCPolarity m
 328              		.loc 1 210 36
 329 001a 7B68     		ldr	r3, [r7, #4]
 330 001c 0022     		movs	r2, #0
 331 001e DA60     		str	r2, [r3, #12]
 211:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_HorizontalSync = 0x00;                /*!< Initialize the LTDC_HorizontalSy
 332              		.loc 1 211 40
 333 0020 7B68     		ldr	r3, [r7, #4]
 334 0022 0022     		movs	r2, #0
 335 0024 1A61     		str	r2, [r3, #16]
 212:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_VerticalSync = 0x00;                  /*!< Initialize the LTDC_VerticalSync
 336              		.loc 1 212 38
 337 0026 7B68     		ldr	r3, [r7, #4]
 338 0028 0022     		movs	r2, #0
 339 002a 5A61     		str	r2, [r3, #20]
 213:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_AccumulatedHBP = 0x00;                /*!< Initialize the LTDC_AccumulatedH
 340              		.loc 1 213 40
 341 002c 7B68     		ldr	r3, [r7, #4]
 342 002e 0022     		movs	r2, #0
 343 0030 9A61     		str	r2, [r3, #24]
 214:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_AccumulatedVBP = 0x00;                /*!< Initialize the LTDC_AccumulatedV
 344              		.loc 1 214 40
 345 0032 7B68     		ldr	r3, [r7, #4]
 346 0034 0022     		movs	r2, #0
 347 0036 DA61     		str	r2, [r3, #28]
 215:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_AccumulatedActiveW = 0x00;            /*!< Initialize the LTDC_AccumulatedA
 348              		.loc 1 215 44
 349 0038 7B68     		ldr	r3, [r7, #4]
 350 003a 0022     		movs	r2, #0
 351 003c 1A62     		str	r2, [r3, #32]
 216:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_AccumulatedActiveH = 0x00;            /*!< Initialize the LTDC_AccumulatedA
 352              		.loc 1 216 44
 353 003e 7B68     		ldr	r3, [r7, #4]
 354 0040 0022     		movs	r2, #0
 355 0042 5A62     		str	r2, [r3, #36]
 217:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_TotalWidth = 0x00;                    /*!< Initialize the LTDC_TotalWidth m
 356              		.loc 1 217 36
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 11


 357 0044 7B68     		ldr	r3, [r7, #4]
 358 0046 0022     		movs	r2, #0
 359 0048 9A62     		str	r2, [r3, #40]
 218:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_TotalHeigh = 0x00;                    /*!< Initialize the LTDC_TotalHeigh m
 360              		.loc 1 218 36
 361 004a 7B68     		ldr	r3, [r7, #4]
 362 004c 0022     		movs	r2, #0
 363 004e DA62     		str	r2, [r3, #44]
 219:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_BackgroundRedValue = 0x00;            /*!< Initialize the LTDC_BackgroundRe
 364              		.loc 1 219 44
 365 0050 7B68     		ldr	r3, [r7, #4]
 366 0052 0022     		movs	r2, #0
 367 0054 1A63     		str	r2, [r3, #48]
 220:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_BackgroundGreenValue = 0x00;          /*!< Initialize the LTDC_BackgroundGr
 368              		.loc 1 220 46
 369 0056 7B68     		ldr	r3, [r7, #4]
 370 0058 0022     		movs	r2, #0
 371 005a 5A63     		str	r2, [r3, #52]
 221:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_BackgroundBlueValue = 0x00;           /*!< Initialize the LTDC_BackgroundBl
 372              		.loc 1 221 45
 373 005c 7B68     		ldr	r3, [r7, #4]
 374 005e 0022     		movs	r2, #0
 375 0060 9A63     		str	r2, [r3, #56]
 222:./Library/stm32f4xx_ltdc.c **** }
 376              		.loc 1 222 1
 377 0062 00BF     		nop
 378 0064 0C37     		adds	r7, r7, #12
 379              	.LCFI11:
 380              		.cfi_def_cfa_offset 4
 381 0066 BD46     		mov	sp, r7
 382              	.LCFI12:
 383              		.cfi_def_cfa_register 13
 384              		@ sp needed
 385 0068 5DF8047B 		ldr	r7, [sp], #4
 386              	.LCFI13:
 387              		.cfi_restore 7
 388              		.cfi_def_cfa_offset 0
 389 006c 7047     		bx	lr
 390              		.cfi_endproc
 391              	.LFE125:
 393              		.section	.text.LTDC_Cmd,"ax",%progbits
 394              		.align	1
 395              		.global	LTDC_Cmd
 396              		.syntax unified
 397              		.thumb
 398              		.thumb_func
 400              	LTDC_Cmd:
 401              	.LFB126:
 223:./Library/stm32f4xx_ltdc.c **** 
 224:./Library/stm32f4xx_ltdc.c **** /**
 225:./Library/stm32f4xx_ltdc.c ****   * @brief  Enables or disables the LTDC Controller.
 226:./Library/stm32f4xx_ltdc.c ****   * @param  NewState: new state of the LTDC peripheral.
 227:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be: ENABLE or DISABLE.
 228:./Library/stm32f4xx_ltdc.c ****   * @retval None
 229:./Library/stm32f4xx_ltdc.c ****   */
 230:./Library/stm32f4xx_ltdc.c **** 
 231:./Library/stm32f4xx_ltdc.c **** void LTDC_Cmd(FunctionalState NewState)
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 12


 232:./Library/stm32f4xx_ltdc.c **** {
 402              		.loc 1 232 1
 403              		.cfi_startproc
 404              		@ args = 0, pretend = 0, frame = 8
 405              		@ frame_needed = 1, uses_anonymous_args = 0
 406              		@ link register save eliminated.
 407 0000 80B4     		push	{r7}
 408              	.LCFI14:
 409              		.cfi_def_cfa_offset 4
 410              		.cfi_offset 7, -4
 411 0002 83B0     		sub	sp, sp, #12
 412              	.LCFI15:
 413              		.cfi_def_cfa_offset 16
 414 0004 00AF     		add	r7, sp, #0
 415              	.LCFI16:
 416              		.cfi_def_cfa_register 7
 417 0006 0346     		mov	r3, r0
 418 0008 FB71     		strb	r3, [r7, #7]
 233:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 234:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 235:./Library/stm32f4xx_ltdc.c **** 
 236:./Library/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 419              		.loc 1 236 6
 420 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 421 000c 002B     		cmp	r3, #0
 422 000e 06D0     		beq	.L7
 237:./Library/stm32f4xx_ltdc.c ****   {
 238:./Library/stm32f4xx_ltdc.c ****     /* Enable LTDC by setting LTDCEN bit */
 239:./Library/stm32f4xx_ltdc.c ****     LTDC->GCR |= (uint32_t)LTDC_GCR_LTDCEN;
 423              		.loc 1 239 15
 424 0010 094B     		ldr	r3, .L10
 425 0012 9B69     		ldr	r3, [r3, #24]
 426 0014 084A     		ldr	r2, .L10
 427 0016 43F00103 		orr	r3, r3, #1
 428 001a 9361     		str	r3, [r2, #24]
 240:./Library/stm32f4xx_ltdc.c ****   }
 241:./Library/stm32f4xx_ltdc.c ****   else
 242:./Library/stm32f4xx_ltdc.c ****   {
 243:./Library/stm32f4xx_ltdc.c ****     /* Disable LTDC by clearing LTDCEN bit */
 244:./Library/stm32f4xx_ltdc.c ****     LTDC->GCR &= ~(uint32_t)LTDC_GCR_LTDCEN;
 245:./Library/stm32f4xx_ltdc.c ****   }
 246:./Library/stm32f4xx_ltdc.c **** }
 429              		.loc 1 246 1
 430 001c 05E0     		b	.L9
 431              	.L7:
 244:./Library/stm32f4xx_ltdc.c ****   }
 432              		.loc 1 244 15
 433 001e 064B     		ldr	r3, .L10
 434 0020 9B69     		ldr	r3, [r3, #24]
 435 0022 054A     		ldr	r2, .L10
 436 0024 23F00103 		bic	r3, r3, #1
 437 0028 9361     		str	r3, [r2, #24]
 438              	.L9:
 439              		.loc 1 246 1
 440 002a 00BF     		nop
 441 002c 0C37     		adds	r7, r7, #12
 442              	.LCFI17:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 13


 443              		.cfi_def_cfa_offset 4
 444 002e BD46     		mov	sp, r7
 445              	.LCFI18:
 446              		.cfi_def_cfa_register 13
 447              		@ sp needed
 448 0030 5DF8047B 		ldr	r7, [sp], #4
 449              	.LCFI19:
 450              		.cfi_restore 7
 451              		.cfi_def_cfa_offset 0
 452 0034 7047     		bx	lr
 453              	.L11:
 454 0036 00BF     		.align	2
 455              	.L10:
 456 0038 00680140 		.word	1073833984
 457              		.cfi_endproc
 458              	.LFE126:
 460              		.section	.text.LTDC_DitherCmd,"ax",%progbits
 461              		.align	1
 462              		.global	LTDC_DitherCmd
 463              		.syntax unified
 464              		.thumb
 465              		.thumb_func
 467              	LTDC_DitherCmd:
 468              	.LFB127:
 247:./Library/stm32f4xx_ltdc.c **** 
 248:./Library/stm32f4xx_ltdc.c **** /**
 249:./Library/stm32f4xx_ltdc.c ****   * @brief  Enables or disables Dither.
 250:./Library/stm32f4xx_ltdc.c ****   * @param  NewState: new state of the Dither.
 251:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be: ENABLE or DISABLE.
 252:./Library/stm32f4xx_ltdc.c ****   * @retval None
 253:./Library/stm32f4xx_ltdc.c ****   */
 254:./Library/stm32f4xx_ltdc.c **** 
 255:./Library/stm32f4xx_ltdc.c **** void LTDC_DitherCmd(FunctionalState NewState)
 256:./Library/stm32f4xx_ltdc.c **** {
 469              		.loc 1 256 1
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 8
 472              		@ frame_needed = 1, uses_anonymous_args = 0
 473              		@ link register save eliminated.
 474 0000 80B4     		push	{r7}
 475              	.LCFI20:
 476              		.cfi_def_cfa_offset 4
 477              		.cfi_offset 7, -4
 478 0002 83B0     		sub	sp, sp, #12
 479              	.LCFI21:
 480              		.cfi_def_cfa_offset 16
 481 0004 00AF     		add	r7, sp, #0
 482              	.LCFI22:
 483              		.cfi_def_cfa_register 7
 484 0006 0346     		mov	r3, r0
 485 0008 FB71     		strb	r3, [r7, #7]
 257:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 258:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 259:./Library/stm32f4xx_ltdc.c **** 
 260:./Library/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 486              		.loc 1 260 6
 487 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 14


 488 000c 002B     		cmp	r3, #0
 489 000e 06D0     		beq	.L13
 261:./Library/stm32f4xx_ltdc.c ****   {
 262:./Library/stm32f4xx_ltdc.c ****     /* Enable Dither by setting DTEN bit */
 263:./Library/stm32f4xx_ltdc.c ****     LTDC->GCR |= (uint32_t)LTDC_GCR_DTEN;
 490              		.loc 1 263 15
 491 0010 094B     		ldr	r3, .L16
 492 0012 9B69     		ldr	r3, [r3, #24]
 493 0014 084A     		ldr	r2, .L16
 494 0016 43F48033 		orr	r3, r3, #65536
 495 001a 9361     		str	r3, [r2, #24]
 264:./Library/stm32f4xx_ltdc.c ****   }
 265:./Library/stm32f4xx_ltdc.c ****   else
 266:./Library/stm32f4xx_ltdc.c ****   {
 267:./Library/stm32f4xx_ltdc.c ****     /* Disable Dither by clearing DTEN bit */
 268:./Library/stm32f4xx_ltdc.c ****     LTDC->GCR &= ~(uint32_t)LTDC_GCR_DTEN;
 269:./Library/stm32f4xx_ltdc.c ****   }
 270:./Library/stm32f4xx_ltdc.c **** }
 496              		.loc 1 270 1
 497 001c 05E0     		b	.L15
 498              	.L13:
 268:./Library/stm32f4xx_ltdc.c ****   }
 499              		.loc 1 268 15
 500 001e 064B     		ldr	r3, .L16
 501 0020 9B69     		ldr	r3, [r3, #24]
 502 0022 054A     		ldr	r2, .L16
 503 0024 23F48033 		bic	r3, r3, #65536
 504 0028 9361     		str	r3, [r2, #24]
 505              	.L15:
 506              		.loc 1 270 1
 507 002a 00BF     		nop
 508 002c 0C37     		adds	r7, r7, #12
 509              	.LCFI23:
 510              		.cfi_def_cfa_offset 4
 511 002e BD46     		mov	sp, r7
 512              	.LCFI24:
 513              		.cfi_def_cfa_register 13
 514              		@ sp needed
 515 0030 5DF8047B 		ldr	r7, [sp], #4
 516              	.LCFI25:
 517              		.cfi_restore 7
 518              		.cfi_def_cfa_offset 0
 519 0034 7047     		bx	lr
 520              	.L17:
 521 0036 00BF     		.align	2
 522              	.L16:
 523 0038 00680140 		.word	1073833984
 524              		.cfi_endproc
 525              	.LFE127:
 527              		.section	.text.LTDC_GetRGBWidth,"ax",%progbits
 528              		.align	1
 529              		.global	LTDC_GetRGBWidth
 530              		.syntax unified
 531              		.thumb
 532              		.thumb_func
 534              	LTDC_GetRGBWidth:
 535              	.LFB128:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 15


 271:./Library/stm32f4xx_ltdc.c **** 
 272:./Library/stm32f4xx_ltdc.c **** /**
 273:./Library/stm32f4xx_ltdc.c ****   * @brief  Get the dither RGB width.
 274:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_RGB_InitStruct: pointer to a LTDC_RGBTypeDef structure that contains
 275:./Library/stm32f4xx_ltdc.c ****   *         the Dither RGB width.
 276:./Library/stm32f4xx_ltdc.c ****   * @retval None
 277:./Library/stm32f4xx_ltdc.c ****   */
 278:./Library/stm32f4xx_ltdc.c **** 
 279:./Library/stm32f4xx_ltdc.c **** LTDC_RGBTypeDef LTDC_GetRGBWidth(void)
 280:./Library/stm32f4xx_ltdc.c **** {
 536              		.loc 1 280 1
 537              		.cfi_startproc
 538              		@ args = 0, pretend = 0, frame = 24
 539              		@ frame_needed = 1, uses_anonymous_args = 0
 540              		@ link register save eliminated.
 541 0000 90B4     		push	{r4, r7}
 542              	.LCFI26:
 543              		.cfi_def_cfa_offset 8
 544              		.cfi_offset 4, -8
 545              		.cfi_offset 7, -4
 546 0002 86B0     		sub	sp, sp, #24
 547              	.LCFI27:
 548              		.cfi_def_cfa_offset 32
 549 0004 00AF     		add	r7, sp, #0
 550              	.LCFI28:
 551              		.cfi_def_cfa_register 7
 552 0006 7860     		str	r0, [r7, #4]
 281:./Library/stm32f4xx_ltdc.c ****   LTDC_RGBTypeDef LTDC_RGB_InitStruct;
 282:./Library/stm32f4xx_ltdc.c **** 
 283:./Library/stm32f4xx_ltdc.c ****   LTDC->GCR &= (uint32_t)GCR_MASK;
 553              		.loc 1 283 13
 554 0008 124B     		ldr	r3, .L20
 555 000a 9A69     		ldr	r2, [r3, #24]
 556 000c 1149     		ldr	r1, .L20
 557 000e 124B     		ldr	r3, .L20+4
 558 0010 1340     		ands	r3, r3, r2
 559 0012 8B61     		str	r3, [r1, #24]
 284:./Library/stm32f4xx_ltdc.c **** 
 285:./Library/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct.LTDC_BlueWidth = (uint32_t)((LTDC->GCR >> 4) & 0x7);
 560              		.loc 1 285 56
 561 0014 0F4B     		ldr	r3, .L20
 562 0016 9B69     		ldr	r3, [r3, #24]
 563              		.loc 1 285 62
 564 0018 1B09     		lsrs	r3, r3, #4
 565              		.loc 1 285 40
 566 001a 03F00703 		and	r3, r3, #7
 567              		.loc 1 285 38
 568 001e FB60     		str	r3, [r7, #12]
 286:./Library/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct.LTDC_GreenWidth = (uint32_t)((LTDC->GCR >> 8) & 0x7);
 569              		.loc 1 286 57
 570 0020 0C4B     		ldr	r3, .L20
 571 0022 9B69     		ldr	r3, [r3, #24]
 572              		.loc 1 286 63
 573 0024 1B0A     		lsrs	r3, r3, #8
 574              		.loc 1 286 41
 575 0026 03F00703 		and	r3, r3, #7
 576              		.loc 1 286 39
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 16


 577 002a 3B61     		str	r3, [r7, #16]
 287:./Library/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct.LTDC_RedWidth = (uint32_t)((LTDC->GCR >> 12) & 0x7);
 578              		.loc 1 287 55
 579 002c 094B     		ldr	r3, .L20
 580 002e 9B69     		ldr	r3, [r3, #24]
 581              		.loc 1 287 61
 582 0030 1B0B     		lsrs	r3, r3, #12
 583              		.loc 1 287 39
 584 0032 03F00703 		and	r3, r3, #7
 585              		.loc 1 287 37
 586 0036 7B61     		str	r3, [r7, #20]
 288:./Library/stm32f4xx_ltdc.c **** 
 289:./Library/stm32f4xx_ltdc.c ****   return LTDC_RGB_InitStruct;
 587              		.loc 1 289 10
 588 0038 7B68     		ldr	r3, [r7, #4]
 589 003a 1C46     		mov	r4, r3
 590 003c 07F10C03 		add	r3, r7, #12
 591 0040 93E80700 		ldm	r3, {r0, r1, r2}
 592 0044 84E80700 		stm	r4, {r0, r1, r2}
 290:./Library/stm32f4xx_ltdc.c **** }
 593              		.loc 1 290 1
 594 0048 7868     		ldr	r0, [r7, #4]
 595 004a 1837     		adds	r7, r7, #24
 596              	.LCFI29:
 597              		.cfi_def_cfa_offset 8
 598 004c BD46     		mov	sp, r7
 599              	.LCFI30:
 600              		.cfi_def_cfa_register 13
 601              		@ sp needed
 602 004e 90BC     		pop	{r4, r7}
 603              	.LCFI31:
 604              		.cfi_restore 7
 605              		.cfi_restore 4
 606              		.cfi_def_cfa_offset 0
 607 0050 7047     		bx	lr
 608              	.L21:
 609 0052 00BF     		.align	2
 610              	.L20:
 611 0054 00680140 		.word	1073833984
 612 0058 8F88FE0F 		.word	268339343
 613              		.cfi_endproc
 614              	.LFE128:
 616              		.section	.text.LTDC_RGBStructInit,"ax",%progbits
 617              		.align	1
 618              		.global	LTDC_RGBStructInit
 619              		.syntax unified
 620              		.thumb
 621              		.thumb_func
 623              	LTDC_RGBStructInit:
 624              	.LFB129:
 291:./Library/stm32f4xx_ltdc.c **** 
 292:./Library/stm32f4xx_ltdc.c **** /**
 293:./Library/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_RGBStruct member with its default value.
 294:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_RGB_InitStruct: pointer to a LTDC_RGBTypeDef structure which will
 295:./Library/stm32f4xx_ltdc.c ****   *         be initialized.
 296:./Library/stm32f4xx_ltdc.c ****   * @retval None
 297:./Library/stm32f4xx_ltdc.c ****   */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 17


 298:./Library/stm32f4xx_ltdc.c **** 
 299:./Library/stm32f4xx_ltdc.c **** void LTDC_RGBStructInit(LTDC_RGBTypeDef* LTDC_RGB_InitStruct)
 300:./Library/stm32f4xx_ltdc.c **** {
 625              		.loc 1 300 1
 626              		.cfi_startproc
 627              		@ args = 0, pretend = 0, frame = 8
 628              		@ frame_needed = 1, uses_anonymous_args = 0
 629              		@ link register save eliminated.
 630 0000 80B4     		push	{r7}
 631              	.LCFI32:
 632              		.cfi_def_cfa_offset 4
 633              		.cfi_offset 7, -4
 634 0002 83B0     		sub	sp, sp, #12
 635              	.LCFI33:
 636              		.cfi_def_cfa_offset 16
 637 0004 00AF     		add	r7, sp, #0
 638              	.LCFI34:
 639              		.cfi_def_cfa_register 7
 640 0006 7860     		str	r0, [r7, #4]
 301:./Library/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct->LTDC_BlueWidth = 0x02;
 641              		.loc 1 301 39
 642 0008 7B68     		ldr	r3, [r7, #4]
 643 000a 0222     		movs	r2, #2
 644 000c 1A60     		str	r2, [r3]
 302:./Library/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct->LTDC_GreenWidth = 0x02;
 645              		.loc 1 302 40
 646 000e 7B68     		ldr	r3, [r7, #4]
 647 0010 0222     		movs	r2, #2
 648 0012 5A60     		str	r2, [r3, #4]
 303:./Library/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct->LTDC_RedWidth = 0x02;
 649              		.loc 1 303 38
 650 0014 7B68     		ldr	r3, [r7, #4]
 651 0016 0222     		movs	r2, #2
 652 0018 9A60     		str	r2, [r3, #8]
 304:./Library/stm32f4xx_ltdc.c **** }
 653              		.loc 1 304 1
 654 001a 00BF     		nop
 655 001c 0C37     		adds	r7, r7, #12
 656              	.LCFI35:
 657              		.cfi_def_cfa_offset 4
 658 001e BD46     		mov	sp, r7
 659              	.LCFI36:
 660              		.cfi_def_cfa_register 13
 661              		@ sp needed
 662 0020 5DF8047B 		ldr	r7, [sp], #4
 663              	.LCFI37:
 664              		.cfi_restore 7
 665              		.cfi_def_cfa_offset 0
 666 0024 7047     		bx	lr
 667              		.cfi_endproc
 668              	.LFE129:
 670              		.section	.text.LTDC_LIPConfig,"ax",%progbits
 671              		.align	1
 672              		.global	LTDC_LIPConfig
 673              		.syntax unified
 674              		.thumb
 675              		.thumb_func
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 18


 677              	LTDC_LIPConfig:
 678              	.LFB130:
 305:./Library/stm32f4xx_ltdc.c **** 
 306:./Library/stm32f4xx_ltdc.c **** 
 307:./Library/stm32f4xx_ltdc.c **** /**
 308:./Library/stm32f4xx_ltdc.c ****   * @brief  Define the position of the line interrupt .
 309:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_LIPositionConfig: Line Interrupt Position.
 310:./Library/stm32f4xx_ltdc.c ****   * @retval None
 311:./Library/stm32f4xx_ltdc.c ****   */
 312:./Library/stm32f4xx_ltdc.c **** 
 313:./Library/stm32f4xx_ltdc.c **** void LTDC_LIPConfig(uint32_t LTDC_LIPositionConfig)
 314:./Library/stm32f4xx_ltdc.c **** {
 679              		.loc 1 314 1
 680              		.cfi_startproc
 681              		@ args = 0, pretend = 0, frame = 8
 682              		@ frame_needed = 1, uses_anonymous_args = 0
 683              		@ link register save eliminated.
 684 0000 80B4     		push	{r7}
 685              	.LCFI38:
 686              		.cfi_def_cfa_offset 4
 687              		.cfi_offset 7, -4
 688 0002 83B0     		sub	sp, sp, #12
 689              	.LCFI39:
 690              		.cfi_def_cfa_offset 16
 691 0004 00AF     		add	r7, sp, #0
 692              	.LCFI40:
 693              		.cfi_def_cfa_register 7
 694 0006 7860     		str	r0, [r7, #4]
 315:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 316:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_LIPOS(LTDC_LIPositionConfig));
 317:./Library/stm32f4xx_ltdc.c **** 
 318:./Library/stm32f4xx_ltdc.c ****   /* Sets the Line Interrupt position */
 319:./Library/stm32f4xx_ltdc.c ****   LTDC->LIPCR = (uint32_t)LTDC_LIPositionConfig;
 695              		.loc 1 319 7
 696 0008 044A     		ldr	r2, .L24
 697              		.loc 1 319 15
 698 000a 7B68     		ldr	r3, [r7, #4]
 699 000c 1364     		str	r3, [r2, #64]
 320:./Library/stm32f4xx_ltdc.c **** }
 700              		.loc 1 320 1
 701 000e 00BF     		nop
 702 0010 0C37     		adds	r7, r7, #12
 703              	.LCFI41:
 704              		.cfi_def_cfa_offset 4
 705 0012 BD46     		mov	sp, r7
 706              	.LCFI42:
 707              		.cfi_def_cfa_register 13
 708              		@ sp needed
 709 0014 5DF8047B 		ldr	r7, [sp], #4
 710              	.LCFI43:
 711              		.cfi_restore 7
 712              		.cfi_def_cfa_offset 0
 713 0018 7047     		bx	lr
 714              	.L25:
 715 001a 00BF     		.align	2
 716              	.L24:
 717 001c 00680140 		.word	1073833984
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 19


 718              		.cfi_endproc
 719              	.LFE130:
 721              		.section	.text.LTDC_ReloadConfig,"ax",%progbits
 722              		.align	1
 723              		.global	LTDC_ReloadConfig
 724              		.syntax unified
 725              		.thumb
 726              		.thumb_func
 728              	LTDC_ReloadConfig:
 729              	.LFB131:
 321:./Library/stm32f4xx_ltdc.c **** 
 322:./Library/stm32f4xx_ltdc.c **** /**
 323:./Library/stm32f4xx_ltdc.c ****   * @brief  reload layers registers with new parameters 
 324:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_Reload: specifies the type of reload.
 325:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be one of the following values:
 326:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IMReload: Vertical blanking reload.
 327:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_VBReload: Immediate reload.  
 328:./Library/stm32f4xx_ltdc.c ****   * @retval None
 329:./Library/stm32f4xx_ltdc.c ****   */
 330:./Library/stm32f4xx_ltdc.c **** 
 331:./Library/stm32f4xx_ltdc.c **** void LTDC_ReloadConfig(uint32_t LTDC_Reload)
 332:./Library/stm32f4xx_ltdc.c **** {
 730              		.loc 1 332 1
 731              		.cfi_startproc
 732              		@ args = 0, pretend = 0, frame = 8
 733              		@ frame_needed = 1, uses_anonymous_args = 0
 734              		@ link register save eliminated.
 735 0000 80B4     		push	{r7}
 736              	.LCFI44:
 737              		.cfi_def_cfa_offset 4
 738              		.cfi_offset 7, -4
 739 0002 83B0     		sub	sp, sp, #12
 740              	.LCFI45:
 741              		.cfi_def_cfa_offset 16
 742 0004 00AF     		add	r7, sp, #0
 743              	.LCFI46:
 744              		.cfi_def_cfa_register 7
 745 0006 7860     		str	r0, [r7, #4]
 333:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 334:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_RELOAD(LTDC_Reload));
 335:./Library/stm32f4xx_ltdc.c **** 
 336:./Library/stm32f4xx_ltdc.c ****   /* Sets the Reload type */
 337:./Library/stm32f4xx_ltdc.c ****   LTDC->SRCR = (uint32_t)LTDC_Reload;
 746              		.loc 1 337 7
 747 0008 044A     		ldr	r2, .L27
 748              		.loc 1 337 14
 749 000a 7B68     		ldr	r3, [r7, #4]
 750 000c 5362     		str	r3, [r2, #36]
 338:./Library/stm32f4xx_ltdc.c **** }
 751              		.loc 1 338 1
 752 000e 00BF     		nop
 753 0010 0C37     		adds	r7, r7, #12
 754              	.LCFI47:
 755              		.cfi_def_cfa_offset 4
 756 0012 BD46     		mov	sp, r7
 757              	.LCFI48:
 758              		.cfi_def_cfa_register 13
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 20


 759              		@ sp needed
 760 0014 5DF8047B 		ldr	r7, [sp], #4
 761              	.LCFI49:
 762              		.cfi_restore 7
 763              		.cfi_def_cfa_offset 0
 764 0018 7047     		bx	lr
 765              	.L28:
 766 001a 00BF     		.align	2
 767              	.L27:
 768 001c 00680140 		.word	1073833984
 769              		.cfi_endproc
 770              	.LFE131:
 772              		.section	.text.LTDC_LayerInit,"ax",%progbits
 773              		.align	1
 774              		.global	LTDC_LayerInit
 775              		.syntax unified
 776              		.thumb
 777              		.thumb_func
 779              	LTDC_LayerInit:
 780              	.LFB132:
 339:./Library/stm32f4xx_ltdc.c **** 
 340:./Library/stm32f4xx_ltdc.c **** 
 341:./Library/stm32f4xx_ltdc.c **** /**
 342:./Library/stm32f4xx_ltdc.c ****   * @brief  Initializes the LTDC Layer according to the specified parameters
 343:./Library/stm32f4xx_ltdc.c ****   *         in the LTDC_LayerStruct.
 344:./Library/stm32f4xx_ltdc.c ****   * @note   This function can be used only when the LTDC is disabled.
 345:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 346:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2    
 347:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_LayerStruct: pointer to a LTDC_LayerTypeDef structure that contains
 348:./Library/stm32f4xx_ltdc.c ****   *         the configuration information for the specified LTDC peripheral.
 349:./Library/stm32f4xx_ltdc.c ****   * @retval None
 350:./Library/stm32f4xx_ltdc.c ****   */
 351:./Library/stm32f4xx_ltdc.c **** 
 352:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerInit(LTDC_Layer_TypeDef* LTDC_Layerx, LTDC_Layer_InitTypeDef* LTDC_Layer_InitStruct)
 353:./Library/stm32f4xx_ltdc.c **** {
 781              		.loc 1 353 1
 782              		.cfi_startproc
 783              		@ args = 0, pretend = 0, frame = 32
 784              		@ frame_needed = 1, uses_anonymous_args = 0
 785              		@ link register save eliminated.
 786 0000 80B4     		push	{r7}
 787              	.LCFI50:
 788              		.cfi_def_cfa_offset 4
 789              		.cfi_offset 7, -4
 790 0002 89B0     		sub	sp, sp, #36
 791              	.LCFI51:
 792              		.cfi_def_cfa_offset 40
 793 0004 00AF     		add	r7, sp, #0
 794              	.LCFI52:
 795              		.cfi_def_cfa_register 7
 796 0006 7860     		str	r0, [r7, #4]
 797 0008 3960     		str	r1, [r7]
 354:./Library/stm32f4xx_ltdc.c **** 
 355:./Library/stm32f4xx_ltdc.c ****   uint32_t whsppos = 0;
 798              		.loc 1 355 12
 799 000a 0023     		movs	r3, #0
 800 000c FB61     		str	r3, [r7, #28]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 21


 356:./Library/stm32f4xx_ltdc.c ****   uint32_t wvsppos = 0;
 801              		.loc 1 356 12
 802 000e 0023     		movs	r3, #0
 803 0010 BB61     		str	r3, [r7, #24]
 357:./Library/stm32f4xx_ltdc.c ****   uint32_t dcgreen = 0;
 804              		.loc 1 357 12
 805 0012 0023     		movs	r3, #0
 806 0014 7B61     		str	r3, [r7, #20]
 358:./Library/stm32f4xx_ltdc.c ****   uint32_t dcred = 0;
 807              		.loc 1 358 12
 808 0016 0023     		movs	r3, #0
 809 0018 3B61     		str	r3, [r7, #16]
 359:./Library/stm32f4xx_ltdc.c ****   uint32_t dcalpha = 0;
 810              		.loc 1 359 12
 811 001a 0023     		movs	r3, #0
 812 001c FB60     		str	r3, [r7, #12]
 360:./Library/stm32f4xx_ltdc.c ****   uint32_t cfbp = 0;
 813              		.loc 1 360 12
 814 001e 0023     		movs	r3, #0
 815 0020 BB60     		str	r3, [r7, #8]
 361:./Library/stm32f4xx_ltdc.c **** 
 362:./Library/stm32f4xx_ltdc.c **** /* Check the parameters */
 363:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_Pixelformat(LTDC_Layer_InitStruct->LTDC_PixelFormat));
 364:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_BlendingFactor1(LTDC_Layer_InitStruct->LTDC_BlendingFactor_1));
 365:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_BlendingFactor2(LTDC_Layer_InitStruct->LTDC_BlendingFactor_2));
 366:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_HCONFIGST(LTDC_Layer_InitStruct->LTDC_HorizontalStart));
 367:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_HCONFIGSP(LTDC_Layer_InitStruct->LTDC_HorizontalStop));
 368:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_VCONFIGST(LTDC_Layer_InitStruct->LTDC_VerticalStart));
 369:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_VCONFIGSP(LTDC_Layer_InitStruct->LTDC_VerticalStop));  
 370:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_DEFAULTCOLOR(LTDC_Layer_InitStruct->LTDC_DefaultColorBlue));
 371:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_DEFAULTCOLOR(LTDC_Layer_InitStruct->LTDC_DefaultColorGreen));
 372:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_DEFAULTCOLOR(LTDC_Layer_InitStruct->LTDC_DefaultColorRed));
 373:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_DEFAULTCOLOR(LTDC_Layer_InitStruct->LTDC_DefaultColorAlpha));
 374:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CFBP(LTDC_Layer_InitStruct->LTDC_CFBPitch));
 375:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CFBLL(LTDC_Layer_InitStruct->LTDC_CFBLineLength));
 376:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CFBLNBR(LTDC_Layer_InitStruct->LTDC_CFBLineNumber));
 377:./Library/stm32f4xx_ltdc.c **** 
 378:./Library/stm32f4xx_ltdc.c ****   /* Configures the horizontal start and stop position */
 379:./Library/stm32f4xx_ltdc.c ****   whsppos = LTDC_Layer_InitStruct->LTDC_HorizontalStop << 16;
 816              		.loc 1 379 34
 817 0022 3B68     		ldr	r3, [r7]
 818 0024 5B68     		ldr	r3, [r3, #4]
 819              		.loc 1 379 11
 820 0026 1B04     		lsls	r3, r3, #16
 821 0028 FB61     		str	r3, [r7, #28]
 380:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 822              		.loc 1 380 22
 823 002a 7B68     		ldr	r3, [r7, #4]
 824 002c 5B68     		ldr	r3, [r3, #4]
 825 002e 03F47042 		and	r2, r3, #61440
 826 0032 7B68     		ldr	r3, [r7, #4]
 827 0034 5A60     		str	r2, [r3, #4]
 381:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WHPCR = (LTDC_Layer_InitStruct->LTDC_HorizontalStart | whsppos);
 828              		.loc 1 381 46
 829 0036 3B68     		ldr	r3, [r7]
 830 0038 1A68     		ldr	r2, [r3]
 831              		.loc 1 381 69
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 22


 832 003a FB69     		ldr	r3, [r7, #28]
 833 003c 1A43     		orrs	r2, r2, r3
 834              		.loc 1 381 22
 835 003e 7B68     		ldr	r3, [r7, #4]
 836 0040 5A60     		str	r2, [r3, #4]
 382:./Library/stm32f4xx_ltdc.c **** 
 383:./Library/stm32f4xx_ltdc.c ****   /* Configures the vertical start and stop position */
 384:./Library/stm32f4xx_ltdc.c ****   wvsppos = LTDC_Layer_InitStruct->LTDC_VerticalStop << 16;
 837              		.loc 1 384 34
 838 0042 3B68     		ldr	r3, [r7]
 839 0044 DB68     		ldr	r3, [r3, #12]
 840              		.loc 1 384 11
 841 0046 1B04     		lsls	r3, r3, #16
 842 0048 BB61     		str	r3, [r7, #24]
 385:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 843              		.loc 1 385 22
 844 004a 7B68     		ldr	r3, [r7, #4]
 845 004c 9B68     		ldr	r3, [r3, #8]
 846 004e 03F47042 		and	r2, r3, #61440
 847 0052 7B68     		ldr	r3, [r7, #4]
 848 0054 9A60     		str	r2, [r3, #8]
 386:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WVPCR  = (LTDC_Layer_InitStruct->LTDC_VerticalStart | wvsppos);
 849              		.loc 1 386 47
 850 0056 3B68     		ldr	r3, [r7]
 851 0058 9A68     		ldr	r2, [r3, #8]
 852              		.loc 1 386 68
 853 005a BB69     		ldr	r3, [r7, #24]
 854 005c 1A43     		orrs	r2, r2, r3
 855              		.loc 1 386 23
 856 005e 7B68     		ldr	r3, [r7, #4]
 857 0060 9A60     		str	r2, [r3, #8]
 387:./Library/stm32f4xx_ltdc.c **** 
 388:./Library/stm32f4xx_ltdc.c ****   /* Specifies the pixel format */
 389:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->PFCR &= ~(LTDC_LxPFCR_PF);
 858              		.loc 1 389 21
 859 0062 7B68     		ldr	r3, [r7, #4]
 860 0064 1B69     		ldr	r3, [r3, #16]
 861 0066 23F00702 		bic	r2, r3, #7
 862 006a 7B68     		ldr	r3, [r7, #4]
 863 006c 1A61     		str	r2, [r3, #16]
 390:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->PFCR = (LTDC_Layer_InitStruct->LTDC_PixelFormat);
 864              		.loc 1 390 45
 865 006e 3B68     		ldr	r3, [r7]
 866 0070 1A69     		ldr	r2, [r3, #16]
 867              		.loc 1 390 21
 868 0072 7B68     		ldr	r3, [r7, #4]
 869 0074 1A61     		str	r2, [r3, #16]
 391:./Library/stm32f4xx_ltdc.c **** 
 392:./Library/stm32f4xx_ltdc.c ****   /* Configures the default color values */
 393:./Library/stm32f4xx_ltdc.c ****   dcgreen = (LTDC_Layer_InitStruct->LTDC_DefaultColorGreen << 8);
 870              		.loc 1 393 35
 871 0076 3B68     		ldr	r3, [r7]
 872 0078 DB69     		ldr	r3, [r3, #28]
 873              		.loc 1 393 11
 874 007a 1B02     		lsls	r3, r3, #8
 875 007c 7B61     		str	r3, [r7, #20]
 394:./Library/stm32f4xx_ltdc.c ****   dcred = (LTDC_Layer_InitStruct->LTDC_DefaultColorRed << 16);
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 23


 876              		.loc 1 394 33
 877 007e 3B68     		ldr	r3, [r7]
 878 0080 1B6A     		ldr	r3, [r3, #32]
 879              		.loc 1 394 9
 880 0082 1B04     		lsls	r3, r3, #16
 881 0084 3B61     		str	r3, [r7, #16]
 395:./Library/stm32f4xx_ltdc.c ****   dcalpha = (LTDC_Layer_InitStruct->LTDC_DefaultColorAlpha << 24);
 882              		.loc 1 395 35
 883 0086 3B68     		ldr	r3, [r7]
 884 0088 5B6A     		ldr	r3, [r3, #36]
 885              		.loc 1 395 11
 886 008a 1B06     		lsls	r3, r3, #24
 887 008c FB60     		str	r3, [r7, #12]
 396:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->DCCR &=  ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCC
 888              		.loc 1 396 21
 889 008e 7B68     		ldr	r3, [r7, #4]
 890 0090 9B69     		ldr	r3, [r3, #24]
 891 0092 7B68     		ldr	r3, [r7, #4]
 892 0094 0022     		movs	r2, #0
 893 0096 9A61     		str	r2, [r3, #24]
 397:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->DCCR = (LTDC_Layer_InitStruct->LTDC_DefaultColorBlue | dcgreen | \
 894              		.loc 1 397 45
 895 0098 3B68     		ldr	r3, [r7]
 896 009a 9A69     		ldr	r2, [r3, #24]
 897              		.loc 1 397 69
 898 009c 7B69     		ldr	r3, [r7, #20]
 899 009e 1A43     		orrs	r2, r2, r3
 900              		.loc 1 397 79
 901 00a0 3B69     		ldr	r3, [r7, #16]
 902 00a2 1A43     		orrs	r2, r2, r3
 398:./Library/stm32f4xx_ltdc.c ****                         dcred | dcalpha);
 903              		.loc 1 398 31
 904 00a4 FB68     		ldr	r3, [r7, #12]
 905 00a6 1A43     		orrs	r2, r2, r3
 397:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->DCCR = (LTDC_Layer_InitStruct->LTDC_DefaultColorBlue | dcgreen | \
 906              		.loc 1 397 21
 907 00a8 7B68     		ldr	r3, [r7, #4]
 908 00aa 9A61     		str	r2, [r3, #24]
 399:./Library/stm32f4xx_ltdc.c **** 
 400:./Library/stm32f4xx_ltdc.c ****   /* Specifies the constant alpha value */      
 401:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CACR &= ~(LTDC_LxCACR_CONSTA);
 909              		.loc 1 401 21
 910 00ac 7B68     		ldr	r3, [r7, #4]
 911 00ae 5B69     		ldr	r3, [r3, #20]
 912 00b0 23F0FF02 		bic	r2, r3, #255
 913 00b4 7B68     		ldr	r3, [r7, #4]
 914 00b6 5A61     		str	r2, [r3, #20]
 402:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CACR = (LTDC_Layer_InitStruct->LTDC_ConstantAlpha);
 915              		.loc 1 402 45
 916 00b8 3B68     		ldr	r3, [r7]
 917 00ba 5A69     		ldr	r2, [r3, #20]
 918              		.loc 1 402 21
 919 00bc 7B68     		ldr	r3, [r7, #4]
 920 00be 5A61     		str	r2, [r3, #20]
 403:./Library/stm32f4xx_ltdc.c **** 
 404:./Library/stm32f4xx_ltdc.c ****   /* Specifies the blending factors */
 405:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 24


 921              		.loc 1 405 21
 922 00c0 7B68     		ldr	r3, [r7, #4]
 923 00c2 DB69     		ldr	r3, [r3, #28]
 924 00c4 23F4E063 		bic	r3, r3, #1792
 925 00c8 23F00703 		bic	r3, r3, #7
 926 00cc 7A68     		ldr	r2, [r7, #4]
 927 00ce D361     		str	r3, [r2, #28]
 406:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->BFCR = (LTDC_Layer_InitStruct->LTDC_BlendingFactor_1 | LTDC_Layer_InitStruct->LTDC_B
 928              		.loc 1 406 45
 929 00d0 3B68     		ldr	r3, [r7]
 930 00d2 9A6A     		ldr	r2, [r3, #40]
 931              		.loc 1 406 92
 932 00d4 3B68     		ldr	r3, [r7]
 933 00d6 DB6A     		ldr	r3, [r3, #44]
 934              		.loc 1 406 69
 935 00d8 1A43     		orrs	r2, r2, r3
 936              		.loc 1 406 21
 937 00da 7B68     		ldr	r3, [r7, #4]
 938 00dc DA61     		str	r2, [r3, #28]
 407:./Library/stm32f4xx_ltdc.c **** 
 408:./Library/stm32f4xx_ltdc.c ****   /* Configures the color frame buffer start address */
 409:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 939              		.loc 1 409 22
 940 00de 7B68     		ldr	r3, [r7, #4]
 941 00e0 9B6A     		ldr	r3, [r3, #40]
 942 00e2 7B68     		ldr	r3, [r7, #4]
 943 00e4 0022     		movs	r2, #0
 944 00e6 9A62     		str	r2, [r3, #40]
 410:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBAR = (LTDC_Layer_InitStruct->LTDC_CFBStartAdress);
 945              		.loc 1 410 46
 946 00e8 3B68     		ldr	r3, [r7]
 947 00ea 1A6B     		ldr	r2, [r3, #48]
 948              		.loc 1 410 22
 949 00ec 7B68     		ldr	r3, [r7, #4]
 950 00ee 9A62     		str	r2, [r3, #40]
 411:./Library/stm32f4xx_ltdc.c **** 
 412:./Library/stm32f4xx_ltdc.c ****   /* Configures the color frame buffer pitch in byte */
 413:./Library/stm32f4xx_ltdc.c ****   cfbp = (LTDC_Layer_InitStruct->LTDC_CFBPitch << 16);
 951              		.loc 1 413 32
 952 00f0 3B68     		ldr	r3, [r7]
 953 00f2 9B6B     		ldr	r3, [r3, #56]
 954              		.loc 1 413 8
 955 00f4 1B04     		lsls	r3, r3, #16
 956 00f6 BB60     		str	r3, [r7, #8]
 414:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 957              		.loc 1 414 23
 958 00f8 7B68     		ldr	r3, [r7, #4]
 959 00fa DB6A     		ldr	r3, [r3, #44]
 960 00fc 03F0E022 		and	r2, r3, #-536813568
 961 0100 7B68     		ldr	r3, [r7, #4]
 962 0102 DA62     		str	r2, [r3, #44]
 415:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLR  = (LTDC_Layer_InitStruct->LTDC_CFBLineLength | cfbp);
 963              		.loc 1 415 47
 964 0104 3B68     		ldr	r3, [r7]
 965 0106 5A6B     		ldr	r2, [r3, #52]
 966              		.loc 1 415 68
 967 0108 BB68     		ldr	r3, [r7, #8]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 25


 968 010a 1A43     		orrs	r2, r2, r3
 969              		.loc 1 415 23
 970 010c 7B68     		ldr	r3, [r7, #4]
 971 010e DA62     		str	r2, [r3, #44]
 416:./Library/stm32f4xx_ltdc.c **** 
 417:./Library/stm32f4xx_ltdc.c ****   /* Configures the frame buffer line number */
 418:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 972              		.loc 1 418 24
 973 0110 7B68     		ldr	r3, [r7, #4]
 974 0112 1B6B     		ldr	r3, [r3, #48]
 975 0114 23F4FF63 		bic	r3, r3, #2040
 976 0118 23F00703 		bic	r3, r3, #7
 977 011c 7A68     		ldr	r2, [r7, #4]
 978 011e 1363     		str	r3, [r2, #48]
 419:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLNR  = (LTDC_Layer_InitStruct->LTDC_CFBLineNumber);
 979              		.loc 1 419 48
 980 0120 3B68     		ldr	r3, [r7]
 981 0122 DA6B     		ldr	r2, [r3, #60]
 982              		.loc 1 419 24
 983 0124 7B68     		ldr	r3, [r7, #4]
 984 0126 1A63     		str	r2, [r3, #48]
 420:./Library/stm32f4xx_ltdc.c **** 
 421:./Library/stm32f4xx_ltdc.c **** }
 985              		.loc 1 421 1
 986 0128 00BF     		nop
 987 012a 2437     		adds	r7, r7, #36
 988              	.LCFI53:
 989              		.cfi_def_cfa_offset 4
 990 012c BD46     		mov	sp, r7
 991              	.LCFI54:
 992              		.cfi_def_cfa_register 13
 993              		@ sp needed
 994 012e 5DF8047B 		ldr	r7, [sp], #4
 995              	.LCFI55:
 996              		.cfi_restore 7
 997              		.cfi_def_cfa_offset 0
 998 0132 7047     		bx	lr
 999              		.cfi_endproc
 1000              	.LFE132:
 1002              		.section	.text.LTDC_LayerStructInit,"ax",%progbits
 1003              		.align	1
 1004              		.global	LTDC_LayerStructInit
 1005              		.syntax unified
 1006              		.thumb
 1007              		.thumb_func
 1009              	LTDC_LayerStructInit:
 1010              	.LFB133:
 422:./Library/stm32f4xx_ltdc.c **** 
 423:./Library/stm32f4xx_ltdc.c **** /**
 424:./Library/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_Layer_InitStruct member with its default value.
 425:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_Layer_InitStruct: pointer to a LTDC_LayerTypeDef structure which will
 426:./Library/stm32f4xx_ltdc.c ****   *         be initialized.
 427:./Library/stm32f4xx_ltdc.c ****   * @retval None
 428:./Library/stm32f4xx_ltdc.c ****   */
 429:./Library/stm32f4xx_ltdc.c **** 
 430:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerStructInit(LTDC_Layer_InitTypeDef * LTDC_Layer_InitStruct)
 431:./Library/stm32f4xx_ltdc.c **** {
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 26


 1011              		.loc 1 431 1
 1012              		.cfi_startproc
 1013              		@ args = 0, pretend = 0, frame = 8
 1014              		@ frame_needed = 1, uses_anonymous_args = 0
 1015              		@ link register save eliminated.
 1016 0000 80B4     		push	{r7}
 1017              	.LCFI56:
 1018              		.cfi_def_cfa_offset 4
 1019              		.cfi_offset 7, -4
 1020 0002 83B0     		sub	sp, sp, #12
 1021              	.LCFI57:
 1022              		.cfi_def_cfa_offset 16
 1023 0004 00AF     		add	r7, sp, #0
 1024              	.LCFI58:
 1025              		.cfi_def_cfa_register 7
 1026 0006 7860     		str	r0, [r7, #4]
 432:./Library/stm32f4xx_ltdc.c ****   /*--------------- Reset Layer structure parameters values -------------------*/
 433:./Library/stm32f4xx_ltdc.c **** 
 434:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the horizontal limit member */
 435:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_HorizontalStart = 0x00;
 1027              		.loc 1 435 47
 1028 0008 7B68     		ldr	r3, [r7, #4]
 1029 000a 0022     		movs	r2, #0
 1030 000c 1A60     		str	r2, [r3]
 436:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_HorizontalStop = 0x00;
 1031              		.loc 1 436 46
 1032 000e 7B68     		ldr	r3, [r7, #4]
 1033 0010 0022     		movs	r2, #0
 1034 0012 5A60     		str	r2, [r3, #4]
 437:./Library/stm32f4xx_ltdc.c **** 
 438:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the vertical limit member */
 439:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_VerticalStart = 0x00;
 1035              		.loc 1 439 45
 1036 0014 7B68     		ldr	r3, [r7, #4]
 1037 0016 0022     		movs	r2, #0
 1038 0018 9A60     		str	r2, [r3, #8]
 440:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_VerticalStop = 0x00;
 1039              		.loc 1 440 44
 1040 001a 7B68     		ldr	r3, [r7, #4]
 1041 001c 0022     		movs	r2, #0
 1042 001e DA60     		str	r2, [r3, #12]
 441:./Library/stm32f4xx_ltdc.c **** 
 442:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the pixel format member */
 443:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_PixelFormat = LTDC_Pixelformat_ARGB8888;
 1043              		.loc 1 443 43
 1044 0020 7B68     		ldr	r3, [r7, #4]
 1045 0022 0022     		movs	r2, #0
 1046 0024 1A61     		str	r2, [r3, #16]
 444:./Library/stm32f4xx_ltdc.c **** 
 445:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the constant alpha value */
 446:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_ConstantAlpha = 0xFF;
 1047              		.loc 1 446 45
 1048 0026 7B68     		ldr	r3, [r7, #4]
 1049 0028 FF22     		movs	r2, #255
 1050 002a 5A61     		str	r2, [r3, #20]
 447:./Library/stm32f4xx_ltdc.c **** 
 448:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the default color values */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 27


 449:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_DefaultColorBlue = 0x00;
 1051              		.loc 1 449 48
 1052 002c 7B68     		ldr	r3, [r7, #4]
 1053 002e 0022     		movs	r2, #0
 1054 0030 9A61     		str	r2, [r3, #24]
 450:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_DefaultColorGreen = 0x00;
 1055              		.loc 1 450 49
 1056 0032 7B68     		ldr	r3, [r7, #4]
 1057 0034 0022     		movs	r2, #0
 1058 0036 DA61     		str	r2, [r3, #28]
 451:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_DefaultColorRed = 0x00;
 1059              		.loc 1 451 47
 1060 0038 7B68     		ldr	r3, [r7, #4]
 1061 003a 0022     		movs	r2, #0
 1062 003c 1A62     		str	r2, [r3, #32]
 452:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_DefaultColorAlpha = 0x00;
 1063              		.loc 1 452 49
 1064 003e 7B68     		ldr	r3, [r7, #4]
 1065 0040 0022     		movs	r2, #0
 1066 0042 5A62     		str	r2, [r3, #36]
 453:./Library/stm32f4xx_ltdc.c **** 
 454:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the blending factors */
 455:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_BlendingFactor_1 = LTDC_BlendingFactor1_PAxCA;
 1067              		.loc 1 455 48
 1068 0044 7B68     		ldr	r3, [r7, #4]
 1069 0046 4FF4C062 		mov	r2, #1536
 1070 004a 9A62     		str	r2, [r3, #40]
 456:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_BlendingFactor_2 = LTDC_BlendingFactor2_PAxCA;
 1071              		.loc 1 456 48
 1072 004c 7B68     		ldr	r3, [r7, #4]
 1073 004e 0722     		movs	r2, #7
 1074 0050 DA62     		str	r2, [r3, #44]
 457:./Library/stm32f4xx_ltdc.c **** 
 458:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the frame buffer start address */
 459:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_CFBStartAdress = 0x00;
 1075              		.loc 1 459 46
 1076 0052 7B68     		ldr	r3, [r7, #4]
 1077 0054 0022     		movs	r2, #0
 1078 0056 1A63     		str	r2, [r3, #48]
 460:./Library/stm32f4xx_ltdc.c **** 
 461:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the frame buffer pitch and line length */
 462:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_CFBLineLength = 0x00;
 1079              		.loc 1 462 45
 1080 0058 7B68     		ldr	r3, [r7, #4]
 1081 005a 0022     		movs	r2, #0
 1082 005c 5A63     		str	r2, [r3, #52]
 463:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_CFBPitch = 0x00;
 1083              		.loc 1 463 40
 1084 005e 7B68     		ldr	r3, [r7, #4]
 1085 0060 0022     		movs	r2, #0
 1086 0062 9A63     		str	r2, [r3, #56]
 464:./Library/stm32f4xx_ltdc.c **** 
 465:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the frame buffer line number */
 466:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_CFBLineNumber = 0x00;
 1087              		.loc 1 466 45
 1088 0064 7B68     		ldr	r3, [r7, #4]
 1089 0066 0022     		movs	r2, #0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 28


 1090 0068 DA63     		str	r2, [r3, #60]
 467:./Library/stm32f4xx_ltdc.c **** }
 1091              		.loc 1 467 1
 1092 006a 00BF     		nop
 1093 006c 0C37     		adds	r7, r7, #12
 1094              	.LCFI59:
 1095              		.cfi_def_cfa_offset 4
 1096 006e BD46     		mov	sp, r7
 1097              	.LCFI60:
 1098              		.cfi_def_cfa_register 13
 1099              		@ sp needed
 1100 0070 5DF8047B 		ldr	r7, [sp], #4
 1101              	.LCFI61:
 1102              		.cfi_restore 7
 1103              		.cfi_def_cfa_offset 0
 1104 0074 7047     		bx	lr
 1105              		.cfi_endproc
 1106              	.LFE133:
 1108              		.section	.text.LTDC_LayerCmd,"ax",%progbits
 1109              		.align	1
 1110              		.global	LTDC_LayerCmd
 1111              		.syntax unified
 1112              		.thumb
 1113              		.thumb_func
 1115              	LTDC_LayerCmd:
 1116              	.LFB134:
 468:./Library/stm32f4xx_ltdc.c **** 
 469:./Library/stm32f4xx_ltdc.c **** 
 470:./Library/stm32f4xx_ltdc.c **** /**
 471:./Library/stm32f4xx_ltdc.c ****   * @brief  Enables or disables the LTDC_Layer Controller.
 472:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 473:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2
 474:./Library/stm32f4xx_ltdc.c ****   * @param  NewState: new state of the LTDC_Layer peripheral.
 475:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be: ENABLE or DISABLE.
 476:./Library/stm32f4xx_ltdc.c ****   * @retval None
 477:./Library/stm32f4xx_ltdc.c ****   */
 478:./Library/stm32f4xx_ltdc.c **** 
 479:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerCmd(LTDC_Layer_TypeDef* LTDC_Layerx, FunctionalState NewState)
 480:./Library/stm32f4xx_ltdc.c **** {
 1117              		.loc 1 480 1
 1118              		.cfi_startproc
 1119              		@ args = 0, pretend = 0, frame = 8
 1120              		@ frame_needed = 1, uses_anonymous_args = 0
 1121              		@ link register save eliminated.
 1122 0000 80B4     		push	{r7}
 1123              	.LCFI62:
 1124              		.cfi_def_cfa_offset 4
 1125              		.cfi_offset 7, -4
 1126 0002 83B0     		sub	sp, sp, #12
 1127              	.LCFI63:
 1128              		.cfi_def_cfa_offset 16
 1129 0004 00AF     		add	r7, sp, #0
 1130              	.LCFI64:
 1131              		.cfi_def_cfa_register 7
 1132 0006 7860     		str	r0, [r7, #4]
 1133 0008 0B46     		mov	r3, r1
 1134 000a FB70     		strb	r3, [r7, #3]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 29


 481:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 482:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 483:./Library/stm32f4xx_ltdc.c **** 
 484:./Library/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 1135              		.loc 1 484 6
 1136 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1137 000e 002B     		cmp	r3, #0
 1138 0010 06D0     		beq	.L32
 485:./Library/stm32f4xx_ltdc.c ****   {
 486:./Library/stm32f4xx_ltdc.c ****     /* Enable LTDC_Layer by setting LEN bit */
 487:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR |= (uint32_t)LTDC_LxCR_LEN;
 1139              		.loc 1 487 21
 1140 0012 7B68     		ldr	r3, [r7, #4]
 1141 0014 1B68     		ldr	r3, [r3]
 1142 0016 43F00102 		orr	r2, r3, #1
 1143 001a 7B68     		ldr	r3, [r7, #4]
 1144 001c 1A60     		str	r2, [r3]
 488:./Library/stm32f4xx_ltdc.c ****   }
 489:./Library/stm32f4xx_ltdc.c ****   else
 490:./Library/stm32f4xx_ltdc.c ****   {
 491:./Library/stm32f4xx_ltdc.c ****     /* Disable LTDC_Layer by clearing LEN bit */
 492:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR &= ~(uint32_t)LTDC_LxCR_LEN;
 493:./Library/stm32f4xx_ltdc.c ****   }
 494:./Library/stm32f4xx_ltdc.c **** }
 1145              		.loc 1 494 1
 1146 001e 05E0     		b	.L34
 1147              	.L32:
 492:./Library/stm32f4xx_ltdc.c ****   }
 1148              		.loc 1 492 21
 1149 0020 7B68     		ldr	r3, [r7, #4]
 1150 0022 1B68     		ldr	r3, [r3]
 1151 0024 23F00102 		bic	r2, r3, #1
 1152 0028 7B68     		ldr	r3, [r7, #4]
 1153 002a 1A60     		str	r2, [r3]
 1154              	.L34:
 1155              		.loc 1 494 1
 1156 002c 00BF     		nop
 1157 002e 0C37     		adds	r7, r7, #12
 1158              	.LCFI65:
 1159              		.cfi_def_cfa_offset 4
 1160 0030 BD46     		mov	sp, r7
 1161              	.LCFI66:
 1162              		.cfi_def_cfa_register 13
 1163              		@ sp needed
 1164 0032 5DF8047B 		ldr	r7, [sp], #4
 1165              	.LCFI67:
 1166              		.cfi_restore 7
 1167              		.cfi_def_cfa_offset 0
 1168 0036 7047     		bx	lr
 1169              		.cfi_endproc
 1170              	.LFE134:
 1172              		.section	.text.LTDC_GetPosStatus,"ax",%progbits
 1173              		.align	1
 1174              		.global	LTDC_GetPosStatus
 1175              		.syntax unified
 1176              		.thumb
 1177              		.thumb_func
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 30


 1179              	LTDC_GetPosStatus:
 1180              	.LFB135:
 495:./Library/stm32f4xx_ltdc.c **** 
 496:./Library/stm32f4xx_ltdc.c **** 
 497:./Library/stm32f4xx_ltdc.c **** /**
 498:./Library/stm32f4xx_ltdc.c ****   * @brief  Get the current position.
 499:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_Pos_InitStruct: pointer to a LTDC_PosTypeDef structure that contains
 500:./Library/stm32f4xx_ltdc.c ****   *         the current position.
 501:./Library/stm32f4xx_ltdc.c ****   * @retval None
 502:./Library/stm32f4xx_ltdc.c ****   */
 503:./Library/stm32f4xx_ltdc.c **** 
 504:./Library/stm32f4xx_ltdc.c **** LTDC_PosTypeDef LTDC_GetPosStatus(void)
 505:./Library/stm32f4xx_ltdc.c **** {
 1181              		.loc 1 505 1
 1182              		.cfi_startproc
 1183              		@ args = 0, pretend = 0, frame = 16
 1184              		@ frame_needed = 1, uses_anonymous_args = 0
 1185              		@ link register save eliminated.
 1186 0000 80B4     		push	{r7}
 1187              	.LCFI68:
 1188              		.cfi_def_cfa_offset 4
 1189              		.cfi_offset 7, -4
 1190 0002 85B0     		sub	sp, sp, #20
 1191              	.LCFI69:
 1192              		.cfi_def_cfa_offset 24
 1193 0004 00AF     		add	r7, sp, #0
 1194              	.LCFI70:
 1195              		.cfi_def_cfa_register 7
 1196 0006 7860     		str	r0, [r7, #4]
 506:./Library/stm32f4xx_ltdc.c ****   LTDC_PosTypeDef LTDC_Pos_InitStruct;
 507:./Library/stm32f4xx_ltdc.c **** 
 508:./Library/stm32f4xx_ltdc.c ****   LTDC->CPSR &= ~(LTDC_CPSR_CYPOS | LTDC_CPSR_CXPOS);
 1197              		.loc 1 508 14
 1198 0008 0D4B     		ldr	r3, .L37
 1199 000a 5B6C     		ldr	r3, [r3, #68]
 1200 000c 0C4B     		ldr	r3, .L37
 1201 000e 0022     		movs	r2, #0
 1202 0010 5A64     		str	r2, [r3, #68]
 509:./Library/stm32f4xx_ltdc.c **** 
 510:./Library/stm32f4xx_ltdc.c ****   LTDC_Pos_InitStruct.LTDC_POSX = (uint32_t)(LTDC->CPSR >> 16);
 1203              		.loc 1 510 50
 1204 0012 0B4B     		ldr	r3, .L37
 1205 0014 5B6C     		ldr	r3, [r3, #68]
 1206              		.loc 1 510 57
 1207 0016 1B0C     		lsrs	r3, r3, #16
 1208              		.loc 1 510 33
 1209 0018 BB60     		str	r3, [r7, #8]
 511:./Library/stm32f4xx_ltdc.c ****   LTDC_Pos_InitStruct.LTDC_POSY = (uint32_t)(LTDC->CPSR & 0xFFFF);
 1210              		.loc 1 511 50
 1211 001a 094B     		ldr	r3, .L37
 1212 001c 5B6C     		ldr	r3, [r3, #68]
 1213              		.loc 1 511 35
 1214 001e 9BB2     		uxth	r3, r3
 1215              		.loc 1 511 33
 1216 0020 FB60     		str	r3, [r7, #12]
 512:./Library/stm32f4xx_ltdc.c **** 
 513:./Library/stm32f4xx_ltdc.c ****   return LTDC_Pos_InitStruct;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 31


 1217              		.loc 1 513 10
 1218 0022 7B68     		ldr	r3, [r7, #4]
 1219 0024 1A46     		mov	r2, r3
 1220 0026 07F10803 		add	r3, r7, #8
 1221 002a 93E80300 		ldm	r3, {r0, r1}
 1222 002e 82E80300 		stm	r2, {r0, r1}
 514:./Library/stm32f4xx_ltdc.c **** }
 1223              		.loc 1 514 1
 1224 0032 7868     		ldr	r0, [r7, #4]
 1225 0034 1437     		adds	r7, r7, #20
 1226              	.LCFI71:
 1227              		.cfi_def_cfa_offset 4
 1228 0036 BD46     		mov	sp, r7
 1229              	.LCFI72:
 1230              		.cfi_def_cfa_register 13
 1231              		@ sp needed
 1232 0038 5DF8047B 		ldr	r7, [sp], #4
 1233              	.LCFI73:
 1234              		.cfi_restore 7
 1235              		.cfi_def_cfa_offset 0
 1236 003c 7047     		bx	lr
 1237              	.L38:
 1238 003e 00BF     		.align	2
 1239              	.L37:
 1240 0040 00680140 		.word	1073833984
 1241              		.cfi_endproc
 1242              	.LFE135:
 1244              		.section	.text.LTDC_PosStructInit,"ax",%progbits
 1245              		.align	1
 1246              		.global	LTDC_PosStructInit
 1247              		.syntax unified
 1248              		.thumb
 1249              		.thumb_func
 1251              	LTDC_PosStructInit:
 1252              	.LFB136:
 515:./Library/stm32f4xx_ltdc.c **** 
 516:./Library/stm32f4xx_ltdc.c **** /**
 517:./Library/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_Pos_InitStruct member with its default value.
 518:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_Pos_InitStruct: pointer to a LTDC_PosTypeDef structure which will
 519:./Library/stm32f4xx_ltdc.c ****   *         be initialized.
 520:./Library/stm32f4xx_ltdc.c ****   * @retval None
 521:./Library/stm32f4xx_ltdc.c ****   */
 522:./Library/stm32f4xx_ltdc.c **** 
 523:./Library/stm32f4xx_ltdc.c **** void LTDC_PosStructInit(LTDC_PosTypeDef* LTDC_Pos_InitStruct)
 524:./Library/stm32f4xx_ltdc.c **** {
 1253              		.loc 1 524 1
 1254              		.cfi_startproc
 1255              		@ args = 0, pretend = 0, frame = 8
 1256              		@ frame_needed = 1, uses_anonymous_args = 0
 1257              		@ link register save eliminated.
 1258 0000 80B4     		push	{r7}
 1259              	.LCFI74:
 1260              		.cfi_def_cfa_offset 4
 1261              		.cfi_offset 7, -4
 1262 0002 83B0     		sub	sp, sp, #12
 1263              	.LCFI75:
 1264              		.cfi_def_cfa_offset 16
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 32


 1265 0004 00AF     		add	r7, sp, #0
 1266              	.LCFI76:
 1267              		.cfi_def_cfa_register 7
 1268 0006 7860     		str	r0, [r7, #4]
 525:./Library/stm32f4xx_ltdc.c ****   LTDC_Pos_InitStruct->LTDC_POSX = 0x00;
 1269              		.loc 1 525 34
 1270 0008 7B68     		ldr	r3, [r7, #4]
 1271 000a 0022     		movs	r2, #0
 1272 000c 1A60     		str	r2, [r3]
 526:./Library/stm32f4xx_ltdc.c ****   LTDC_Pos_InitStruct->LTDC_POSY = 0x00;
 1273              		.loc 1 526 34
 1274 000e 7B68     		ldr	r3, [r7, #4]
 1275 0010 0022     		movs	r2, #0
 1276 0012 5A60     		str	r2, [r3, #4]
 527:./Library/stm32f4xx_ltdc.c **** }
 1277              		.loc 1 527 1
 1278 0014 00BF     		nop
 1279 0016 0C37     		adds	r7, r7, #12
 1280              	.LCFI77:
 1281              		.cfi_def_cfa_offset 4
 1282 0018 BD46     		mov	sp, r7
 1283              	.LCFI78:
 1284              		.cfi_def_cfa_register 13
 1285              		@ sp needed
 1286 001a 5DF8047B 		ldr	r7, [sp], #4
 1287              	.LCFI79:
 1288              		.cfi_restore 7
 1289              		.cfi_def_cfa_offset 0
 1290 001e 7047     		bx	lr
 1291              		.cfi_endproc
 1292              	.LFE136:
 1294              		.section	.text.LTDC_GetCDStatus,"ax",%progbits
 1295              		.align	1
 1296              		.global	LTDC_GetCDStatus
 1297              		.syntax unified
 1298              		.thumb
 1299              		.thumb_func
 1301              	LTDC_GetCDStatus:
 1302              	.LFB137:
 528:./Library/stm32f4xx_ltdc.c **** 
 529:./Library/stm32f4xx_ltdc.c **** /**
 530:./Library/stm32f4xx_ltdc.c ****   * @brief  Checks whether the specified LTDC's flag is set or not.
 531:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_CD: specifies the flag to check.
 532:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be one of the following values:
 533:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_CD_VDES: vertical data enable current status.
 534:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_CD_HDES: horizontal data enable current status.
 535:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_CD_VSYNC:  Vertical Synchronization current status.
 536:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_CD_HSYNC:  Horizontal Synchronization current status.
 537:./Library/stm32f4xx_ltdc.c ****   * @retval The new state of LTDC_CD (SET or RESET).
 538:./Library/stm32f4xx_ltdc.c ****   */
 539:./Library/stm32f4xx_ltdc.c **** 
 540:./Library/stm32f4xx_ltdc.c **** FlagStatus LTDC_GetCDStatus(uint32_t LTDC_CD)
 541:./Library/stm32f4xx_ltdc.c **** {
 1303              		.loc 1 541 1
 1304              		.cfi_startproc
 1305              		@ args = 0, pretend = 0, frame = 16
 1306              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 33


 1307              		@ link register save eliminated.
 1308 0000 80B4     		push	{r7}
 1309              	.LCFI80:
 1310              		.cfi_def_cfa_offset 4
 1311              		.cfi_offset 7, -4
 1312 0002 85B0     		sub	sp, sp, #20
 1313              	.LCFI81:
 1314              		.cfi_def_cfa_offset 24
 1315 0004 00AF     		add	r7, sp, #0
 1316              	.LCFI82:
 1317              		.cfi_def_cfa_register 7
 1318 0006 7860     		str	r0, [r7, #4]
 542:./Library/stm32f4xx_ltdc.c ****   FlagStatus bitstatus;
 543:./Library/stm32f4xx_ltdc.c **** 
 544:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 545:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_GET_CD(LTDC_CD));
 546:./Library/stm32f4xx_ltdc.c **** 
 547:./Library/stm32f4xx_ltdc.c ****   if ((LTDC->CDSR & LTDC_CD) != (uint32_t)RESET)
 1319              		.loc 1 547 12
 1320 0008 084B     		ldr	r3, .L44
 1321 000a 9A6C     		ldr	r2, [r3, #72]
 1322              		.loc 1 547 19
 1323 000c 7B68     		ldr	r3, [r7, #4]
 1324 000e 1340     		ands	r3, r3, r2
 1325              		.loc 1 547 6
 1326 0010 002B     		cmp	r3, #0
 1327 0012 02D0     		beq	.L41
 548:./Library/stm32f4xx_ltdc.c ****   {
 549:./Library/stm32f4xx_ltdc.c ****     bitstatus = SET;
 1328              		.loc 1 549 15
 1329 0014 0123     		movs	r3, #1
 1330 0016 FB73     		strb	r3, [r7, #15]
 1331 0018 01E0     		b	.L42
 1332              	.L41:
 550:./Library/stm32f4xx_ltdc.c ****   }
 551:./Library/stm32f4xx_ltdc.c ****   else
 552:./Library/stm32f4xx_ltdc.c ****   {
 553:./Library/stm32f4xx_ltdc.c ****     bitstatus = RESET;
 1333              		.loc 1 553 15
 1334 001a 0023     		movs	r3, #0
 1335 001c FB73     		strb	r3, [r7, #15]
 1336              	.L42:
 554:./Library/stm32f4xx_ltdc.c ****   }
 555:./Library/stm32f4xx_ltdc.c ****   return bitstatus;
 1337              		.loc 1 555 10
 1338 001e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 556:./Library/stm32f4xx_ltdc.c **** }
 1339              		.loc 1 556 1
 1340 0020 1846     		mov	r0, r3
 1341 0022 1437     		adds	r7, r7, #20
 1342              	.LCFI83:
 1343              		.cfi_def_cfa_offset 4
 1344 0024 BD46     		mov	sp, r7
 1345              	.LCFI84:
 1346              		.cfi_def_cfa_register 13
 1347              		@ sp needed
 1348 0026 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 34


 1349              	.LCFI85:
 1350              		.cfi_restore 7
 1351              		.cfi_def_cfa_offset 0
 1352 002a 7047     		bx	lr
 1353              	.L45:
 1354              		.align	2
 1355              	.L44:
 1356 002c 00680140 		.word	1073833984
 1357              		.cfi_endproc
 1358              	.LFE137:
 1360              		.section	.text.LTDC_ColorKeyingConfig,"ax",%progbits
 1361              		.align	1
 1362              		.global	LTDC_ColorKeyingConfig
 1363              		.syntax unified
 1364              		.thumb
 1365              		.thumb_func
 1367              	LTDC_ColorKeyingConfig:
 1368              	.LFB138:
 557:./Library/stm32f4xx_ltdc.c **** 
 558:./Library/stm32f4xx_ltdc.c **** /**
 559:./Library/stm32f4xx_ltdc.c ****   * @brief  Set and configure the color keying.
 560:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_colorkeying_InitStruct: pointer to a LTDC_ColorKeying_InitTypeDef 
 561:./Library/stm32f4xx_ltdc.c ****   *         structure that contains the color keying configuration.
 562:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 563:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2   
 564:./Library/stm32f4xx_ltdc.c ****   * @retval None
 565:./Library/stm32f4xx_ltdc.c ****   */
 566:./Library/stm32f4xx_ltdc.c **** 
 567:./Library/stm32f4xx_ltdc.c **** void LTDC_ColorKeyingConfig(LTDC_Layer_TypeDef* LTDC_Layerx, LTDC_ColorKeying_InitTypeDef* LTDC_col
 568:./Library/stm32f4xx_ltdc.c **** { 
 1369              		.loc 1 568 1
 1370              		.cfi_startproc
 1371              		@ args = 0, pretend = 0, frame = 24
 1372              		@ frame_needed = 1, uses_anonymous_args = 0
 1373              		@ link register save eliminated.
 1374 0000 80B4     		push	{r7}
 1375              	.LCFI86:
 1376              		.cfi_def_cfa_offset 4
 1377              		.cfi_offset 7, -4
 1378 0002 87B0     		sub	sp, sp, #28
 1379              	.LCFI87:
 1380              		.cfi_def_cfa_offset 32
 1381 0004 00AF     		add	r7, sp, #0
 1382              	.LCFI88:
 1383              		.cfi_def_cfa_register 7
 1384 0006 F860     		str	r0, [r7, #12]
 1385 0008 B960     		str	r1, [r7, #8]
 1386 000a 1346     		mov	r3, r2
 1387 000c FB71     		strb	r3, [r7, #7]
 569:./Library/stm32f4xx_ltdc.c ****   uint32_t ckgreen = 0;
 1388              		.loc 1 569 12
 1389 000e 0023     		movs	r3, #0
 1390 0010 7B61     		str	r3, [r7, #20]
 570:./Library/stm32f4xx_ltdc.c ****   uint32_t ckred = 0;
 1391              		.loc 1 570 12
 1392 0012 0023     		movs	r3, #0
 1393 0014 3B61     		str	r3, [r7, #16]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 35


 571:./Library/stm32f4xx_ltdc.c **** 
 572:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 573:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 574:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CKEYING(LTDC_colorkeying_InitStruct->LTDC_ColorKeyBlue));
 575:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CKEYING(LTDC_colorkeying_InitStruct->LTDC_ColorKeyGreen));
 576:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CKEYING(LTDC_colorkeying_InitStruct->LTDC_ColorKeyRed));
 577:./Library/stm32f4xx_ltdc.c ****   
 578:./Library/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 1394              		.loc 1 578 6
 1395 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1396 0018 002B     		cmp	r3, #0
 1397 001a 1FD0     		beq	.L47
 579:./Library/stm32f4xx_ltdc.c ****   {
 580:./Library/stm32f4xx_ltdc.c ****     /* Enable LTDC color keying by setting COLKEN bit */
 581:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR |= (uint32_t)LTDC_LxCR_COLKEN;
 1398              		.loc 1 581 21
 1399 001c FB68     		ldr	r3, [r7, #12]
 1400 001e 1B68     		ldr	r3, [r3]
 1401 0020 43F00202 		orr	r2, r3, #2
 1402 0024 FB68     		ldr	r3, [r7, #12]
 1403 0026 1A60     		str	r2, [r3]
 582:./Library/stm32f4xx_ltdc.c ****     
 583:./Library/stm32f4xx_ltdc.c ****     /* Sets the color keying values */
 584:./Library/stm32f4xx_ltdc.c ****     ckgreen = (LTDC_colorkeying_InitStruct->LTDC_ColorKeyGreen << 8);
 1404              		.loc 1 584 43
 1405 0028 BB68     		ldr	r3, [r7, #8]
 1406 002a 5B68     		ldr	r3, [r3, #4]
 1407              		.loc 1 584 13
 1408 002c 1B02     		lsls	r3, r3, #8
 1409 002e 7B61     		str	r3, [r7, #20]
 585:./Library/stm32f4xx_ltdc.c ****     ckred = (LTDC_colorkeying_InitStruct->LTDC_ColorKeyRed << 16);
 1410              		.loc 1 585 41
 1411 0030 BB68     		ldr	r3, [r7, #8]
 1412 0032 9B68     		ldr	r3, [r3, #8]
 1413              		.loc 1 585 11
 1414 0034 1B04     		lsls	r3, r3, #16
 1415 0036 3B61     		str	r3, [r7, #16]
 586:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CKCR  &= ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED);
 1416              		.loc 1 586 24
 1417 0038 FB68     		ldr	r3, [r7, #12]
 1418 003a DB68     		ldr	r3, [r3, #12]
 1419 003c 03F07F42 		and	r2, r3, #-16777216
 1420 0040 FB68     		ldr	r3, [r7, #12]
 1421 0042 DA60     		str	r2, [r3, #12]
 587:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CKCR |= (LTDC_colorkeying_InitStruct->LTDC_ColorKeyBlue | ckgreen | ckred);
 1422              		.loc 1 587 23
 1423 0044 FB68     		ldr	r3, [r7, #12]
 1424 0046 DA68     		ldr	r2, [r3, #12]
 1425              		.loc 1 587 54
 1426 0048 BB68     		ldr	r3, [r7, #8]
 1427 004a 1968     		ldr	r1, [r3]
 1428              		.loc 1 587 74
 1429 004c 7B69     		ldr	r3, [r7, #20]
 1430 004e 1943     		orrs	r1, r1, r3
 1431              		.loc 1 587 84
 1432 0050 3B69     		ldr	r3, [r7, #16]
 1433 0052 0B43     		orrs	r3, r3, r1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 36


 1434              		.loc 1 587 23
 1435 0054 1A43     		orrs	r2, r2, r3
 1436 0056 FB68     		ldr	r3, [r7, #12]
 1437 0058 DA60     		str	r2, [r3, #12]
 1438 005a 05E0     		b	.L48
 1439              	.L47:
 588:./Library/stm32f4xx_ltdc.c ****   }
 589:./Library/stm32f4xx_ltdc.c ****   else
 590:./Library/stm32f4xx_ltdc.c ****   {
 591:./Library/stm32f4xx_ltdc.c ****     /* Disable LTDC color keying by clearing COLKEN bit */
 592:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR &= ~(uint32_t)LTDC_LxCR_COLKEN;
 1440              		.loc 1 592 21
 1441 005c FB68     		ldr	r3, [r7, #12]
 1442 005e 1B68     		ldr	r3, [r3]
 1443 0060 23F00202 		bic	r2, r3, #2
 1444 0064 FB68     		ldr	r3, [r7, #12]
 1445 0066 1A60     		str	r2, [r3]
 1446              	.L48:
 593:./Library/stm32f4xx_ltdc.c ****   }
 594:./Library/stm32f4xx_ltdc.c ****   
 595:./Library/stm32f4xx_ltdc.c ****   /* Reload shadow register */
 596:./Library/stm32f4xx_ltdc.c ****   LTDC->SRCR = LTDC_IMReload;
 1447              		.loc 1 596 7
 1448 0068 044B     		ldr	r3, .L49
 1449              		.loc 1 596 14
 1450 006a 0122     		movs	r2, #1
 1451 006c 5A62     		str	r2, [r3, #36]
 597:./Library/stm32f4xx_ltdc.c **** }
 1452              		.loc 1 597 1
 1453 006e 00BF     		nop
 1454 0070 1C37     		adds	r7, r7, #28
 1455              	.LCFI89:
 1456              		.cfi_def_cfa_offset 4
 1457 0072 BD46     		mov	sp, r7
 1458              	.LCFI90:
 1459              		.cfi_def_cfa_register 13
 1460              		@ sp needed
 1461 0074 5DF8047B 		ldr	r7, [sp], #4
 1462              	.LCFI91:
 1463              		.cfi_restore 7
 1464              		.cfi_def_cfa_offset 0
 1465 0078 7047     		bx	lr
 1466              	.L50:
 1467 007a 00BF     		.align	2
 1468              	.L49:
 1469 007c 00680140 		.word	1073833984
 1470              		.cfi_endproc
 1471              	.LFE138:
 1473              		.section	.text.LTDC_ColorKeyingStructInit,"ax",%progbits
 1474              		.align	1
 1475              		.global	LTDC_ColorKeyingStructInit
 1476              		.syntax unified
 1477              		.thumb
 1478              		.thumb_func
 1480              	LTDC_ColorKeyingStructInit:
 1481              	.LFB139:
 598:./Library/stm32f4xx_ltdc.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 37


 599:./Library/stm32f4xx_ltdc.c **** /**
 600:./Library/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_colorkeying_InitStruct member with its default value.
 601:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_colorkeying_InitStruct: pointer to a LTDC_ColorKeying_InitTypeDef structure which 
 602:./Library/stm32f4xx_ltdc.c ****   *         be initialized.
 603:./Library/stm32f4xx_ltdc.c ****   * @retval None
 604:./Library/stm32f4xx_ltdc.c ****   */
 605:./Library/stm32f4xx_ltdc.c **** 
 606:./Library/stm32f4xx_ltdc.c **** void LTDC_ColorKeyingStructInit(LTDC_ColorKeying_InitTypeDef* LTDC_colorkeying_InitStruct)
 607:./Library/stm32f4xx_ltdc.c **** {
 1482              		.loc 1 607 1
 1483              		.cfi_startproc
 1484              		@ args = 0, pretend = 0, frame = 8
 1485              		@ frame_needed = 1, uses_anonymous_args = 0
 1486              		@ link register save eliminated.
 1487 0000 80B4     		push	{r7}
 1488              	.LCFI92:
 1489              		.cfi_def_cfa_offset 4
 1490              		.cfi_offset 7, -4
 1491 0002 83B0     		sub	sp, sp, #12
 1492              	.LCFI93:
 1493              		.cfi_def_cfa_offset 16
 1494 0004 00AF     		add	r7, sp, #0
 1495              	.LCFI94:
 1496              		.cfi_def_cfa_register 7
 1497 0006 7860     		str	r0, [r7, #4]
 608:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the color keying values */
 609:./Library/stm32f4xx_ltdc.c ****   LTDC_colorkeying_InitStruct->LTDC_ColorKeyBlue = 0x00;
 1498              		.loc 1 609 50
 1499 0008 7B68     		ldr	r3, [r7, #4]
 1500 000a 0022     		movs	r2, #0
 1501 000c 1A60     		str	r2, [r3]
 610:./Library/stm32f4xx_ltdc.c ****   LTDC_colorkeying_InitStruct->LTDC_ColorKeyGreen = 0x00;
 1502              		.loc 1 610 51
 1503 000e 7B68     		ldr	r3, [r7, #4]
 1504 0010 0022     		movs	r2, #0
 1505 0012 5A60     		str	r2, [r3, #4]
 611:./Library/stm32f4xx_ltdc.c ****   LTDC_colorkeying_InitStruct->LTDC_ColorKeyRed = 0x00;
 1506              		.loc 1 611 49
 1507 0014 7B68     		ldr	r3, [r7, #4]
 1508 0016 0022     		movs	r2, #0
 1509 0018 9A60     		str	r2, [r3, #8]
 612:./Library/stm32f4xx_ltdc.c **** }
 1510              		.loc 1 612 1
 1511 001a 00BF     		nop
 1512 001c 0C37     		adds	r7, r7, #12
 1513              	.LCFI95:
 1514              		.cfi_def_cfa_offset 4
 1515 001e BD46     		mov	sp, r7
 1516              	.LCFI96:
 1517              		.cfi_def_cfa_register 13
 1518              		@ sp needed
 1519 0020 5DF8047B 		ldr	r7, [sp], #4
 1520              	.LCFI97:
 1521              		.cfi_restore 7
 1522              		.cfi_def_cfa_offset 0
 1523 0024 7047     		bx	lr
 1524              		.cfi_endproc
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 38


 1525              	.LFE139:
 1527              		.section	.text.LTDC_CLUTCmd,"ax",%progbits
 1528              		.align	1
 1529              		.global	LTDC_CLUTCmd
 1530              		.syntax unified
 1531              		.thumb
 1532              		.thumb_func
 1534              	LTDC_CLUTCmd:
 1535              	.LFB140:
 613:./Library/stm32f4xx_ltdc.c **** 
 614:./Library/stm32f4xx_ltdc.c **** 
 615:./Library/stm32f4xx_ltdc.c **** /**
 616:./Library/stm32f4xx_ltdc.c ****   * @brief  Enables or disables CLUT.
 617:./Library/stm32f4xx_ltdc.c ****   * @param  NewState: new state of CLUT.
 618:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 619:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2  
 620:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be: ENABLE or DISABLE.
 621:./Library/stm32f4xx_ltdc.c ****   * @retval None
 622:./Library/stm32f4xx_ltdc.c ****   */
 623:./Library/stm32f4xx_ltdc.c **** 
 624:./Library/stm32f4xx_ltdc.c **** void LTDC_CLUTCmd(LTDC_Layer_TypeDef* LTDC_Layerx, FunctionalState NewState)
 625:./Library/stm32f4xx_ltdc.c **** {
 1536              		.loc 1 625 1
 1537              		.cfi_startproc
 1538              		@ args = 0, pretend = 0, frame = 8
 1539              		@ frame_needed = 1, uses_anonymous_args = 0
 1540              		@ link register save eliminated.
 1541 0000 80B4     		push	{r7}
 1542              	.LCFI98:
 1543              		.cfi_def_cfa_offset 4
 1544              		.cfi_offset 7, -4
 1545 0002 83B0     		sub	sp, sp, #12
 1546              	.LCFI99:
 1547              		.cfi_def_cfa_offset 16
 1548 0004 00AF     		add	r7, sp, #0
 1549              	.LCFI100:
 1550              		.cfi_def_cfa_register 7
 1551 0006 7860     		str	r0, [r7, #4]
 1552 0008 0B46     		mov	r3, r1
 1553 000a FB70     		strb	r3, [r7, #3]
 626:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 627:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 628:./Library/stm32f4xx_ltdc.c **** 
 629:./Library/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 1554              		.loc 1 629 6
 1555 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1556 000e 002B     		cmp	r3, #0
 1557 0010 06D0     		beq	.L53
 630:./Library/stm32f4xx_ltdc.c ****   {
 631:./Library/stm32f4xx_ltdc.c ****     /* Enable CLUT by setting CLUTEN bit */
 632:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR |= (uint32_t)LTDC_LxCR_CLUTEN;
 1558              		.loc 1 632 21
 1559 0012 7B68     		ldr	r3, [r7, #4]
 1560 0014 1B68     		ldr	r3, [r3]
 1561 0016 43F01002 		orr	r2, r3, #16
 1562 001a 7B68     		ldr	r3, [r7, #4]
 1563 001c 1A60     		str	r2, [r3]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 39


 1564 001e 05E0     		b	.L54
 1565              	.L53:
 633:./Library/stm32f4xx_ltdc.c ****   }
 634:./Library/stm32f4xx_ltdc.c ****   else
 635:./Library/stm32f4xx_ltdc.c ****   {
 636:./Library/stm32f4xx_ltdc.c ****     /* Disable CLUT by clearing CLUTEN bit */
 637:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR &= ~(uint32_t)LTDC_LxCR_CLUTEN;
 1566              		.loc 1 637 21
 1567 0020 7B68     		ldr	r3, [r7, #4]
 1568 0022 1B68     		ldr	r3, [r3]
 1569 0024 23F01002 		bic	r2, r3, #16
 1570 0028 7B68     		ldr	r3, [r7, #4]
 1571 002a 1A60     		str	r2, [r3]
 1572              	.L54:
 638:./Library/stm32f4xx_ltdc.c ****   }
 639:./Library/stm32f4xx_ltdc.c ****   
 640:./Library/stm32f4xx_ltdc.c ****   /* Reload shadow register */
 641:./Library/stm32f4xx_ltdc.c ****   LTDC->SRCR = LTDC_IMReload;
 1573              		.loc 1 641 7
 1574 002c 044B     		ldr	r3, .L55
 1575              		.loc 1 641 14
 1576 002e 0122     		movs	r2, #1
 1577 0030 5A62     		str	r2, [r3, #36]
 642:./Library/stm32f4xx_ltdc.c **** }
 1578              		.loc 1 642 1
 1579 0032 00BF     		nop
 1580 0034 0C37     		adds	r7, r7, #12
 1581              	.LCFI101:
 1582              		.cfi_def_cfa_offset 4
 1583 0036 BD46     		mov	sp, r7
 1584              	.LCFI102:
 1585              		.cfi_def_cfa_register 13
 1586              		@ sp needed
 1587 0038 5DF8047B 		ldr	r7, [sp], #4
 1588              	.LCFI103:
 1589              		.cfi_restore 7
 1590              		.cfi_def_cfa_offset 0
 1591 003c 7047     		bx	lr
 1592              	.L56:
 1593 003e 00BF     		.align	2
 1594              	.L55:
 1595 0040 00680140 		.word	1073833984
 1596              		.cfi_endproc
 1597              	.LFE140:
 1599              		.section	.text.LTDC_CLUTInit,"ax",%progbits
 1600              		.align	1
 1601              		.global	LTDC_CLUTInit
 1602              		.syntax unified
 1603              		.thumb
 1604              		.thumb_func
 1606              	LTDC_CLUTInit:
 1607              	.LFB141:
 643:./Library/stm32f4xx_ltdc.c **** 
 644:./Library/stm32f4xx_ltdc.c **** /**
 645:./Library/stm32f4xx_ltdc.c ****   * @brief  configure the CLUT.
 646:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_CLUT_InitStruct: pointer to a LTDC_CLUT_InitTypeDef structure that contains
 647:./Library/stm32f4xx_ltdc.c ****   *         the CLUT configuration.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 40


 648:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 649:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2   
 650:./Library/stm32f4xx_ltdc.c ****   * @retval None
 651:./Library/stm32f4xx_ltdc.c ****   */
 652:./Library/stm32f4xx_ltdc.c **** 
 653:./Library/stm32f4xx_ltdc.c **** void LTDC_CLUTInit(LTDC_Layer_TypeDef* LTDC_Layerx, LTDC_CLUT_InitTypeDef* LTDC_CLUT_InitStruct)
 654:./Library/stm32f4xx_ltdc.c **** {  
 1608              		.loc 1 654 1
 1609              		.cfi_startproc
 1610              		@ args = 0, pretend = 0, frame = 24
 1611              		@ frame_needed = 1, uses_anonymous_args = 0
 1612              		@ link register save eliminated.
 1613 0000 80B4     		push	{r7}
 1614              	.LCFI104:
 1615              		.cfi_def_cfa_offset 4
 1616              		.cfi_offset 7, -4
 1617 0002 87B0     		sub	sp, sp, #28
 1618              	.LCFI105:
 1619              		.cfi_def_cfa_offset 32
 1620 0004 00AF     		add	r7, sp, #0
 1621              	.LCFI106:
 1622              		.cfi_def_cfa_register 7
 1623 0006 7860     		str	r0, [r7, #4]
 1624 0008 3960     		str	r1, [r7]
 655:./Library/stm32f4xx_ltdc.c ****   uint32_t green = 0;
 1625              		.loc 1 655 12
 1626 000a 0023     		movs	r3, #0
 1627 000c 7B61     		str	r3, [r7, #20]
 656:./Library/stm32f4xx_ltdc.c ****   uint32_t red = 0;
 1628              		.loc 1 656 12
 1629 000e 0023     		movs	r3, #0
 1630 0010 3B61     		str	r3, [r7, #16]
 657:./Library/stm32f4xx_ltdc.c ****   uint32_t clutadd = 0;
 1631              		.loc 1 657 12
 1632 0012 0023     		movs	r3, #0
 1633 0014 FB60     		str	r3, [r7, #12]
 658:./Library/stm32f4xx_ltdc.c **** 
 659:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 660:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CLUTWR(LTDC_CLUT_InitStruct->LTDC_CLUTAdress));
 661:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CLUTWR(LTDC_CLUT_InitStruct->LTDC_RedValue));
 662:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CLUTWR(LTDC_CLUT_InitStruct->LTDC_GreenValue));
 663:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CLUTWR(LTDC_CLUT_InitStruct->LTDC_BlueValue));
 664:./Library/stm32f4xx_ltdc.c ****     
 665:./Library/stm32f4xx_ltdc.c ****   /* Specifies the CLUT address and RGB value */
 666:./Library/stm32f4xx_ltdc.c ****   green = (LTDC_CLUT_InitStruct->LTDC_GreenValue << 8);
 1634              		.loc 1 666 32
 1635 0016 3B68     		ldr	r3, [r7]
 1636 0018 9B68     		ldr	r3, [r3, #8]
 1637              		.loc 1 666 9
 1638 001a 1B02     		lsls	r3, r3, #8
 1639 001c 7B61     		str	r3, [r7, #20]
 667:./Library/stm32f4xx_ltdc.c ****   red = (LTDC_CLUT_InitStruct->LTDC_RedValue << 16);
 1640              		.loc 1 667 30
 1641 001e 3B68     		ldr	r3, [r7]
 1642 0020 DB68     		ldr	r3, [r3, #12]
 1643              		.loc 1 667 7
 1644 0022 1B04     		lsls	r3, r3, #16
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 41


 1645 0024 3B61     		str	r3, [r7, #16]
 668:./Library/stm32f4xx_ltdc.c ****   clutadd = (LTDC_CLUT_InitStruct->LTDC_CLUTAdress << 24);
 1646              		.loc 1 668 34
 1647 0026 3B68     		ldr	r3, [r7]
 1648 0028 1B68     		ldr	r3, [r3]
 1649              		.loc 1 668 11
 1650 002a 1B06     		lsls	r3, r3, #24
 1651 002c FB60     		str	r3, [r7, #12]
 669:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CLUTWR  = (clutadd | LTDC_CLUT_InitStruct->LTDC_BlueValue | \
 1652              		.loc 1 669 57
 1653 002e 3B68     		ldr	r3, [r7]
 1654 0030 5A68     		ldr	r2, [r3, #4]
 1655              		.loc 1 669 35
 1656 0032 FB68     		ldr	r3, [r7, #12]
 1657 0034 1A43     		orrs	r2, r2, r3
 1658              		.loc 1 669 74
 1659 0036 7B69     		ldr	r3, [r7, #20]
 1660 0038 1A43     		orrs	r2, r2, r3
 670:./Library/stm32f4xx_ltdc.c ****                               green | red);
 1661              		.loc 1 670 37
 1662 003a 3B69     		ldr	r3, [r7, #16]
 1663 003c 1A43     		orrs	r2, r2, r3
 669:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CLUTWR  = (clutadd | LTDC_CLUT_InitStruct->LTDC_BlueValue | \
 1664              		.loc 1 669 24
 1665 003e 7B68     		ldr	r3, [r7, #4]
 1666 0040 1A64     		str	r2, [r3, #64]
 671:./Library/stm32f4xx_ltdc.c **** }
 1667              		.loc 1 671 1
 1668 0042 00BF     		nop
 1669 0044 1C37     		adds	r7, r7, #28
 1670              	.LCFI107:
 1671              		.cfi_def_cfa_offset 4
 1672 0046 BD46     		mov	sp, r7
 1673              	.LCFI108:
 1674              		.cfi_def_cfa_register 13
 1675              		@ sp needed
 1676 0048 5DF8047B 		ldr	r7, [sp], #4
 1677              	.LCFI109:
 1678              		.cfi_restore 7
 1679              		.cfi_def_cfa_offset 0
 1680 004c 7047     		bx	lr
 1681              		.cfi_endproc
 1682              	.LFE141:
 1684              		.section	.text.LTDC_CLUTStructInit,"ax",%progbits
 1685              		.align	1
 1686              		.global	LTDC_CLUTStructInit
 1687              		.syntax unified
 1688              		.thumb
 1689              		.thumb_func
 1691              	LTDC_CLUTStructInit:
 1692              	.LFB142:
 672:./Library/stm32f4xx_ltdc.c **** 
 673:./Library/stm32f4xx_ltdc.c **** /**
 674:./Library/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_CLUT_InitStruct member with its default value.
 675:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_CLUT_InitStruct: pointer to a LTDC_CLUT_InitTypeDef structure which will
 676:./Library/stm32f4xx_ltdc.c ****   *         be initialized.
 677:./Library/stm32f4xx_ltdc.c ****   * @retval None
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 42


 678:./Library/stm32f4xx_ltdc.c ****   */
 679:./Library/stm32f4xx_ltdc.c **** 
 680:./Library/stm32f4xx_ltdc.c **** void LTDC_CLUTStructInit(LTDC_CLUT_InitTypeDef* LTDC_CLUT_InitStruct)
 681:./Library/stm32f4xx_ltdc.c **** {
 1693              		.loc 1 681 1
 1694              		.cfi_startproc
 1695              		@ args = 0, pretend = 0, frame = 8
 1696              		@ frame_needed = 1, uses_anonymous_args = 0
 1697              		@ link register save eliminated.
 1698 0000 80B4     		push	{r7}
 1699              	.LCFI110:
 1700              		.cfi_def_cfa_offset 4
 1701              		.cfi_offset 7, -4
 1702 0002 83B0     		sub	sp, sp, #12
 1703              	.LCFI111:
 1704              		.cfi_def_cfa_offset 16
 1705 0004 00AF     		add	r7, sp, #0
 1706              	.LCFI112:
 1707              		.cfi_def_cfa_register 7
 1708 0006 7860     		str	r0, [r7, #4]
 682:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the CLUT address and RGB values */
 683:./Library/stm32f4xx_ltdc.c ****   LTDC_CLUT_InitStruct->LTDC_CLUTAdress = 0x00;
 1709              		.loc 1 683 41
 1710 0008 7B68     		ldr	r3, [r7, #4]
 1711 000a 0022     		movs	r2, #0
 1712 000c 1A60     		str	r2, [r3]
 684:./Library/stm32f4xx_ltdc.c ****   LTDC_CLUT_InitStruct->LTDC_BlueValue = 0x00;
 1713              		.loc 1 684 40
 1714 000e 7B68     		ldr	r3, [r7, #4]
 1715 0010 0022     		movs	r2, #0
 1716 0012 5A60     		str	r2, [r3, #4]
 685:./Library/stm32f4xx_ltdc.c ****   LTDC_CLUT_InitStruct->LTDC_GreenValue = 0x00;
 1717              		.loc 1 685 41
 1718 0014 7B68     		ldr	r3, [r7, #4]
 1719 0016 0022     		movs	r2, #0
 1720 0018 9A60     		str	r2, [r3, #8]
 686:./Library/stm32f4xx_ltdc.c ****   LTDC_CLUT_InitStruct->LTDC_RedValue = 0x00;
 1721              		.loc 1 686 39
 1722 001a 7B68     		ldr	r3, [r7, #4]
 1723 001c 0022     		movs	r2, #0
 1724 001e DA60     		str	r2, [r3, #12]
 687:./Library/stm32f4xx_ltdc.c **** }
 1725              		.loc 1 687 1
 1726 0020 00BF     		nop
 1727 0022 0C37     		adds	r7, r7, #12
 1728              	.LCFI113:
 1729              		.cfi_def_cfa_offset 4
 1730 0024 BD46     		mov	sp, r7
 1731              	.LCFI114:
 1732              		.cfi_def_cfa_register 13
 1733              		@ sp needed
 1734 0026 5DF8047B 		ldr	r7, [sp], #4
 1735              	.LCFI115:
 1736              		.cfi_restore 7
 1737              		.cfi_def_cfa_offset 0
 1738 002a 7047     		bx	lr
 1739              		.cfi_endproc
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 43


 1740              	.LFE142:
 1742              		.section	.text.LTDC_LayerPosition,"ax",%progbits
 1743              		.align	1
 1744              		.global	LTDC_LayerPosition
 1745              		.syntax unified
 1746              		.thumb
 1747              		.thumb_func
 1749              	LTDC_LayerPosition:
 1750              	.LFB143:
 688:./Library/stm32f4xx_ltdc.c **** 
 689:./Library/stm32f4xx_ltdc.c **** 
 690:./Library/stm32f4xx_ltdc.c **** /**
 691:./Library/stm32f4xx_ltdc.c ****   * @brief  reconfigure the layer position.
 692:./Library/stm32f4xx_ltdc.c ****   * @param  OffsetX: horizontal offset from start active width .
 693:./Library/stm32f4xx_ltdc.c ****   * @param  OffsetY: vertical offset from start active height.   
 694:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 695:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2   
 696:./Library/stm32f4xx_ltdc.c ****   * @retval Reload of the shadow registers values must be applied after layer 
 697:./Library/stm32f4xx_ltdc.c ****   *         position reconfiguration.
 698:./Library/stm32f4xx_ltdc.c ****   */
 699:./Library/stm32f4xx_ltdc.c **** 
 700:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerPosition(LTDC_Layer_TypeDef* LTDC_Layerx, uint16_t OffsetX, uint16_t OffsetY)
 701:./Library/stm32f4xx_ltdc.c **** {
 1751              		.loc 1 701 1
 1752              		.cfi_startproc
 1753              		@ args = 0, pretend = 0, frame = 32
 1754              		@ frame_needed = 1, uses_anonymous_args = 0
 1755              		@ link register save eliminated.
 1756 0000 80B4     		push	{r7}
 1757              	.LCFI116:
 1758              		.cfi_def_cfa_offset 4
 1759              		.cfi_offset 7, -4
 1760 0002 89B0     		sub	sp, sp, #36
 1761              	.LCFI117:
 1762              		.cfi_def_cfa_offset 40
 1763 0004 00AF     		add	r7, sp, #0
 1764              	.LCFI118:
 1765              		.cfi_def_cfa_register 7
 1766 0006 7860     		str	r0, [r7, #4]
 1767 0008 0B46     		mov	r3, r1
 1768 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 1769 000c 1346     		mov	r3, r2	@ movhi
 1770 000e 3B80     		strh	r3, [r7]	@ movhi
 702:./Library/stm32f4xx_ltdc.c ****   
 703:./Library/stm32f4xx_ltdc.c ****   uint32_t tempreg, temp;
 704:./Library/stm32f4xx_ltdc.c ****   uint32_t horizontal_start;
 705:./Library/stm32f4xx_ltdc.c ****   uint32_t horizontal_stop;
 706:./Library/stm32f4xx_ltdc.c ****   uint32_t vertical_start;
 707:./Library/stm32f4xx_ltdc.c ****   uint32_t vertical_stop;
 708:./Library/stm32f4xx_ltdc.c ****   
 709:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 1771              		.loc 1 709 22
 1772 0010 7B68     		ldr	r3, [r7, #4]
 1773 0012 5B68     		ldr	r3, [r3, #4]
 1774 0014 03F47042 		and	r2, r3, #61440
 1775 0018 7B68     		ldr	r3, [r7, #4]
 1776 001a 5A60     		str	r2, [r3, #4]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 44


 710:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 1777              		.loc 1 710 22
 1778 001c 7B68     		ldr	r3, [r7, #4]
 1779 001e 9B68     		ldr	r3, [r3, #8]
 1780 0020 03F47042 		and	r2, r3, #61440
 1781 0024 7B68     		ldr	r3, [r7, #4]
 1782 0026 9A60     		str	r2, [r3, #8]
 711:./Library/stm32f4xx_ltdc.c ****   
 712:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the horizontal and vertical start position */
 713:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC->BPCR;
 1783              		.loc 1 713 17
 1784 0028 2C4B     		ldr	r3, .L65
 1785              		.loc 1 713 11
 1786 002a DB68     		ldr	r3, [r3, #12]
 1787 002c BB61     		str	r3, [r7, #24]
 714:./Library/stm32f4xx_ltdc.c ****   horizontal_start = (tempreg >> 16) + 1 + OffsetX;
 1788              		.loc 1 714 31
 1789 002e BB69     		ldr	r3, [r7, #24]
 1790 0030 1A0C     		lsrs	r2, r3, #16
 1791              		.loc 1 714 42
 1792 0032 7B88     		ldrh	r3, [r7, #2]
 1793 0034 1344     		add	r3, r3, r2
 1794              		.loc 1 714 20
 1795 0036 0133     		adds	r3, r3, #1
 1796 0038 7B61     		str	r3, [r7, #20]
 715:./Library/stm32f4xx_ltdc.c ****   vertical_start = (tempreg & 0xFFFF) + 1 + OffsetY;
 1797              		.loc 1 715 29
 1798 003a BB69     		ldr	r3, [r7, #24]
 1799 003c 9AB2     		uxth	r2, r3
 1800              		.loc 1 715 43
 1801 003e 3B88     		ldrh	r3, [r7]
 1802 0040 1344     		add	r3, r3, r2
 1803              		.loc 1 715 18
 1804 0042 0133     		adds	r3, r3, #1
 1805 0044 3B61     		str	r3, [r7, #16]
 716:./Library/stm32f4xx_ltdc.c ****   
 717:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the horizontal and vertical stop position */
 718:./Library/stm32f4xx_ltdc.c ****   /* Get the number of byte per pixel */
 719:./Library/stm32f4xx_ltdc.c ****   
 720:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->PFCR;
 1806              		.loc 1 720 11
 1807 0046 7B68     		ldr	r3, [r7, #4]
 1808 0048 1B69     		ldr	r3, [r3, #16]
 1809 004a BB61     		str	r3, [r7, #24]
 721:./Library/stm32f4xx_ltdc.c ****   
 722:./Library/stm32f4xx_ltdc.c ****   if (tempreg == LTDC_Pixelformat_ARGB8888)
 1810              		.loc 1 722 6
 1811 004c BB69     		ldr	r3, [r7, #24]
 1812 004e 002B     		cmp	r3, #0
 1813 0050 02D1     		bne	.L60
 723:./Library/stm32f4xx_ltdc.c ****   {
 724:./Library/stm32f4xx_ltdc.c ****     temp = 4;
 1814              		.loc 1 724 10
 1815 0052 0423     		movs	r3, #4
 1816 0054 FB61     		str	r3, [r7, #28]
 1817 0056 16E0     		b	.L61
 1818              	.L60:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 45


 725:./Library/stm32f4xx_ltdc.c ****   }
 726:./Library/stm32f4xx_ltdc.c ****   else if (tempreg == LTDC_Pixelformat_RGB888)
 1819              		.loc 1 726 11
 1820 0058 BB69     		ldr	r3, [r7, #24]
 1821 005a 012B     		cmp	r3, #1
 1822 005c 02D1     		bne	.L62
 727:./Library/stm32f4xx_ltdc.c ****   {
 728:./Library/stm32f4xx_ltdc.c ****     temp = 3;
 1823              		.loc 1 728 10
 1824 005e 0323     		movs	r3, #3
 1825 0060 FB61     		str	r3, [r7, #28]
 1826 0062 10E0     		b	.L61
 1827              	.L62:
 729:./Library/stm32f4xx_ltdc.c ****   }
 730:./Library/stm32f4xx_ltdc.c ****   else if ((tempreg == LTDC_Pixelformat_ARGB4444) || 
 1828              		.loc 1 730 11
 1829 0064 BB69     		ldr	r3, [r7, #24]
 1830 0066 042B     		cmp	r3, #4
 1831 0068 08D0     		beq	.L63
 1832              		.loc 1 730 51 discriminator 1
 1833 006a BB69     		ldr	r3, [r7, #24]
 1834 006c 022B     		cmp	r3, #2
 1835 006e 05D0     		beq	.L63
 731:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_RGB565)    ||  
 1836              		.loc 1 731 51
 1837 0070 BB69     		ldr	r3, [r7, #24]
 1838 0072 032B     		cmp	r3, #3
 1839 0074 02D0     		beq	.L63
 732:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_ARGB1555)  ||
 1840              		.loc 1 732 51
 1841 0076 BB69     		ldr	r3, [r7, #24]
 1842 0078 072B     		cmp	r3, #7
 1843 007a 02D1     		bne	.L64
 1844              	.L63:
 733:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_AL88))
 734:./Library/stm32f4xx_ltdc.c ****   {
 735:./Library/stm32f4xx_ltdc.c ****     temp = 2;  
 1845              		.loc 1 735 10
 1846 007c 0223     		movs	r3, #2
 1847 007e FB61     		str	r3, [r7, #28]
 1848 0080 01E0     		b	.L61
 1849              	.L64:
 736:./Library/stm32f4xx_ltdc.c ****   }
 737:./Library/stm32f4xx_ltdc.c ****   else
 738:./Library/stm32f4xx_ltdc.c ****   {
 739:./Library/stm32f4xx_ltdc.c ****     temp = 1;
 1850              		.loc 1 739 10
 1851 0082 0123     		movs	r3, #1
 1852 0084 FB61     		str	r3, [r7, #28]
 1853              	.L61:
 740:./Library/stm32f4xx_ltdc.c ****   }  
 741:./Library/stm32f4xx_ltdc.c ****     
 742:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->CFBLR;
 1854              		.loc 1 742 11
 1855 0086 7B68     		ldr	r3, [r7, #4]
 1856 0088 DB6A     		ldr	r3, [r3, #44]
 1857 008a BB61     		str	r3, [r7, #24]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 46


 743:./Library/stm32f4xx_ltdc.c ****   horizontal_stop = (((tempreg & 0x1FFF) - 3)/temp) + horizontal_start - 1;
 1858              		.loc 1 743 32
 1859 008c BB69     		ldr	r3, [r7, #24]
 1860 008e C3F30C03 		ubfx	r3, r3, #0, #13
 1861              		.loc 1 743 42
 1862 0092 DA1E     		subs	r2, r3, #3
 1863              		.loc 1 743 46
 1864 0094 FB69     		ldr	r3, [r7, #28]
 1865 0096 B2FBF3F2 		udiv	r2, r2, r3
 1866              		.loc 1 743 53
 1867 009a 7B69     		ldr	r3, [r7, #20]
 1868 009c 1344     		add	r3, r3, r2
 1869              		.loc 1 743 19
 1870 009e 013B     		subs	r3, r3, #1
 1871 00a0 FB60     		str	r3, [r7, #12]
 744:./Library/stm32f4xx_ltdc.c ****   
 745:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->CFBLNR;
 1872              		.loc 1 745 11
 1873 00a2 7B68     		ldr	r3, [r7, #4]
 1874 00a4 1B6B     		ldr	r3, [r3, #48]
 1875 00a6 BB61     		str	r3, [r7, #24]
 746:./Library/stm32f4xx_ltdc.c ****   vertical_stop = (tempreg & 0x7FF) + vertical_start - 1;  
 1876              		.loc 1 746 28
 1877 00a8 BB69     		ldr	r3, [r7, #24]
 1878 00aa C3F30A02 		ubfx	r2, r3, #0, #11
 1879              		.loc 1 746 37
 1880 00ae 3B69     		ldr	r3, [r7, #16]
 1881 00b0 1344     		add	r3, r3, r2
 1882              		.loc 1 746 17
 1883 00b2 013B     		subs	r3, r3, #1
 1884 00b4 BB60     		str	r3, [r7, #8]
 747:./Library/stm32f4xx_ltdc.c ****   
 748:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WHPCR = horizontal_start | (horizontal_stop << 16);
 1885              		.loc 1 748 60
 1886 00b6 FB68     		ldr	r3, [r7, #12]
 1887 00b8 1A04     		lsls	r2, r3, #16
 1888              		.loc 1 748 41
 1889 00ba 7B69     		ldr	r3, [r7, #20]
 1890 00bc 1A43     		orrs	r2, r2, r3
 1891              		.loc 1 748 22
 1892 00be 7B68     		ldr	r3, [r7, #4]
 1893 00c0 5A60     		str	r2, [r3, #4]
 749:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WVPCR = vertical_start | (vertical_stop << 16);  
 1894              		.loc 1 749 56
 1895 00c2 BB68     		ldr	r3, [r7, #8]
 1896 00c4 1A04     		lsls	r2, r3, #16
 1897              		.loc 1 749 39
 1898 00c6 3B69     		ldr	r3, [r7, #16]
 1899 00c8 1A43     		orrs	r2, r2, r3
 1900              		.loc 1 749 22
 1901 00ca 7B68     		ldr	r3, [r7, #4]
 1902 00cc 9A60     		str	r2, [r3, #8]
 750:./Library/stm32f4xx_ltdc.c **** }
 1903              		.loc 1 750 1
 1904 00ce 00BF     		nop
 1905 00d0 2437     		adds	r7, r7, #36
 1906              	.LCFI119:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 47


 1907              		.cfi_def_cfa_offset 4
 1908 00d2 BD46     		mov	sp, r7
 1909              	.LCFI120:
 1910              		.cfi_def_cfa_register 13
 1911              		@ sp needed
 1912 00d4 5DF8047B 		ldr	r7, [sp], #4
 1913              	.LCFI121:
 1914              		.cfi_restore 7
 1915              		.cfi_def_cfa_offset 0
 1916 00d8 7047     		bx	lr
 1917              	.L66:
 1918 00da 00BF     		.align	2
 1919              	.L65:
 1920 00dc 00680140 		.word	1073833984
 1921              		.cfi_endproc
 1922              	.LFE143:
 1924              		.section	.text.LTDC_LayerAlpha,"ax",%progbits
 1925              		.align	1
 1926              		.global	LTDC_LayerAlpha
 1927              		.syntax unified
 1928              		.thumb
 1929              		.thumb_func
 1931              	LTDC_LayerAlpha:
 1932              	.LFB144:
 751:./Library/stm32f4xx_ltdc.c ****   
 752:./Library/stm32f4xx_ltdc.c **** /**
 753:./Library/stm32f4xx_ltdc.c ****   * @brief  reconfigure constant alpha.
 754:./Library/stm32f4xx_ltdc.c ****   * @param  ConstantAlpha: constant alpha value.
 755:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 756:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2    
 757:./Library/stm32f4xx_ltdc.c ****   * @retval Reload of the shadow registers values must be applied after constant 
 758:./Library/stm32f4xx_ltdc.c ****   *         alpha reconfiguration.         
 759:./Library/stm32f4xx_ltdc.c ****   */
 760:./Library/stm32f4xx_ltdc.c **** 
 761:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerAlpha(LTDC_Layer_TypeDef* LTDC_Layerx, uint8_t ConstantAlpha)
 762:./Library/stm32f4xx_ltdc.c **** {  
 1933              		.loc 1 762 1
 1934              		.cfi_startproc
 1935              		@ args = 0, pretend = 0, frame = 8
 1936              		@ frame_needed = 1, uses_anonymous_args = 0
 1937              		@ link register save eliminated.
 1938 0000 80B4     		push	{r7}
 1939              	.LCFI122:
 1940              		.cfi_def_cfa_offset 4
 1941              		.cfi_offset 7, -4
 1942 0002 83B0     		sub	sp, sp, #12
 1943              	.LCFI123:
 1944              		.cfi_def_cfa_offset 16
 1945 0004 00AF     		add	r7, sp, #0
 1946              	.LCFI124:
 1947              		.cfi_def_cfa_register 7
 1948 0006 7860     		str	r0, [r7, #4]
 1949 0008 0B46     		mov	r3, r1
 1950 000a FB70     		strb	r3, [r7, #3]
 763:./Library/stm32f4xx_ltdc.c ****   /* reconfigure the constant alpha value */      
 764:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CACR = ConstantAlpha;
 1951              		.loc 1 764 21
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 48


 1952 000c FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 1953 000e 7B68     		ldr	r3, [r7, #4]
 1954 0010 5A61     		str	r2, [r3, #20]
 765:./Library/stm32f4xx_ltdc.c **** }
 1955              		.loc 1 765 1
 1956 0012 00BF     		nop
 1957 0014 0C37     		adds	r7, r7, #12
 1958              	.LCFI125:
 1959              		.cfi_def_cfa_offset 4
 1960 0016 BD46     		mov	sp, r7
 1961              	.LCFI126:
 1962              		.cfi_def_cfa_register 13
 1963              		@ sp needed
 1964 0018 5DF8047B 		ldr	r7, [sp], #4
 1965              	.LCFI127:
 1966              		.cfi_restore 7
 1967              		.cfi_def_cfa_offset 0
 1968 001c 7047     		bx	lr
 1969              		.cfi_endproc
 1970              	.LFE144:
 1972              		.section	.text.LTDC_LayerAddress,"ax",%progbits
 1973              		.align	1
 1974              		.global	LTDC_LayerAddress
 1975              		.syntax unified
 1976              		.thumb
 1977              		.thumb_func
 1979              	LTDC_LayerAddress:
 1980              	.LFB145:
 766:./Library/stm32f4xx_ltdc.c **** 
 767:./Library/stm32f4xx_ltdc.c **** /**
 768:./Library/stm32f4xx_ltdc.c ****   * @brief  reconfigure layer address.
 769:./Library/stm32f4xx_ltdc.c ****   * @param  Address: The color frame buffer start address.
 770:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 771:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2     
 772:./Library/stm32f4xx_ltdc.c ****   * @retval Reload of the shadow registers values must be applied after layer 
 773:./Library/stm32f4xx_ltdc.c ****   *         address reconfiguration.
 774:./Library/stm32f4xx_ltdc.c ****   */
 775:./Library/stm32f4xx_ltdc.c **** 
 776:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerAddress(LTDC_Layer_TypeDef* LTDC_Layerx, uint32_t Address)
 777:./Library/stm32f4xx_ltdc.c **** {
 1981              		.loc 1 777 1
 1982              		.cfi_startproc
 1983              		@ args = 0, pretend = 0, frame = 8
 1984              		@ frame_needed = 1, uses_anonymous_args = 0
 1985              		@ link register save eliminated.
 1986 0000 80B4     		push	{r7}
 1987              	.LCFI128:
 1988              		.cfi_def_cfa_offset 4
 1989              		.cfi_offset 7, -4
 1990 0002 83B0     		sub	sp, sp, #12
 1991              	.LCFI129:
 1992              		.cfi_def_cfa_offset 16
 1993 0004 00AF     		add	r7, sp, #0
 1994              	.LCFI130:
 1995              		.cfi_def_cfa_register 7
 1996 0006 7860     		str	r0, [r7, #4]
 1997 0008 3960     		str	r1, [r7]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 49


 778:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the color frame buffer start address */
 779:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBAR = Address;
 1998              		.loc 1 779 22
 1999 000a 7B68     		ldr	r3, [r7, #4]
 2000 000c 3A68     		ldr	r2, [r7]
 2001 000e 9A62     		str	r2, [r3, #40]
 780:./Library/stm32f4xx_ltdc.c **** }
 2002              		.loc 1 780 1
 2003 0010 00BF     		nop
 2004 0012 0C37     		adds	r7, r7, #12
 2005              	.LCFI131:
 2006              		.cfi_def_cfa_offset 4
 2007 0014 BD46     		mov	sp, r7
 2008              	.LCFI132:
 2009              		.cfi_def_cfa_register 13
 2010              		@ sp needed
 2011 0016 5DF8047B 		ldr	r7, [sp], #4
 2012              	.LCFI133:
 2013              		.cfi_restore 7
 2014              		.cfi_def_cfa_offset 0
 2015 001a 7047     		bx	lr
 2016              		.cfi_endproc
 2017              	.LFE145:
 2019              		.section	.text.LTDC_LayerSize,"ax",%progbits
 2020              		.align	1
 2021              		.global	LTDC_LayerSize
 2022              		.syntax unified
 2023              		.thumb
 2024              		.thumb_func
 2026              	LTDC_LayerSize:
 2027              	.LFB146:
 781:./Library/stm32f4xx_ltdc.c ****   
 782:./Library/stm32f4xx_ltdc.c **** /**
 783:./Library/stm32f4xx_ltdc.c ****   * @brief  reconfigure layer size.
 784:./Library/stm32f4xx_ltdc.c ****   * @param  Width: layer window width.
 785:./Library/stm32f4xx_ltdc.c ****   * @param  Height: layer window height.   
 786:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 787:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2   
 788:./Library/stm32f4xx_ltdc.c ****   * @retval Reload of the shadow registers values must be applied after layer 
 789:./Library/stm32f4xx_ltdc.c ****   *         size reconfiguration.
 790:./Library/stm32f4xx_ltdc.c ****   */
 791:./Library/stm32f4xx_ltdc.c **** 
 792:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerSize(LTDC_Layer_TypeDef* LTDC_Layerx, uint32_t Width, uint32_t Height)
 793:./Library/stm32f4xx_ltdc.c **** {
 2028              		.loc 1 793 1
 2029              		.cfi_startproc
 2030              		@ args = 0, pretend = 0, frame = 40
 2031              		@ frame_needed = 1, uses_anonymous_args = 0
 2032              		@ link register save eliminated.
 2033 0000 80B4     		push	{r7}
 2034              	.LCFI134:
 2035              		.cfi_def_cfa_offset 4
 2036              		.cfi_offset 7, -4
 2037 0002 8BB0     		sub	sp, sp, #44
 2038              	.LCFI135:
 2039              		.cfi_def_cfa_offset 48
 2040 0004 00AF     		add	r7, sp, #0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 50


 2041              	.LCFI136:
 2042              		.cfi_def_cfa_register 7
 2043 0006 F860     		str	r0, [r7, #12]
 2044 0008 B960     		str	r1, [r7, #8]
 2045 000a 7A60     		str	r2, [r7, #4]
 794:./Library/stm32f4xx_ltdc.c **** 
 795:./Library/stm32f4xx_ltdc.c ****   uint8_t temp;
 796:./Library/stm32f4xx_ltdc.c ****   uint32_t tempreg;
 797:./Library/stm32f4xx_ltdc.c ****   uint32_t horizontal_start;
 798:./Library/stm32f4xx_ltdc.c ****   uint32_t horizontal_stop;
 799:./Library/stm32f4xx_ltdc.c ****   uint32_t vertical_start;
 800:./Library/stm32f4xx_ltdc.c ****   uint32_t vertical_stop;  
 801:./Library/stm32f4xx_ltdc.c ****   
 802:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->PFCR;
 2046              		.loc 1 802 11
 2047 000c FB68     		ldr	r3, [r7, #12]
 2048 000e 1B69     		ldr	r3, [r3, #16]
 2049 0010 3B62     		str	r3, [r7, #32]
 803:./Library/stm32f4xx_ltdc.c ****   
 804:./Library/stm32f4xx_ltdc.c ****   if (tempreg == LTDC_Pixelformat_ARGB8888)
 2050              		.loc 1 804 6
 2051 0012 3B6A     		ldr	r3, [r7, #32]
 2052 0014 002B     		cmp	r3, #0
 2053 0016 03D1     		bne	.L70
 805:./Library/stm32f4xx_ltdc.c ****   {
 806:./Library/stm32f4xx_ltdc.c ****     temp = 4;
 2054              		.loc 1 806 10
 2055 0018 0423     		movs	r3, #4
 2056 001a 87F82730 		strb	r3, [r7, #39]
 2057 001e 19E0     		b	.L71
 2058              	.L70:
 807:./Library/stm32f4xx_ltdc.c ****   }
 808:./Library/stm32f4xx_ltdc.c ****   else if (tempreg == LTDC_Pixelformat_RGB888)
 2059              		.loc 1 808 11
 2060 0020 3B6A     		ldr	r3, [r7, #32]
 2061 0022 012B     		cmp	r3, #1
 2062 0024 03D1     		bne	.L72
 809:./Library/stm32f4xx_ltdc.c ****   {
 810:./Library/stm32f4xx_ltdc.c ****     temp = 3;
 2063              		.loc 1 810 10
 2064 0026 0323     		movs	r3, #3
 2065 0028 87F82730 		strb	r3, [r7, #39]
 2066 002c 12E0     		b	.L71
 2067              	.L72:
 811:./Library/stm32f4xx_ltdc.c ****   }
 812:./Library/stm32f4xx_ltdc.c ****   else if ((tempreg == LTDC_Pixelformat_ARGB4444) || \
 2068              		.loc 1 812 11
 2069 002e 3B6A     		ldr	r3, [r7, #32]
 2070 0030 042B     		cmp	r3, #4
 2071 0032 08D0     		beq	.L73
 2072              		.loc 1 812 51 discriminator 1
 2073 0034 3B6A     		ldr	r3, [r7, #32]
 2074 0036 022B     		cmp	r3, #2
 2075 0038 05D0     		beq	.L73
 813:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_RGB565)    || \
 2076              		.loc 1 813 51
 2077 003a 3B6A     		ldr	r3, [r7, #32]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 51


 2078 003c 032B     		cmp	r3, #3
 2079 003e 02D0     		beq	.L73
 814:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_ARGB1555)  || \
 2080              		.loc 1 814 51
 2081 0040 3B6A     		ldr	r3, [r7, #32]
 2082 0042 072B     		cmp	r3, #7
 2083 0044 03D1     		bne	.L74
 2084              	.L73:
 815:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_AL88))
 816:./Library/stm32f4xx_ltdc.c ****   {
 817:./Library/stm32f4xx_ltdc.c ****     temp = 2;  
 2085              		.loc 1 817 10
 2086 0046 0223     		movs	r3, #2
 2087 0048 87F82730 		strb	r3, [r7, #39]
 2088 004c 02E0     		b	.L71
 2089              	.L74:
 818:./Library/stm32f4xx_ltdc.c ****   }
 819:./Library/stm32f4xx_ltdc.c ****   else
 820:./Library/stm32f4xx_ltdc.c ****   {
 821:./Library/stm32f4xx_ltdc.c ****     temp = 1;
 2090              		.loc 1 821 10
 2091 004e 0123     		movs	r3, #1
 2092 0050 87F82730 		strb	r3, [r7, #39]
 2093              	.L71:
 822:./Library/stm32f4xx_ltdc.c ****   }
 823:./Library/stm32f4xx_ltdc.c **** 
 824:./Library/stm32f4xx_ltdc.c ****   /* update horizontal and vertical stop */
 825:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->WHPCR;
 2094              		.loc 1 825 11
 2095 0054 FB68     		ldr	r3, [r7, #12]
 2096 0056 5B68     		ldr	r3, [r3, #4]
 2097 0058 3B62     		str	r3, [r7, #32]
 826:./Library/stm32f4xx_ltdc.c ****   horizontal_start = (tempreg & 0x1FFF);
 2098              		.loc 1 826 20
 2099 005a 3B6A     		ldr	r3, [r7, #32]
 2100 005c C3F30C03 		ubfx	r3, r3, #0, #13
 2101 0060 FB61     		str	r3, [r7, #28]
 827:./Library/stm32f4xx_ltdc.c ****   horizontal_stop = Width + horizontal_start - 1;  
 2102              		.loc 1 827 27
 2103 0062 BA68     		ldr	r2, [r7, #8]
 2104 0064 FB69     		ldr	r3, [r7, #28]
 2105 0066 1344     		add	r3, r3, r2
 2106              		.loc 1 827 19
 2107 0068 013B     		subs	r3, r3, #1
 2108 006a BB61     		str	r3, [r7, #24]
 828:./Library/stm32f4xx_ltdc.c **** 
 829:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->WVPCR;
 2109              		.loc 1 829 11
 2110 006c FB68     		ldr	r3, [r7, #12]
 2111 006e 9B68     		ldr	r3, [r3, #8]
 2112 0070 3B62     		str	r3, [r7, #32]
 830:./Library/stm32f4xx_ltdc.c ****   vertical_start = (tempreg & 0x1FFF);
 2113              		.loc 1 830 18
 2114 0072 3B6A     		ldr	r3, [r7, #32]
 2115 0074 C3F30C03 		ubfx	r3, r3, #0, #13
 2116 0078 7B61     		str	r3, [r7, #20]
 831:./Library/stm32f4xx_ltdc.c ****   vertical_stop = Height + vertical_start - 1;  
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 52


 2117              		.loc 1 831 26
 2118 007a 7A68     		ldr	r2, [r7, #4]
 2119 007c 7B69     		ldr	r3, [r7, #20]
 2120 007e 1344     		add	r3, r3, r2
 2121              		.loc 1 831 17
 2122 0080 013B     		subs	r3, r3, #1
 2123 0082 3B61     		str	r3, [r7, #16]
 832:./Library/stm32f4xx_ltdc.c ****   
 833:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WHPCR = horizontal_start | (horizontal_stop << 16);
 2124              		.loc 1 833 60
 2125 0084 BB69     		ldr	r3, [r7, #24]
 2126 0086 1A04     		lsls	r2, r3, #16
 2127              		.loc 1 833 41
 2128 0088 FB69     		ldr	r3, [r7, #28]
 2129 008a 1A43     		orrs	r2, r2, r3
 2130              		.loc 1 833 22
 2131 008c FB68     		ldr	r3, [r7, #12]
 2132 008e 5A60     		str	r2, [r3, #4]
 834:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WVPCR = vertical_start | (vertical_stop << 16);  
 2133              		.loc 1 834 56
 2134 0090 3B69     		ldr	r3, [r7, #16]
 2135 0092 1A04     		lsls	r2, r3, #16
 2136              		.loc 1 834 39
 2137 0094 7B69     		ldr	r3, [r7, #20]
 2138 0096 1A43     		orrs	r2, r2, r3
 2139              		.loc 1 834 22
 2140 0098 FB68     		ldr	r3, [r7, #12]
 2141 009a 9A60     		str	r2, [r3, #8]
 835:./Library/stm32f4xx_ltdc.c **** 
 836:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the color frame buffer pitch in byte */
 837:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLR  = ((Width * temp) << 16) | ((Width * temp) + 3);  
 2142              		.loc 1 837 33
 2143 009c 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 2144 00a0 BA68     		ldr	r2, [r7, #8]
 2145 00a2 02FB03F3 		mul	r3, r2, r3
 2146              		.loc 1 837 41
 2147 00a6 1A04     		lsls	r2, r3, #16
 2148              		.loc 1 837 58
 2149 00a8 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 2150 00ac B968     		ldr	r1, [r7, #8]
 2151 00ae 01FB03F3 		mul	r3, r1, r3
 2152              		.loc 1 837 66
 2153 00b2 0333     		adds	r3, r3, #3
 2154              		.loc 1 837 48
 2155 00b4 1A43     		orrs	r2, r2, r3
 2156              		.loc 1 837 23
 2157 00b6 FB68     		ldr	r3, [r7, #12]
 2158 00b8 DA62     		str	r2, [r3, #44]
 838:./Library/stm32f4xx_ltdc.c **** 
 839:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the frame buffer line number */
 840:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLNR  = Height;  
 2159              		.loc 1 840 24
 2160 00ba FB68     		ldr	r3, [r7, #12]
 2161 00bc 7A68     		ldr	r2, [r7, #4]
 2162 00be 1A63     		str	r2, [r3, #48]
 841:./Library/stm32f4xx_ltdc.c ****   
 842:./Library/stm32f4xx_ltdc.c **** }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 53


 2163              		.loc 1 842 1
 2164 00c0 00BF     		nop
 2165 00c2 2C37     		adds	r7, r7, #44
 2166              	.LCFI137:
 2167              		.cfi_def_cfa_offset 4
 2168 00c4 BD46     		mov	sp, r7
 2169              	.LCFI138:
 2170              		.cfi_def_cfa_register 13
 2171              		@ sp needed
 2172 00c6 5DF8047B 		ldr	r7, [sp], #4
 2173              	.LCFI139:
 2174              		.cfi_restore 7
 2175              		.cfi_def_cfa_offset 0
 2176 00ca 7047     		bx	lr
 2177              		.cfi_endproc
 2178              	.LFE146:
 2180              		.section	.text.LTDC_LayerPixelFormat,"ax",%progbits
 2181              		.align	1
 2182              		.global	LTDC_LayerPixelFormat
 2183              		.syntax unified
 2184              		.thumb
 2185              		.thumb_func
 2187              	LTDC_LayerPixelFormat:
 2188              	.LFB147:
 843:./Library/stm32f4xx_ltdc.c **** 
 844:./Library/stm32f4xx_ltdc.c **** /**
 845:./Library/stm32f4xx_ltdc.c ****   * @brief  reconfigure layer pixel format.
 846:./Library/stm32f4xx_ltdc.c ****   * @param  PixelFormat: reconfigure the pixel format, this parameter can be 
 847:./Library/stm32f4xx_ltdc.c ****   *         one of the following values:@ref LTDC_Pixelformat.   
 848:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 849:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2   
 850:./Library/stm32f4xx_ltdc.c ****   * @retval Reload of the shadow registers values must be applied after layer 
 851:./Library/stm32f4xx_ltdc.c ****   *         pixel format reconfiguration.
 852:./Library/stm32f4xx_ltdc.c ****   */
 853:./Library/stm32f4xx_ltdc.c **** 
 854:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerPixelFormat(LTDC_Layer_TypeDef* LTDC_Layerx, uint32_t PixelFormat)
 855:./Library/stm32f4xx_ltdc.c **** {
 2189              		.loc 1 855 1
 2190              		.cfi_startproc
 2191              		@ args = 0, pretend = 0, frame = 16
 2192              		@ frame_needed = 1, uses_anonymous_args = 0
 2193              		@ link register save eliminated.
 2194 0000 80B4     		push	{r7}
 2195              	.LCFI140:
 2196              		.cfi_def_cfa_offset 4
 2197              		.cfi_offset 7, -4
 2198 0002 85B0     		sub	sp, sp, #20
 2199              	.LCFI141:
 2200              		.cfi_def_cfa_offset 24
 2201 0004 00AF     		add	r7, sp, #0
 2202              	.LCFI142:
 2203              		.cfi_def_cfa_register 7
 2204 0006 7860     		str	r0, [r7, #4]
 2205 0008 3960     		str	r1, [r7]
 856:./Library/stm32f4xx_ltdc.c **** 
 857:./Library/stm32f4xx_ltdc.c ****   uint8_t temp;
 858:./Library/stm32f4xx_ltdc.c ****   uint32_t tempreg;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 54


 859:./Library/stm32f4xx_ltdc.c ****   
 860:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->PFCR;
 2206              		.loc 1 860 11
 2207 000a 7B68     		ldr	r3, [r7, #4]
 2208 000c 1B69     		ldr	r3, [r3, #16]
 2209 000e BB60     		str	r3, [r7, #8]
 861:./Library/stm32f4xx_ltdc.c ****   
 862:./Library/stm32f4xx_ltdc.c ****   if (tempreg == LTDC_Pixelformat_ARGB8888)
 2210              		.loc 1 862 6
 2211 0010 BB68     		ldr	r3, [r7, #8]
 2212 0012 002B     		cmp	r3, #0
 2213 0014 02D1     		bne	.L76
 863:./Library/stm32f4xx_ltdc.c ****   {
 864:./Library/stm32f4xx_ltdc.c ****     temp = 4;
 2214              		.loc 1 864 10
 2215 0016 0423     		movs	r3, #4
 2216 0018 FB73     		strb	r3, [r7, #15]
 2217 001a 16E0     		b	.L77
 2218              	.L76:
 865:./Library/stm32f4xx_ltdc.c ****   }
 866:./Library/stm32f4xx_ltdc.c ****   else if (tempreg == LTDC_Pixelformat_RGB888)
 2219              		.loc 1 866 11
 2220 001c BB68     		ldr	r3, [r7, #8]
 2221 001e 012B     		cmp	r3, #1
 2222 0020 02D1     		bne	.L78
 867:./Library/stm32f4xx_ltdc.c ****   {
 868:./Library/stm32f4xx_ltdc.c ****     temp = 3;
 2223              		.loc 1 868 10
 2224 0022 0323     		movs	r3, #3
 2225 0024 FB73     		strb	r3, [r7, #15]
 2226 0026 10E0     		b	.L77
 2227              	.L78:
 869:./Library/stm32f4xx_ltdc.c ****   }
 870:./Library/stm32f4xx_ltdc.c ****   else if ((tempreg == LTDC_Pixelformat_ARGB4444) || \
 2228              		.loc 1 870 11
 2229 0028 BB68     		ldr	r3, [r7, #8]
 2230 002a 042B     		cmp	r3, #4
 2231 002c 08D0     		beq	.L79
 2232              		.loc 1 870 51 discriminator 1
 2233 002e BB68     		ldr	r3, [r7, #8]
 2234 0030 022B     		cmp	r3, #2
 2235 0032 05D0     		beq	.L79
 871:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_RGB565)    || \
 2236              		.loc 1 871 51
 2237 0034 BB68     		ldr	r3, [r7, #8]
 2238 0036 032B     		cmp	r3, #3
 2239 0038 02D0     		beq	.L79
 872:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_ARGB1555)  || \
 2240              		.loc 1 872 51
 2241 003a BB68     		ldr	r3, [r7, #8]
 2242 003c 072B     		cmp	r3, #7
 2243 003e 02D1     		bne	.L80
 2244              	.L79:
 873:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_AL88))  
 874:./Library/stm32f4xx_ltdc.c ****   {
 875:./Library/stm32f4xx_ltdc.c ****     temp = 2;  
 2245              		.loc 1 875 10
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 55


 2246 0040 0223     		movs	r3, #2
 2247 0042 FB73     		strb	r3, [r7, #15]
 2248 0044 01E0     		b	.L77
 2249              	.L80:
 876:./Library/stm32f4xx_ltdc.c ****   }
 877:./Library/stm32f4xx_ltdc.c ****   else
 878:./Library/stm32f4xx_ltdc.c ****   {
 879:./Library/stm32f4xx_ltdc.c ****     temp = 1;
 2250              		.loc 1 879 10
 2251 0046 0123     		movs	r3, #1
 2252 0048 FB73     		strb	r3, [r7, #15]
 2253              	.L77:
 880:./Library/stm32f4xx_ltdc.c ****   }
 881:./Library/stm32f4xx_ltdc.c ****   
 882:./Library/stm32f4xx_ltdc.c ****   tempreg = (LTDC_Layerx->CFBLR >> 16);
 2254              		.loc 1 882 25
 2255 004a 7B68     		ldr	r3, [r7, #4]
 2256 004c DB6A     		ldr	r3, [r3, #44]
 2257              		.loc 1 882 11
 2258 004e 1B0C     		lsrs	r3, r3, #16
 2259 0050 BB60     		str	r3, [r7, #8]
 883:./Library/stm32f4xx_ltdc.c ****   tempreg = (tempreg / temp); 
 2260              		.loc 1 883 22
 2261 0052 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2262              		.loc 1 883 11
 2263 0054 BA68     		ldr	r2, [r7, #8]
 2264 0056 B2FBF3F3 		udiv	r3, r2, r3
 2265 005a BB60     		str	r3, [r7, #8]
 884:./Library/stm32f4xx_ltdc.c ****   
 885:./Library/stm32f4xx_ltdc.c ****   if (PixelFormat == LTDC_Pixelformat_ARGB8888)
 2266              		.loc 1 885 6
 2267 005c 3B68     		ldr	r3, [r7]
 2268 005e 002B     		cmp	r3, #0
 2269 0060 02D1     		bne	.L81
 886:./Library/stm32f4xx_ltdc.c ****   {
 887:./Library/stm32f4xx_ltdc.c ****     temp = 4;
 2270              		.loc 1 887 10
 2271 0062 0423     		movs	r3, #4
 2272 0064 FB73     		strb	r3, [r7, #15]
 2273 0066 16E0     		b	.L82
 2274              	.L81:
 888:./Library/stm32f4xx_ltdc.c ****   }
 889:./Library/stm32f4xx_ltdc.c ****   else if (PixelFormat == LTDC_Pixelformat_RGB888)
 2275              		.loc 1 889 11
 2276 0068 3B68     		ldr	r3, [r7]
 2277 006a 012B     		cmp	r3, #1
 2278 006c 02D1     		bne	.L83
 890:./Library/stm32f4xx_ltdc.c ****   {
 891:./Library/stm32f4xx_ltdc.c ****     temp = 3;
 2279              		.loc 1 891 10
 2280 006e 0323     		movs	r3, #3
 2281 0070 FB73     		strb	r3, [r7, #15]
 2282 0072 10E0     		b	.L82
 2283              	.L83:
 892:./Library/stm32f4xx_ltdc.c ****   }
 893:./Library/stm32f4xx_ltdc.c ****   else if ((PixelFormat == LTDC_Pixelformat_ARGB4444) || \
 2284              		.loc 1 893 11
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 56


 2285 0074 3B68     		ldr	r3, [r7]
 2286 0076 042B     		cmp	r3, #4
 2287 0078 08D0     		beq	.L84
 2288              		.loc 1 893 55 discriminator 1
 2289 007a 3B68     		ldr	r3, [r7]
 2290 007c 022B     		cmp	r3, #2
 2291 007e 05D0     		beq	.L84
 894:./Library/stm32f4xx_ltdc.c ****           (PixelFormat == LTDC_Pixelformat_RGB565)    || \
 2292              		.loc 1 894 55
 2293 0080 3B68     		ldr	r3, [r7]
 2294 0082 032B     		cmp	r3, #3
 2295 0084 02D0     		beq	.L84
 895:./Library/stm32f4xx_ltdc.c ****           (PixelFormat == LTDC_Pixelformat_ARGB1555)  || \
 2296              		.loc 1 895 55
 2297 0086 3B68     		ldr	r3, [r7]
 2298 0088 072B     		cmp	r3, #7
 2299 008a 02D1     		bne	.L85
 2300              	.L84:
 896:./Library/stm32f4xx_ltdc.c ****           (PixelFormat == LTDC_Pixelformat_AL88))
 897:./Library/stm32f4xx_ltdc.c ****   {
 898:./Library/stm32f4xx_ltdc.c ****     temp = 2;  
 2301              		.loc 1 898 10
 2302 008c 0223     		movs	r3, #2
 2303 008e FB73     		strb	r3, [r7, #15]
 2304 0090 01E0     		b	.L82
 2305              	.L85:
 899:./Library/stm32f4xx_ltdc.c ****   }
 900:./Library/stm32f4xx_ltdc.c ****   else
 901:./Library/stm32f4xx_ltdc.c ****   {
 902:./Library/stm32f4xx_ltdc.c ****     temp = 1;
 2306              		.loc 1 902 10
 2307 0092 0123     		movs	r3, #1
 2308 0094 FB73     		strb	r3, [r7, #15]
 2309              	.L82:
 903:./Library/stm32f4xx_ltdc.c ****   }
 904:./Library/stm32f4xx_ltdc.c ****   
 905:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the color frame buffer pitch in byte */
 906:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLR  = ((tempreg * temp) << 16) | ((tempreg * temp) + 3);  
 2310              		.loc 1 906 35
 2311 0096 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2312 0098 BA68     		ldr	r2, [r7, #8]
 2313 009a 02FB03F3 		mul	r3, r2, r3
 2314              		.loc 1 906 43
 2315 009e 1A04     		lsls	r2, r3, #16
 2316              		.loc 1 906 62
 2317 00a0 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2318 00a2 B968     		ldr	r1, [r7, #8]
 2319 00a4 01FB03F3 		mul	r3, r1, r3
 2320              		.loc 1 906 70
 2321 00a8 0333     		adds	r3, r3, #3
 2322              		.loc 1 906 50
 2323 00aa 1A43     		orrs	r2, r2, r3
 2324              		.loc 1 906 23
 2325 00ac 7B68     		ldr	r3, [r7, #4]
 2326 00ae DA62     		str	r2, [r3, #44]
 907:./Library/stm32f4xx_ltdc.c **** 
 908:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the color frame buffer start address */
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 57


 909:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->PFCR = PixelFormat;
 2327              		.loc 1 909 21
 2328 00b0 7B68     		ldr	r3, [r7, #4]
 2329 00b2 3A68     		ldr	r2, [r7]
 2330 00b4 1A61     		str	r2, [r3, #16]
 910:./Library/stm32f4xx_ltdc.c ****     
 911:./Library/stm32f4xx_ltdc.c **** }
 2331              		.loc 1 911 1
 2332 00b6 00BF     		nop
 2333 00b8 1437     		adds	r7, r7, #20
 2334              	.LCFI143:
 2335              		.cfi_def_cfa_offset 4
 2336 00ba BD46     		mov	sp, r7
 2337              	.LCFI144:
 2338              		.cfi_def_cfa_register 13
 2339              		@ sp needed
 2340 00bc 5DF8047B 		ldr	r7, [sp], #4
 2341              	.LCFI145:
 2342              		.cfi_restore 7
 2343              		.cfi_def_cfa_offset 0
 2344 00c0 7047     		bx	lr
 2345              		.cfi_endproc
 2346              	.LFE147:
 2348              		.section	.text.LTDC_ITConfig,"ax",%progbits
 2349              		.align	1
 2350              		.global	LTDC_ITConfig
 2351              		.syntax unified
 2352              		.thumb
 2353              		.thumb_func
 2355              	LTDC_ITConfig:
 2356              	.LFB148:
 912:./Library/stm32f4xx_ltdc.c ****     
 913:./Library/stm32f4xx_ltdc.c **** /**
 914:./Library/stm32f4xx_ltdc.c ****   * @}
 915:./Library/stm32f4xx_ltdc.c ****   */
 916:./Library/stm32f4xx_ltdc.c **** 
 917:./Library/stm32f4xx_ltdc.c **** /** @defgroup LTDC_Group2 Interrupts and flags management functions
 918:./Library/stm32f4xx_ltdc.c ****  *  @brief   Interrupts and flags management functions
 919:./Library/stm32f4xx_ltdc.c ****  *
 920:./Library/stm32f4xx_ltdc.c **** @verbatim
 921:./Library/stm32f4xx_ltdc.c ****  ===============================================================================
 922:./Library/stm32f4xx_ltdc.c ****             ##### Interrupts and flags management functions #####
 923:./Library/stm32f4xx_ltdc.c ****  ===============================================================================
 924:./Library/stm32f4xx_ltdc.c **** 
 925:./Library/stm32f4xx_ltdc.c ****     [..] This section provides functions allowing to configure the LTDC Interrupts 
 926:./Library/stm32f4xx_ltdc.c ****          and to get the status and clear flags and Interrupts pending bits.
 927:./Library/stm32f4xx_ltdc.c ****   
 928:./Library/stm32f4xx_ltdc.c ****     [..] The LTDC provides 4 Interrupts sources and 4 Flags
 929:./Library/stm32f4xx_ltdc.c ****     
 930:./Library/stm32f4xx_ltdc.c ****     *** Flags ***
 931:./Library/stm32f4xx_ltdc.c ****     =============
 932:./Library/stm32f4xx_ltdc.c ****     [..]
 933:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_FLAG_LI:   Line Interrupt flag.
 934:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_FLAG_FU:   FIFO Underrun Interrupt flag.
 935:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_FLAG_TERR: Transfer Error Interrupt flag.
 936:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_FLAG_RR:   Register Reload interrupt flag.
 937:./Library/stm32f4xx_ltdc.c ****       
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 58


 938:./Library/stm32f4xx_ltdc.c ****     *** Interrupts ***
 939:./Library/stm32f4xx_ltdc.c ****     ==================
 940:./Library/stm32f4xx_ltdc.c ****     [..]
 941:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_IT_LI: Line Interrupt is generated when a programmed line 
 942:./Library/stm32f4xx_ltdc.c ****                       is reached. The line interrupt position is programmed in 
 943:./Library/stm32f4xx_ltdc.c ****                       the LTDC_LIPR register.
 944:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_IT_FU: FIFO Underrun interrupt is generated when a pixel is requested 
 945:./Library/stm32f4xx_ltdc.c ****                       from an empty layer FIFO
 946:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_IT_TERR: Transfer Error interrupt is generated when an AHB bus 
 947:./Library/stm32f4xx_ltdc.c ****                         error occurs during data transfer.
 948:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_IT_RR: Register Reload interrupt is generated when the shadow 
 949:./Library/stm32f4xx_ltdc.c ****                       registers reload was performed during the vertical blanking 
 950:./Library/stm32f4xx_ltdc.c ****                       period.
 951:./Library/stm32f4xx_ltdc.c ****                
 952:./Library/stm32f4xx_ltdc.c **** @endverbatim
 953:./Library/stm32f4xx_ltdc.c ****   * @{
 954:./Library/stm32f4xx_ltdc.c ****   */
 955:./Library/stm32f4xx_ltdc.c **** 
 956:./Library/stm32f4xx_ltdc.c **** /**
 957:./Library/stm32f4xx_ltdc.c ****   * @brief  Enables or disables the specified LTDC's interrupts.
 958:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_IT: specifies the LTDC interrupts sources to be enabled or disabled.
 959:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be any combination of the following values:
 960:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_LI: Line Interrupt Enable.
 961:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_FU: FIFO Underrun Interrupt Enable.
 962:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_TERR: Transfer Error Interrupt Enable.
 963:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_RR: Register Reload interrupt enable.  
 964:./Library/stm32f4xx_ltdc.c ****   * @param NewState: new state of the specified LTDC interrupts.
 965:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be: ENABLE or DISABLE.
 966:./Library/stm32f4xx_ltdc.c ****   * @retval None
 967:./Library/stm32f4xx_ltdc.c ****   */
 968:./Library/stm32f4xx_ltdc.c **** void LTDC_ITConfig(uint32_t LTDC_IT, FunctionalState NewState)
 969:./Library/stm32f4xx_ltdc.c **** {
 2357              		.loc 1 969 1
 2358              		.cfi_startproc
 2359              		@ args = 0, pretend = 0, frame = 8
 2360              		@ frame_needed = 1, uses_anonymous_args = 0
 2361              		@ link register save eliminated.
 2362 0000 80B4     		push	{r7}
 2363              	.LCFI146:
 2364              		.cfi_def_cfa_offset 4
 2365              		.cfi_offset 7, -4
 2366 0002 83B0     		sub	sp, sp, #12
 2367              	.LCFI147:
 2368              		.cfi_def_cfa_offset 16
 2369 0004 00AF     		add	r7, sp, #0
 2370              	.LCFI148:
 2371              		.cfi_def_cfa_register 7
 2372 0006 7860     		str	r0, [r7, #4]
 2373 0008 0B46     		mov	r3, r1
 2374 000a FB70     		strb	r3, [r7, #3]
 970:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 971:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_IT(LTDC_IT));
 972:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 973:./Library/stm32f4xx_ltdc.c **** 
 974:./Library/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 2375              		.loc 1 974 6
 2376 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 59


 2377 000e 002B     		cmp	r3, #0
 2378 0010 06D0     		beq	.L87
 975:./Library/stm32f4xx_ltdc.c ****   {
 976:./Library/stm32f4xx_ltdc.c ****     LTDC->IER |= LTDC_IT;
 2379              		.loc 1 976 15
 2380 0012 0A4B     		ldr	r3, .L90
 2381 0014 5A6B     		ldr	r2, [r3, #52]
 2382 0016 0949     		ldr	r1, .L90
 2383 0018 7B68     		ldr	r3, [r7, #4]
 2384 001a 1343     		orrs	r3, r3, r2
 2385 001c 4B63     		str	r3, [r1, #52]
 977:./Library/stm32f4xx_ltdc.c ****   }
 978:./Library/stm32f4xx_ltdc.c ****   else
 979:./Library/stm32f4xx_ltdc.c ****   {
 980:./Library/stm32f4xx_ltdc.c ****     LTDC->IER &= (uint32_t)~LTDC_IT;
 981:./Library/stm32f4xx_ltdc.c ****   }
 982:./Library/stm32f4xx_ltdc.c **** }
 2386              		.loc 1 982 1
 2387 001e 06E0     		b	.L89
 2388              	.L87:
 980:./Library/stm32f4xx_ltdc.c ****   }
 2389              		.loc 1 980 15
 2390 0020 064B     		ldr	r3, .L90
 2391 0022 5A6B     		ldr	r2, [r3, #52]
 980:./Library/stm32f4xx_ltdc.c ****   }
 2392              		.loc 1 980 28
 2393 0024 7B68     		ldr	r3, [r7, #4]
 2394 0026 DB43     		mvns	r3, r3
 980:./Library/stm32f4xx_ltdc.c ****   }
 2395              		.loc 1 980 15
 2396 0028 0449     		ldr	r1, .L90
 2397 002a 1340     		ands	r3, r3, r2
 2398 002c 4B63     		str	r3, [r1, #52]
 2399              	.L89:
 2400              		.loc 1 982 1
 2401 002e 00BF     		nop
 2402 0030 0C37     		adds	r7, r7, #12
 2403              	.LCFI149:
 2404              		.cfi_def_cfa_offset 4
 2405 0032 BD46     		mov	sp, r7
 2406              	.LCFI150:
 2407              		.cfi_def_cfa_register 13
 2408              		@ sp needed
 2409 0034 5DF8047B 		ldr	r7, [sp], #4
 2410              	.LCFI151:
 2411              		.cfi_restore 7
 2412              		.cfi_def_cfa_offset 0
 2413 0038 7047     		bx	lr
 2414              	.L91:
 2415 003a 00BF     		.align	2
 2416              	.L90:
 2417 003c 00680140 		.word	1073833984
 2418              		.cfi_endproc
 2419              	.LFE148:
 2421              		.section	.text.LTDC_GetFlagStatus,"ax",%progbits
 2422              		.align	1
 2423              		.global	LTDC_GetFlagStatus
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 60


 2424              		.syntax unified
 2425              		.thumb
 2426              		.thumb_func
 2428              	LTDC_GetFlagStatus:
 2429              	.LFB149:
 983:./Library/stm32f4xx_ltdc.c **** 
 984:./Library/stm32f4xx_ltdc.c **** /**
 985:./Library/stm32f4xx_ltdc.c ****   * @brief  Checks whether the specified LTDC's flag is set or not.
 986:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_FLAG: specifies the flag to check.
 987:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be one of the following values:
 988:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_LI:    Line Interrupt flag.
 989:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_FU:   FIFO Underrun Interrupt flag.
 990:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_TERR: Transfer Error Interrupt flag.
 991:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_RR:   Register Reload interrupt flag.
 992:./Library/stm32f4xx_ltdc.c ****   * @retval The new state of LTDC_FLAG (SET or RESET).
 993:./Library/stm32f4xx_ltdc.c ****   */
 994:./Library/stm32f4xx_ltdc.c **** FlagStatus LTDC_GetFlagStatus(uint32_t LTDC_FLAG)
 995:./Library/stm32f4xx_ltdc.c **** {
 2430              		.loc 1 995 1
 2431              		.cfi_startproc
 2432              		@ args = 0, pretend = 0, frame = 16
 2433              		@ frame_needed = 1, uses_anonymous_args = 0
 2434              		@ link register save eliminated.
 2435 0000 80B4     		push	{r7}
 2436              	.LCFI152:
 2437              		.cfi_def_cfa_offset 4
 2438              		.cfi_offset 7, -4
 2439 0002 85B0     		sub	sp, sp, #20
 2440              	.LCFI153:
 2441              		.cfi_def_cfa_offset 24
 2442 0004 00AF     		add	r7, sp, #0
 2443              	.LCFI154:
 2444              		.cfi_def_cfa_register 7
 2445 0006 7860     		str	r0, [r7, #4]
 996:./Library/stm32f4xx_ltdc.c ****   FlagStatus bitstatus = RESET;
 2446              		.loc 1 996 14
 2447 0008 0023     		movs	r3, #0
 2448 000a FB73     		strb	r3, [r7, #15]
 997:./Library/stm32f4xx_ltdc.c **** 
 998:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 999:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_FLAG(LTDC_FLAG));
1000:./Library/stm32f4xx_ltdc.c **** 
1001:./Library/stm32f4xx_ltdc.c ****   if ((LTDC->ISR & LTDC_FLAG) != (uint32_t)RESET)
 2449              		.loc 1 1001 12
 2450 000c 084B     		ldr	r3, .L96
 2451 000e 9A6B     		ldr	r2, [r3, #56]
 2452              		.loc 1 1001 18
 2453 0010 7B68     		ldr	r3, [r7, #4]
 2454 0012 1340     		ands	r3, r3, r2
 2455              		.loc 1 1001 6
 2456 0014 002B     		cmp	r3, #0
 2457 0016 02D0     		beq	.L93
1002:./Library/stm32f4xx_ltdc.c ****   {
1003:./Library/stm32f4xx_ltdc.c ****     bitstatus = SET;
 2458              		.loc 1 1003 15
 2459 0018 0123     		movs	r3, #1
 2460 001a FB73     		strb	r3, [r7, #15]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 61


 2461 001c 01E0     		b	.L94
 2462              	.L93:
1004:./Library/stm32f4xx_ltdc.c ****   }
1005:./Library/stm32f4xx_ltdc.c ****   else
1006:./Library/stm32f4xx_ltdc.c ****   {
1007:./Library/stm32f4xx_ltdc.c ****     bitstatus = RESET;
 2463              		.loc 1 1007 15
 2464 001e 0023     		movs	r3, #0
 2465 0020 FB73     		strb	r3, [r7, #15]
 2466              	.L94:
1008:./Library/stm32f4xx_ltdc.c ****   }
1009:./Library/stm32f4xx_ltdc.c ****   return bitstatus;
 2467              		.loc 1 1009 10
 2468 0022 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1010:./Library/stm32f4xx_ltdc.c **** }
 2469              		.loc 1 1010 1
 2470 0024 1846     		mov	r0, r3
 2471 0026 1437     		adds	r7, r7, #20
 2472              	.LCFI155:
 2473              		.cfi_def_cfa_offset 4
 2474 0028 BD46     		mov	sp, r7
 2475              	.LCFI156:
 2476              		.cfi_def_cfa_register 13
 2477              		@ sp needed
 2478 002a 5DF8047B 		ldr	r7, [sp], #4
 2479              	.LCFI157:
 2480              		.cfi_restore 7
 2481              		.cfi_def_cfa_offset 0
 2482 002e 7047     		bx	lr
 2483              	.L97:
 2484              		.align	2
 2485              	.L96:
 2486 0030 00680140 		.word	1073833984
 2487              		.cfi_endproc
 2488              	.LFE149:
 2490              		.section	.text.LTDC_ClearFlag,"ax",%progbits
 2491              		.align	1
 2492              		.global	LTDC_ClearFlag
 2493              		.syntax unified
 2494              		.thumb
 2495              		.thumb_func
 2497              	LTDC_ClearFlag:
 2498              	.LFB150:
1011:./Library/stm32f4xx_ltdc.c **** 
1012:./Library/stm32f4xx_ltdc.c **** /**
1013:./Library/stm32f4xx_ltdc.c ****   * @brief  Clears the LTDC's pending flags.
1014:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_FLAG: specifies the flag to clear.
1015:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be any combination of the following values:
1016:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_LI:    Line Interrupt flag.
1017:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_FU:   FIFO Underrun Interrupt flag.
1018:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_TERR: Transfer Error Interrupt flag.
1019:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_RR:   Register Reload interrupt flag.  
1020:./Library/stm32f4xx_ltdc.c ****   * @retval None
1021:./Library/stm32f4xx_ltdc.c ****   */
1022:./Library/stm32f4xx_ltdc.c **** void LTDC_ClearFlag(uint32_t LTDC_FLAG)
1023:./Library/stm32f4xx_ltdc.c **** {
 2499              		.loc 1 1023 1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 62


 2500              		.cfi_startproc
 2501              		@ args = 0, pretend = 0, frame = 8
 2502              		@ frame_needed = 1, uses_anonymous_args = 0
 2503              		@ link register save eliminated.
 2504 0000 80B4     		push	{r7}
 2505              	.LCFI158:
 2506              		.cfi_def_cfa_offset 4
 2507              		.cfi_offset 7, -4
 2508 0002 83B0     		sub	sp, sp, #12
 2509              	.LCFI159:
 2510              		.cfi_def_cfa_offset 16
 2511 0004 00AF     		add	r7, sp, #0
 2512              	.LCFI160:
 2513              		.cfi_def_cfa_register 7
 2514 0006 7860     		str	r0, [r7, #4]
1024:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
1025:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_FLAG(LTDC_FLAG));
1026:./Library/stm32f4xx_ltdc.c **** 
1027:./Library/stm32f4xx_ltdc.c ****   /* Clear the corresponding LTDC flag */
1028:./Library/stm32f4xx_ltdc.c ****   LTDC->ICR = (uint32_t)LTDC_FLAG;
 2515              		.loc 1 1028 7
 2516 0008 044A     		ldr	r2, .L99
 2517              		.loc 1 1028 13
 2518 000a 7B68     		ldr	r3, [r7, #4]
 2519 000c D363     		str	r3, [r2, #60]
1029:./Library/stm32f4xx_ltdc.c **** }
 2520              		.loc 1 1029 1
 2521 000e 00BF     		nop
 2522 0010 0C37     		adds	r7, r7, #12
 2523              	.LCFI161:
 2524              		.cfi_def_cfa_offset 4
 2525 0012 BD46     		mov	sp, r7
 2526              	.LCFI162:
 2527              		.cfi_def_cfa_register 13
 2528              		@ sp needed
 2529 0014 5DF8047B 		ldr	r7, [sp], #4
 2530              	.LCFI163:
 2531              		.cfi_restore 7
 2532              		.cfi_def_cfa_offset 0
 2533 0018 7047     		bx	lr
 2534              	.L100:
 2535 001a 00BF     		.align	2
 2536              	.L99:
 2537 001c 00680140 		.word	1073833984
 2538              		.cfi_endproc
 2539              	.LFE150:
 2541              		.section	.text.LTDC_GetITStatus,"ax",%progbits
 2542              		.align	1
 2543              		.global	LTDC_GetITStatus
 2544              		.syntax unified
 2545              		.thumb
 2546              		.thumb_func
 2548              	LTDC_GetITStatus:
 2549              	.LFB151:
1030:./Library/stm32f4xx_ltdc.c **** 
1031:./Library/stm32f4xx_ltdc.c **** /**
1032:./Library/stm32f4xx_ltdc.c ****   * @brief  Checks whether the specified LTDC's interrupt has occurred or not.
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 63


1033:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_IT: specifies the LTDC interrupts sources to check.
1034:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be one of the following values:
1035:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_LI:    Line Interrupt Enable.
1036:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_FU:   FIFO Underrun Interrupt Enable.
1037:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_TERR: Transfer Error Interrupt Enable.
1038:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_RR:   Register Reload interrupt Enable.
1039:./Library/stm32f4xx_ltdc.c ****   * @retval The new state of the LTDC_IT (SET or RESET).
1040:./Library/stm32f4xx_ltdc.c ****   */
1041:./Library/stm32f4xx_ltdc.c **** ITStatus LTDC_GetITStatus(uint32_t LTDC_IT)
1042:./Library/stm32f4xx_ltdc.c **** {
 2550              		.loc 1 1042 1
 2551              		.cfi_startproc
 2552              		@ args = 0, pretend = 0, frame = 16
 2553              		@ frame_needed = 1, uses_anonymous_args = 0
 2554              		@ link register save eliminated.
 2555 0000 80B4     		push	{r7}
 2556              	.LCFI164:
 2557              		.cfi_def_cfa_offset 4
 2558              		.cfi_offset 7, -4
 2559 0002 85B0     		sub	sp, sp, #20
 2560              	.LCFI165:
 2561              		.cfi_def_cfa_offset 24
 2562 0004 00AF     		add	r7, sp, #0
 2563              	.LCFI166:
 2564              		.cfi_def_cfa_register 7
 2565 0006 7860     		str	r0, [r7, #4]
1043:./Library/stm32f4xx_ltdc.c ****   ITStatus bitstatus = RESET;
 2566              		.loc 1 1043 12
 2567 0008 0023     		movs	r3, #0
 2568 000a FB73     		strb	r3, [r7, #15]
1044:./Library/stm32f4xx_ltdc.c **** 
1045:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
1046:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_IT(LTDC_IT));
1047:./Library/stm32f4xx_ltdc.c **** 
1048:./Library/stm32f4xx_ltdc.c ****   if ((LTDC->ISR & LTDC_IT) != (uint32_t)RESET)
 2569              		.loc 1 1048 12
 2570 000c 0F4B     		ldr	r3, .L107
 2571 000e 9A6B     		ldr	r2, [r3, #56]
 2572              		.loc 1 1048 18
 2573 0010 7B68     		ldr	r3, [r7, #4]
 2574 0012 1340     		ands	r3, r3, r2
 2575              		.loc 1 1048 6
 2576 0014 002B     		cmp	r3, #0
 2577 0016 02D0     		beq	.L102
1049:./Library/stm32f4xx_ltdc.c ****   {
1050:./Library/stm32f4xx_ltdc.c ****     bitstatus = SET;
 2578              		.loc 1 1050 15
 2579 0018 0123     		movs	r3, #1
 2580 001a FB73     		strb	r3, [r7, #15]
 2581 001c 01E0     		b	.L103
 2582              	.L102:
1051:./Library/stm32f4xx_ltdc.c ****   }
1052:./Library/stm32f4xx_ltdc.c ****   else
1053:./Library/stm32f4xx_ltdc.c ****   {
1054:./Library/stm32f4xx_ltdc.c ****     bitstatus = RESET;
 2583              		.loc 1 1054 15
 2584 001e 0023     		movs	r3, #0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 64


 2585 0020 FB73     		strb	r3, [r7, #15]
 2586              	.L103:
1055:./Library/stm32f4xx_ltdc.c ****   }
1056:./Library/stm32f4xx_ltdc.c **** 
1057:./Library/stm32f4xx_ltdc.c ****   if (((LTDC->IER & LTDC_IT) != (uint32_t)RESET) && (bitstatus != (uint32_t)RESET))
 2587              		.loc 1 1057 13
 2588 0022 0A4B     		ldr	r3, .L107
 2589 0024 5A6B     		ldr	r2, [r3, #52]
 2590              		.loc 1 1057 19
 2591 0026 7B68     		ldr	r3, [r7, #4]
 2592 0028 1340     		ands	r3, r3, r2
 2593              		.loc 1 1057 6
 2594 002a 002B     		cmp	r3, #0
 2595 002c 05D0     		beq	.L104
 2596              		.loc 1 1057 50 discriminator 1
 2597 002e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2598 0030 002B     		cmp	r3, #0
 2599 0032 02D0     		beq	.L104
1058:./Library/stm32f4xx_ltdc.c ****   {
1059:./Library/stm32f4xx_ltdc.c ****     bitstatus = SET;
 2600              		.loc 1 1059 15
 2601 0034 0123     		movs	r3, #1
 2602 0036 FB73     		strb	r3, [r7, #15]
 2603 0038 01E0     		b	.L105
 2604              	.L104:
1060:./Library/stm32f4xx_ltdc.c ****   }
1061:./Library/stm32f4xx_ltdc.c ****   else
1062:./Library/stm32f4xx_ltdc.c ****   {
1063:./Library/stm32f4xx_ltdc.c ****     bitstatus = RESET;
 2605              		.loc 1 1063 15
 2606 003a 0023     		movs	r3, #0
 2607 003c FB73     		strb	r3, [r7, #15]
 2608              	.L105:
1064:./Library/stm32f4xx_ltdc.c ****   }
1065:./Library/stm32f4xx_ltdc.c ****   return bitstatus;
 2609              		.loc 1 1065 10
 2610 003e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1066:./Library/stm32f4xx_ltdc.c **** }
 2611              		.loc 1 1066 1
 2612 0040 1846     		mov	r0, r3
 2613 0042 1437     		adds	r7, r7, #20
 2614              	.LCFI167:
 2615              		.cfi_def_cfa_offset 4
 2616 0044 BD46     		mov	sp, r7
 2617              	.LCFI168:
 2618              		.cfi_def_cfa_register 13
 2619              		@ sp needed
 2620 0046 5DF8047B 		ldr	r7, [sp], #4
 2621              	.LCFI169:
 2622              		.cfi_restore 7
 2623              		.cfi_def_cfa_offset 0
 2624 004a 7047     		bx	lr
 2625              	.L108:
 2626              		.align	2
 2627              	.L107:
 2628 004c 00680140 		.word	1073833984
 2629              		.cfi_endproc
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 65


 2630              	.LFE151:
 2632              		.section	.text.LTDC_ClearITPendingBit,"ax",%progbits
 2633              		.align	1
 2634              		.global	LTDC_ClearITPendingBit
 2635              		.syntax unified
 2636              		.thumb
 2637              		.thumb_func
 2639              	LTDC_ClearITPendingBit:
 2640              	.LFB152:
1067:./Library/stm32f4xx_ltdc.c **** 
1068:./Library/stm32f4xx_ltdc.c **** 
1069:./Library/stm32f4xx_ltdc.c **** /**
1070:./Library/stm32f4xx_ltdc.c ****   * @brief  Clears the LTDC's interrupt pending bits.
1071:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_IT: specifies the interrupt pending bit to clear.
1072:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be any combination of the following values:
1073:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_LIE:    Line Interrupt.
1074:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_FUIE:   FIFO Underrun Interrupt.
1075:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_TERRIE: Transfer Error Interrupt.
1076:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_RRIE:   Register Reload interrupt.
1077:./Library/stm32f4xx_ltdc.c ****   * @retval None
1078:./Library/stm32f4xx_ltdc.c ****   */
1079:./Library/stm32f4xx_ltdc.c **** void LTDC_ClearITPendingBit(uint32_t LTDC_IT)
1080:./Library/stm32f4xx_ltdc.c **** {
 2641              		.loc 1 1080 1
 2642              		.cfi_startproc
 2643              		@ args = 0, pretend = 0, frame = 8
 2644              		@ frame_needed = 1, uses_anonymous_args = 0
 2645              		@ link register save eliminated.
 2646 0000 80B4     		push	{r7}
 2647              	.LCFI170:
 2648              		.cfi_def_cfa_offset 4
 2649              		.cfi_offset 7, -4
 2650 0002 83B0     		sub	sp, sp, #12
 2651              	.LCFI171:
 2652              		.cfi_def_cfa_offset 16
 2653 0004 00AF     		add	r7, sp, #0
 2654              	.LCFI172:
 2655              		.cfi_def_cfa_register 7
 2656 0006 7860     		str	r0, [r7, #4]
1081:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
1082:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_IT(LTDC_IT));
1083:./Library/stm32f4xx_ltdc.c **** 
1084:./Library/stm32f4xx_ltdc.c ****   /* Clear the corresponding LTDC Interrupt */
1085:./Library/stm32f4xx_ltdc.c ****   LTDC->ICR = (uint32_t)LTDC_IT;
 2657              		.loc 1 1085 7
 2658 0008 044A     		ldr	r2, .L110
 2659              		.loc 1 1085 13
 2660 000a 7B68     		ldr	r3, [r7, #4]
 2661 000c D363     		str	r3, [r2, #60]
1086:./Library/stm32f4xx_ltdc.c **** }
 2662              		.loc 1 1086 1
 2663 000e 00BF     		nop
 2664 0010 0C37     		adds	r7, r7, #12
 2665              	.LCFI173:
 2666              		.cfi_def_cfa_offset 4
 2667 0012 BD46     		mov	sp, r7
 2668              	.LCFI174:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 66


 2669              		.cfi_def_cfa_register 13
 2670              		@ sp needed
 2671 0014 5DF8047B 		ldr	r7, [sp], #4
 2672              	.LCFI175:
 2673              		.cfi_restore 7
 2674              		.cfi_def_cfa_offset 0
 2675 0018 7047     		bx	lr
 2676              	.L111:
 2677 001a 00BF     		.align	2
 2678              	.L110:
 2679 001c 00680140 		.word	1073833984
 2680              		.cfi_endproc
 2681              	.LFE152:
 2683              		.text
 2684              	.Letext0:
 2685              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 2686              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 2687              		.file 4 "./CORE/stm32f4xx.h"
 2688              		.file 5 "./Library/stm32f4xx_ltdc.h"
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 67


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_ltdc.c
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:20     .text.LTDC_DeInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:26     .text.LTDC_DeInit:0000000000000000 LTDC_DeInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:56     .text.LTDC_Init:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:62     .text.LTDC_Init:0000000000000000 LTDC_Init
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:285    .text.LTDC_Init:0000000000000124 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:292    .text.LTDC_StructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:298    .text.LTDC_StructInit:0000000000000000 LTDC_StructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:394    .text.LTDC_Cmd:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:400    .text.LTDC_Cmd:0000000000000000 LTDC_Cmd
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:456    .text.LTDC_Cmd:0000000000000038 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:461    .text.LTDC_DitherCmd:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:467    .text.LTDC_DitherCmd:0000000000000000 LTDC_DitherCmd
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:523    .text.LTDC_DitherCmd:0000000000000038 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:528    .text.LTDC_GetRGBWidth:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:534    .text.LTDC_GetRGBWidth:0000000000000000 LTDC_GetRGBWidth
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:611    .text.LTDC_GetRGBWidth:0000000000000054 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:617    .text.LTDC_RGBStructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:623    .text.LTDC_RGBStructInit:0000000000000000 LTDC_RGBStructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:671    .text.LTDC_LIPConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:677    .text.LTDC_LIPConfig:0000000000000000 LTDC_LIPConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:717    .text.LTDC_LIPConfig:000000000000001c $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:722    .text.LTDC_ReloadConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:728    .text.LTDC_ReloadConfig:0000000000000000 LTDC_ReloadConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:768    .text.LTDC_ReloadConfig:000000000000001c $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:773    .text.LTDC_LayerInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:779    .text.LTDC_LayerInit:0000000000000000 LTDC_LayerInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1003   .text.LTDC_LayerStructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1009   .text.LTDC_LayerStructInit:0000000000000000 LTDC_LayerStructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1109   .text.LTDC_LayerCmd:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1115   .text.LTDC_LayerCmd:0000000000000000 LTDC_LayerCmd
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1173   .text.LTDC_GetPosStatus:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1179   .text.LTDC_GetPosStatus:0000000000000000 LTDC_GetPosStatus
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1240   .text.LTDC_GetPosStatus:0000000000000040 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1245   .text.LTDC_PosStructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1251   .text.LTDC_PosStructInit:0000000000000000 LTDC_PosStructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1295   .text.LTDC_GetCDStatus:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1301   .text.LTDC_GetCDStatus:0000000000000000 LTDC_GetCDStatus
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1356   .text.LTDC_GetCDStatus:000000000000002c $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1361   .text.LTDC_ColorKeyingConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1367   .text.LTDC_ColorKeyingConfig:0000000000000000 LTDC_ColorKeyingConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1469   .text.LTDC_ColorKeyingConfig:000000000000007c $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1474   .text.LTDC_ColorKeyingStructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1480   .text.LTDC_ColorKeyingStructInit:0000000000000000 LTDC_ColorKeyingStructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1528   .text.LTDC_CLUTCmd:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1534   .text.LTDC_CLUTCmd:0000000000000000 LTDC_CLUTCmd
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1595   .text.LTDC_CLUTCmd:0000000000000040 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1600   .text.LTDC_CLUTInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1606   .text.LTDC_CLUTInit:0000000000000000 LTDC_CLUTInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1685   .text.LTDC_CLUTStructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1691   .text.LTDC_CLUTStructInit:0000000000000000 LTDC_CLUTStructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1743   .text.LTDC_LayerPosition:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1749   .text.LTDC_LayerPosition:0000000000000000 LTDC_LayerPosition
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1920   .text.LTDC_LayerPosition:00000000000000dc $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1925   .text.LTDC_LayerAlpha:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1931   .text.LTDC_LayerAlpha:0000000000000000 LTDC_LayerAlpha
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s 			page 68


/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1973   .text.LTDC_LayerAddress:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:1979   .text.LTDC_LayerAddress:0000000000000000 LTDC_LayerAddress
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:2020   .text.LTDC_LayerSize:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:2026   .text.LTDC_LayerSize:0000000000000000 LTDC_LayerSize
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:2181   .text.LTDC_LayerPixelFormat:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:2187   .text.LTDC_LayerPixelFormat:0000000000000000 LTDC_LayerPixelFormat
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:2349   .text.LTDC_ITConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:2355   .text.LTDC_ITConfig:0000000000000000 LTDC_ITConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:2417   .text.LTDC_ITConfig:000000000000003c $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:2422   .text.LTDC_GetFlagStatus:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:2428   .text.LTDC_GetFlagStatus:0000000000000000 LTDC_GetFlagStatus
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:2486   .text.LTDC_GetFlagStatus:0000000000000030 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:2491   .text.LTDC_ClearFlag:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:2497   .text.LTDC_ClearFlag:0000000000000000 LTDC_ClearFlag
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:2537   .text.LTDC_ClearFlag:000000000000001c $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:2542   .text.LTDC_GetITStatus:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:2548   .text.LTDC_GetITStatus:0000000000000000 LTDC_GetITStatus
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:2628   .text.LTDC_GetITStatus:000000000000004c $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:2633   .text.LTDC_ClearITPendingBit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:2639   .text.LTDC_ClearITPendingBit:0000000000000000 LTDC_ClearITPendingBit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//cc4Lav0A.s:2679   .text.LTDC_ClearITPendingBit:000000000000001c $d

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
