# VHDL

divert(0)dnl
-- DONTE()
--
entity hello is
end entity;

architecture sim of hello is
begin

    process is
    begin

        report "SYMBOL";
        wait;

    end process;

end architecture;
