
---------- Begin Simulation Statistics ----------
final_tick                               151763778000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187022                       # Simulator instruction rate (inst/s)
host_mem_usage                                 785656                       # Number of bytes of host memory used
host_op_rate                                   367982                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.69                       # Real time elapsed on the host
host_tick_rate                            14191333808                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2000001                       # Number of instructions simulated
sim_ops                                       3935230                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.151764                       # Number of seconds simulated
sim_ticks                                151763778000                       # Number of ticks simulated
system.cachebus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cachebus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cachebus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cachebus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cachebus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cachebus.snoop_filter.tot_snoops             0                       # Total number of snoops made to the snoop filter.
system.cpu.Branches                            454570                       # Number of branches fetched
system.cpu.committedInsts                     2000001                       # Number of instructions committed
system.cpu.committedOps                       3935230                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      429996                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           447                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      299868                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           326                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     2614375                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           267                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        151763778                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  151763778                       # Number of busy cycles
system.cpu.num_cc_register_reads              2552510                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1309931                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       346019                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 113743                       # Number of float alu accesses
system.cpu.num_fp_insts                        113743                       # number of float instructions
system.cpu.num_fp_register_reads               172193                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               72152                       # number of times the floating registers were written
system.cpu.num_func_calls                       66415                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               3847496                       # Number of integer alu accesses
system.cpu.num_int_insts                      3847496                       # number of integer instructions
system.cpu.num_int_register_reads             7343505                       # number of times the integer registers were read
system.cpu.num_int_register_writes            3114249                       # number of times the integer registers were written
system.cpu.num_load_insts                      429091                       # Number of load instructions
system.cpu.num_mem_refs                        728941                       # number of memory refs
system.cpu.num_store_insts                     299850                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 26430      0.67%      0.67% # Class of executed instruction
system.cpu.op_class::IntAlu                   3099998     78.77%     79.44% # Class of executed instruction
system.cpu.op_class::IntMult                     4899      0.12%     79.57% # Class of executed instruction
system.cpu.op_class::IntDiv                      6670      0.17%     79.74% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1279      0.03%     79.77% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.77% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.77% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.77% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.77% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.77% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.77% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.77% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1870      0.05%     79.82% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.82% # Class of executed instruction
system.cpu.op_class::SimdAlu                    32279      0.82%     80.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                       50      0.00%     80.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13096      0.33%     80.97% # Class of executed instruction
system.cpu.op_class::SimdMisc                   19054      0.48%     81.46% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdShift                    771      0.02%     81.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   2      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  21      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::MemRead                   416594     10.59%     92.06% # Class of executed instruction
system.cpu.op_class::MemWrite                  268994      6.84%     98.90% # Class of executed instruction
system.cpu.op_class::FloatMemRead               12497      0.32%     99.22% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              30856      0.78%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    3935377                       # Class of executed instruction
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36264                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadReq             2817539                       # Transaction distribution
system.membus.trans_dist::ReadResp            2830427                       # Transaction distribution
system.membus.trans_dist::WriteReq             146605                       # Transaction distribution
system.membus.trans_dist::WriteResp            146605                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7335                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10669                       # Transaction distribution
system.membus.trans_dist::SoftPFReq               990                       # Transaction distribution
system.membus.trans_dist::SoftPFResp              990                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5371                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5371                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12889                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port      5228749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      5228749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.memobj.mem_side::system.mem_ctrl.port       701518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.memobj.mem_side::total       701518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port        54524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cache.mem_side::total        54524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5984791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port     20914992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     20914992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.memobj.mem_side::system.mem_ctrl.port      2305303                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.memobj.mem_side::total      2305303                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port      1638080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::total      1638080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24858375                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2983394                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2983394    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2983394                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3177343000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          617029000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy         5931236750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy           97764250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 151763778000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst        20914992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2499968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            23414960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst     20914992                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total       20914992                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       469440                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::.cpu.data       973975                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          1443415                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst          2614374                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           222414                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total              2836788                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          7335                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::.cpu.data          146605                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              153940                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          137812805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           16472758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              154285563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     137812805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         137812805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         3093228                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.cpu.data           6417704                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               9510932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         3093228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         137812805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          22890462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             163796496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      2851.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples   2614375.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    209881.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.041911226750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           772                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           772                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              5821177                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               11632                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                      2836789                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      153940                       # Number of write requests accepted
system.mem_ctrl.readBursts                    2836789                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    153940                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                   22091                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                 141531                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0             204304                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1             443587                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              13144                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              63405                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4             569647                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              82266                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              10067                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7             164431                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              38730                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9             115105                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             77735                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11            271442                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12            374543                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             12332                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14            234562                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15            139398                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                468                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                306                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                295                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                498                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               1032                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                384                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                620                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               2751                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               1122                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                429                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               635                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               249                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               617                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               944                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              1205                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               837                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.90                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                    8739183750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                 14073490000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat              61514771250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       3104.84                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 21854.84                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                   2561924                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     9921                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  91.02                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 79.95                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                  24009                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                   2454                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                  29408                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                2762658                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  18260                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                  9914                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                  2242                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                 28996                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                105453                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  7335                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                  2813773                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      925                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      19                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      19                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     769                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     772                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     772                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     773                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     773                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     772                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     774                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     773                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     772                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     774                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     772                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     772                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     772                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     772                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     772                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     772                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       255242                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     708.865908                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    501.272104                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    394.656228                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         37363     14.64%     14.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        21125      8.28%     22.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        13338      5.23%     28.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         9802      3.84%     31.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639        10521      4.12%     36.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767         6999      2.74%     38.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         9588      3.76%     42.60% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         7932      3.11%     45.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151       138574     54.29%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        255242                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          772                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     3645.939119                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev   12376.789215                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-8191           742     96.11%     96.11% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::8192-16383           10      1.30%     97.41% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::16384-24575            4      0.52%     97.93% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::24576-32767            1      0.13%     98.06% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::32768-40959            3      0.39%     98.45% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::40960-49151            2      0.26%     98.70% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::49152-57343            1      0.13%     98.83% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::57344-65535            1      0.13%     98.96% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::65536-73727            2      0.26%     99.22% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::73728-81919            2      0.26%     99.48% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::98304-106495            1      0.13%     99.61% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::131072-139263            1      0.13%     99.74% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::147456-155647            1      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::172032-180223            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            772                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          772                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.051813                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.048328                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.352732                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               754     97.67%     97.67% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                16      2.07%     99.74% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 1      0.13%     99.87% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21                 1      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            772                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM               180140672                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                  1413824                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   793088                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 23414968                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               1443415                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                       1186.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          5.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     154.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       9.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          9.31                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      9.27                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.04                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   151763701000                       # Total gap between requests
system.mem_ctrl.avgGap                       50744.72                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst     20915000                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2050806                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       181376                       # Per-master bytes write to memory
system.mem_ctrl.masterWriteBytes::.cpu.data        65993                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 137812858.085280418396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 13513145.409440189600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 1195120.485205633333                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.cpu.data 434840.255492321798                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst      2614375                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       222414                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         7335                       # Per-master write serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.cpu.data       146605                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst  56396140000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   5118631250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1291890697000                       # Per-master write total memory access latency
system.mem_ctrl.masterWriteTotalLat::.cpu.data 2569153002750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     21571.56                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     23013.98                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 176126884.39                       # Per-master write average memory access latency
system.mem_ctrl.masterWriteAvgLat::.cpu.data  17524320.47                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     90.97                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy             799601460                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy             424990665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy           9023867580                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            31518360                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      11979948240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       55290956460                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       11716485600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         89267368365                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         588.199434                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  29702344750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   5067660000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 116993773250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy            1022847840                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy             543652725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy          11073076140                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            33167880                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      11979948240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       62111648280                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        5972745120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         92737086225                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         611.062056                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  14604546750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   5067660000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 132091571250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 151763778000                       # Cumulative time (in ticks) in various power states
system.cache.demand_hits::.cpu.data            360600                       # number of demand (read+write) hits
system.cache.demand_hits::total                360600                       # number of demand (read+write) hits
system.cache.overall_hits::.cpu.data           360698                       # number of overall hits
system.cache.overall_hits::total               360698                       # number of overall hits
system.cache.demand_misses::.cpu.data           18207                       # number of demand (read+write) misses
system.cache.demand_misses::total               18207                       # number of demand (read+write) misses
system.cache.overall_misses::.cpu.data          18260                       # number of overall misses
system.cache.overall_misses::total              18260                       # number of overall misses
system.cache.demand_miss_latency::.cpu.data   1032975000                       # number of demand (read+write) miss cycles
system.cache.demand_miss_latency::total    1032975000                       # number of demand (read+write) miss cycles
system.cache.overall_miss_latency::.cpu.data   1032975000                       # number of overall miss cycles
system.cache.overall_miss_latency::total   1032975000                       # number of overall miss cycles
system.cache.demand_accesses::.cpu.data        378807                       # number of demand (read+write) accesses
system.cache.demand_accesses::total            378807                       # number of demand (read+write) accesses
system.cache.overall_accesses::.cpu.data       378958                       # number of overall (read+write) accesses
system.cache.overall_accesses::total           378958                       # number of overall (read+write) accesses
system.cache.demand_miss_rate::.cpu.data     0.048064                       # miss rate for demand accesses
system.cache.demand_miss_rate::total         0.048064                       # miss rate for demand accesses
system.cache.overall_miss_rate::.cpu.data     0.048185                       # miss rate for overall accesses
system.cache.overall_miss_rate::total        0.048185                       # miss rate for overall accesses
system.cache.demand_avg_miss_latency::.cpu.data 56735.046960                       # average overall miss latency
system.cache.demand_avg_miss_latency::total 56735.046960                       # average overall miss latency
system.cache.overall_avg_miss_latency::.cpu.data 56570.372399                       # average overall miss latency
system.cache.overall_avg_miss_latency::total 56570.372399                       # average overall miss latency
system.cache.blocked_cycles::no_mshrs               0                       # number of cycles access was blocked
system.cache.blocked_cycles::no_targets             0                       # number of cycles access was blocked
system.cache.blocked::no_mshrs                      0                       # number of cycles access was blocked
system.cache.blocked::no_targets                    0                       # number of cycles access was blocked
system.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache.writebacks::.writebacks             7335                       # number of writebacks
system.cache.writebacks::total                   7335                       # number of writebacks
system.cache.demand_mshr_misses::.cpu.data        18207                       # number of demand (read+write) MSHR misses
system.cache.demand_mshr_misses::total          18207                       # number of demand (read+write) MSHR misses
system.cache.overall_mshr_misses::.cpu.data        18260                       # number of overall MSHR misses
system.cache.overall_mshr_misses::total         18260                       # number of overall MSHR misses
system.cache.demand_mshr_miss_latency::.cpu.data    996561000                       # number of demand (read+write) MSHR miss cycles
system.cache.demand_mshr_miss_latency::total    996561000                       # number of demand (read+write) MSHR miss cycles
system.cache.overall_mshr_miss_latency::.cpu.data   1000073000                       # number of overall MSHR miss cycles
system.cache.overall_mshr_miss_latency::total   1000073000                       # number of overall MSHR miss cycles
system.cache.demand_mshr_miss_rate::.cpu.data     0.048064                       # mshr miss rate for demand accesses
system.cache.demand_mshr_miss_rate::total     0.048064                       # mshr miss rate for demand accesses
system.cache.overall_mshr_miss_rate::.cpu.data     0.048185                       # mshr miss rate for overall accesses
system.cache.overall_mshr_miss_rate::total     0.048185                       # mshr miss rate for overall accesses
system.cache.demand_avg_mshr_miss_latency::.cpu.data 54735.046960                       # average overall mshr miss latency
system.cache.demand_avg_mshr_miss_latency::total 54735.046960                       # average overall mshr miss latency
system.cache.overall_avg_mshr_miss_latency::.cpu.data 54768.510405                       # average overall mshr miss latency
system.cache.overall_avg_mshr_miss_latency::total 54768.510405                       # average overall mshr miss latency
system.cache.replacements                       18004                       # number of replacements
system.cache.ReadReq_hits::.cpu.data           212824                       # number of ReadReq hits
system.cache.ReadReq_hits::total               212824                       # number of ReadReq hits
system.cache.ReadReq_misses::.cpu.data          12836                       # number of ReadReq misses
system.cache.ReadReq_misses::total              12836                       # number of ReadReq misses
system.cache.ReadReq_miss_latency::.cpu.data    791903000                       # number of ReadReq miss cycles
system.cache.ReadReq_miss_latency::total    791903000                       # number of ReadReq miss cycles
system.cache.ReadReq_accesses::.cpu.data       225660                       # number of ReadReq accesses(hits+misses)
system.cache.ReadReq_accesses::total           225660                       # number of ReadReq accesses(hits+misses)
system.cache.ReadReq_miss_rate::.cpu.data     0.056882                       # miss rate for ReadReq accesses
system.cache.ReadReq_miss_rate::total        0.056882                       # miss rate for ReadReq accesses
system.cache.ReadReq_avg_miss_latency::.cpu.data 61693.907759                       # average ReadReq miss latency
system.cache.ReadReq_avg_miss_latency::total 61693.907759                       # average ReadReq miss latency
system.cache.ReadReq_mshr_misses::.cpu.data        12836                       # number of ReadReq MSHR misses
system.cache.ReadReq_mshr_misses::total         12836                       # number of ReadReq MSHR misses
system.cache.ReadReq_mshr_miss_latency::.cpu.data    766231000                       # number of ReadReq MSHR miss cycles
system.cache.ReadReq_mshr_miss_latency::total    766231000                       # number of ReadReq MSHR miss cycles
system.cache.ReadReq_mshr_miss_rate::.cpu.data     0.056882                       # mshr miss rate for ReadReq accesses
system.cache.ReadReq_mshr_miss_rate::total     0.056882                       # mshr miss rate for ReadReq accesses
system.cache.ReadReq_avg_mshr_miss_latency::.cpu.data 59693.907759                       # average ReadReq mshr miss latency
system.cache.ReadReq_avg_mshr_miss_latency::total 59693.907759                       # average ReadReq mshr miss latency
system.cache.WriteReq_hits::.cpu.data          147776                       # number of WriteReq hits
system.cache.WriteReq_hits::total              147776                       # number of WriteReq hits
system.cache.WriteReq_misses::.cpu.data          5371                       # number of WriteReq misses
system.cache.WriteReq_misses::total              5371                       # number of WriteReq misses
system.cache.WriteReq_miss_latency::.cpu.data    241072000                       # number of WriteReq miss cycles
system.cache.WriteReq_miss_latency::total    241072000                       # number of WriteReq miss cycles
system.cache.WriteReq_accesses::.cpu.data       153147                       # number of WriteReq accesses(hits+misses)
system.cache.WriteReq_accesses::total          153147                       # number of WriteReq accesses(hits+misses)
system.cache.WriteReq_miss_rate::.cpu.data     0.035071                       # miss rate for WriteReq accesses
system.cache.WriteReq_miss_rate::total       0.035071                       # miss rate for WriteReq accesses
system.cache.WriteReq_avg_miss_latency::.cpu.data 44884.006703                       # average WriteReq miss latency
system.cache.WriteReq_avg_miss_latency::total 44884.006703                       # average WriteReq miss latency
system.cache.WriteReq_mshr_misses::.cpu.data         5371                       # number of WriteReq MSHR misses
system.cache.WriteReq_mshr_misses::total         5371                       # number of WriteReq MSHR misses
system.cache.WriteReq_mshr_miss_latency::.cpu.data    230330000                       # number of WriteReq MSHR miss cycles
system.cache.WriteReq_mshr_miss_latency::total    230330000                       # number of WriteReq MSHR miss cycles
system.cache.WriteReq_mshr_miss_rate::.cpu.data     0.035071                       # mshr miss rate for WriteReq accesses
system.cache.WriteReq_mshr_miss_rate::total     0.035071                       # mshr miss rate for WriteReq accesses
system.cache.WriteReq_avg_mshr_miss_latency::.cpu.data 42884.006703                       # average WriteReq mshr miss latency
system.cache.WriteReq_avg_mshr_miss_latency::total 42884.006703                       # average WriteReq mshr miss latency
system.cache.SoftPFReq_hits::.cpu.data             98                       # number of SoftPFReq hits
system.cache.SoftPFReq_hits::total                 98                       # number of SoftPFReq hits
system.cache.SoftPFReq_misses::.cpu.data           53                       # number of SoftPFReq misses
system.cache.SoftPFReq_misses::total               53                       # number of SoftPFReq misses
system.cache.SoftPFReq_accesses::.cpu.data          151                       # number of SoftPFReq accesses(hits+misses)
system.cache.SoftPFReq_accesses::total            151                       # number of SoftPFReq accesses(hits+misses)
system.cache.SoftPFReq_miss_rate::.cpu.data     0.350993                       # miss rate for SoftPFReq accesses
system.cache.SoftPFReq_miss_rate::total      0.350993                       # miss rate for SoftPFReq accesses
system.cache.SoftPFReq_mshr_misses::.cpu.data           53                       # number of SoftPFReq MSHR misses
system.cache.SoftPFReq_mshr_misses::total           53                       # number of SoftPFReq MSHR misses
system.cache.SoftPFReq_mshr_miss_latency::.cpu.data      3512000                       # number of SoftPFReq MSHR miss cycles
system.cache.SoftPFReq_mshr_miss_latency::total      3512000                       # number of SoftPFReq MSHR miss cycles
system.cache.SoftPFReq_mshr_miss_rate::.cpu.data     0.350993                       # mshr miss rate for SoftPFReq accesses
system.cache.SoftPFReq_mshr_miss_rate::total     0.350993                       # mshr miss rate for SoftPFReq accesses
system.cache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 66264.150943                       # average SoftPFReq mshr miss latency
system.cache.SoftPFReq_avg_mshr_miss_latency::total 66264.150943                       # average SoftPFReq mshr miss latency
system.cache.power_state.pwrStateResidencyTicks::UNDEFINED 151763778000                       # Cumulative time (in ticks) in various power states
system.cache.tags.tagsinuse                 69.485568                       # Cycle average of tags in use
system.cache.tags.total_refs                   378958                       # Total number of references to valid blocks.
system.cache.tags.sampled_refs                  18260                       # Sample count of references to valid blocks.
system.cache.tags.avg_refs                  20.753450                       # Average number of references to valid blocks.
system.cache.tags.warmup_cycle            91414359000                       # Cycle when the warmup percentage was hit.
system.cache.tags.occ_blocks::.cpu.data     69.485568                       # Average occupied blocks per requestor
system.cache.tags.occ_percent::.cpu.data     0.271428                       # Average percentage of cache occupancy
system.cache.tags.occ_percent::total         0.271428                       # Average percentage of cache occupancy
system.cache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::3          183                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cache.tags.tag_accesses                 397218                       # Number of tag accesses
system.cache.tags.data_accesses                397218                       # Number of data accesses
system.cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 151763778000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cachebus.trans_dist::ReadReq            225660                       # Transaction distribution
system.cachebus.trans_dist::ReadResp           225660                       # Transaction distribution
system.cachebus.trans_dist::WriteReq           153147                       # Transaction distribution
system.cachebus.trans_dist::WriteResp          153147                       # Transaction distribution
system.cachebus.trans_dist::WritebackDirty         7335                       # Transaction distribution
system.cachebus.trans_dist::CleanEvict          10669                       # Transaction distribution
system.cachebus.trans_dist::SoftPFReq             151                       # Transaction distribution
system.cachebus.trans_dist::SoftPFResp            151                       # Transaction distribution
system.cachebus.pkt_count_system.memobj.cache_side::system.cache.cpu_side       757916                       # Packet count per connected master and slave (bytes)
system.cachebus.pkt_size_system.memobj.cache_side::system.cache.cpu_side      2613238                       # Cumulative packet size per connected master and slave (bytes)
system.cachebus.snoops                          18004                       # Total snoops (count)
system.cachebus.snoopTraffic                   469440                       # Total snoop traffic (bytes)
system.cachebus.snoop_fanout::samples          396962                       # Request fanout histogram
system.cachebus.snoop_fanout::mean                  0                       # Request fanout histogram
system.cachebus.snoop_fanout::stdev                 0                       # Request fanout histogram
system.cachebus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cachebus.snoop_fanout::0                396962    100.00%    100.00% # Request fanout histogram
system.cachebus.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.cachebus.snoop_fanout::min_value             0                       # Request fanout histogram
system.cachebus.snoop_fanout::max_value             0                       # Request fanout histogram
system.cachebus.snoop_fanout::total            396962                       # Request fanout histogram
system.cachebus.reqLayer0.occupancy         532105000                       # Layer occupancy (ticks)
system.cachebus.reqLayer0.utilization             0.4                       # Layer utilization (%)
system.cachebus.respLayer0.occupancy        604769000                       # Layer occupancy (ticks)
system.cachebus.respLayer0.utilization            0.4                       # Layer utilization (%)
system.cachebus.power_state.pwrStateResidencyTicks::UNDEFINED 151763778000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 151763778000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 151763778000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 151763778000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
