INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEMPLATE_COMP_16
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_4
INFO: [VRFC 10-311] analyzing module comp_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comp_16
