
AVRASM ver. 2.1.51  C:\Users\Tom\Documents\GitHub\WS2811Controller V2\WS2811Controller V2\WS2811Controller.asm Tue Nov 19 23:14:27 2013

[builtin](2): Including file 'C:\Program Files (x86)\Atmel\Atmel Studio 6.0\extensions\Atmel\AVRAssembler\2.1.51.46\AvrAssembler/Include\m644pdef.inc'
C:\Users\Tom\Documents\GitHub\WS2811Controller V2\WS2811Controller V2\WS2811Controller.asm(3): Including file 'C:\Program Files (x86)\Atmel\Atmel Studio 6.0\extensions\Atmel\AVRAssembler\2.1.51.46\AvrAssembler/Include\m644Pdef.inc'
C:\Users\Tom\Documents\GitHub\WS2811Controller V2\WS2811Controller V2\WS2811Controller.asm(67): Including file 'C:\Users\Tom\Documents\GitHub\WS2811Controller V2\WS2811Controller V2\macros.inc'
C:\Users\Tom\Documents\GitHub\WS2811Controller V2\WS2811Controller V2\WS2811Controller.asm(68): Including file 'C:\Users\Tom\Documents\GitHub\WS2811Controller V2\WS2811Controller V2\ProjectMacros.inc'
                 
                 
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega644P.xml **********
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m644Pdef.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega644P
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega644P
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M644PDEF_INC_
                 #define _M644PDEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega644P
                 #pragma AVRPART ADMIN PART_NAME ATmega644P
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x96
                 .equ	SIGNATURE_002	= 0x0a
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	UDR1	= 0xce	; MEMORY MAPPED
                 .equ	UBRR1L	= 0xcc	; MEMORY MAPPED
                 .equ	UBRR1H	= 0xcd	; MEMORY MAPPED
                 .equ	UCSR1C	= 0xca	; MEMORY MAPPED
                 .equ	UCSR1B	= 0xc9	; MEMORY MAPPED
                 .equ	UCSR1A	= 0xc8	; MEMORY MAPPED
                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                 .equ	PCMSK3	= 0x73	; MEMORY MAPPED
                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                 .equ	PRR0	= 0x64	; MEMORY MAPPED
                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	SPMCSR	= 0x37
                 .equ	MCUCR	= 0x35
                 .equ	MCUSR	= 0x34
                 .equ	SMCR	= 0x33
                 .equ	OCDR	= 0x31
                 .equ	ACSR	= 0x30
                 .equ	SPDR	= 0x2e
                 .equ	SPSR	= 0x2d
                 .equ	SPCR	= 0x2c
                 .equ	GPIOR2	= 0x2b
                 .equ	GPIOR1	= 0x2a
                 .equ	OCR0B	= 0x28
                 .equ	OCR0A	= 0x27
                 .equ	TCNT0	= 0x26
                 .equ	TCCR0B	= 0x25
                 .equ	TCCR0A	= 0x24
                 .equ	GTCCR	= 0x23
                 .equ	EEARH	= 0x22
                 .equ	EEARL	= 0x21
                 .equ	EEDR	= 0x20
                 .equ	EECR	= 0x1f
                 .equ	GPIOR0	= 0x1e
                 .equ	EIMSK	= 0x1d
                 .equ	EIFR	= 0x1c
                 .equ	PCIFR	= 0x1b
                 .equ	TIFR2	= 0x17
                 .equ	TIFR1	= 0x16
                 .equ	TIFR0	= 0x15
                 .equ	PORTD	= 0x0b
                 .equ	DDRD	= 0x0a
                 .equ	PIND	= 0x09
                 .equ	PORTC	= 0x08
                 .equ	DDRC	= 0x07
                 .equ	PINC	= 0x06
                 .equ	PORTB	= 0x05
                 .equ	DDRB	= 0x04
                 .equ	PINB	= 0x03
                 .equ	PORTA	= 0x02
                 .equ	DDRA	= 0x01
                 .equ	PINA	= 0x00
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; ADCSRB - ADC Control and Status Register B
                 .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
                 
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 ; DIDR1 - Digital Input Disable Register 1
                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                 
                 
                 ; ***** USART0 ***********************
                 ; UDR0 - USART I/O Data Register
                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR0A - USART Control and Status Register A
                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                 .equ	U2X0	= 1	; Double the USART transmission speed
                 .equ	UPE0	= 2	; Parity Error
                 .equ	DOR0	= 3	; Data overRun
                 .equ	FE0	= 4	; Framing Error
                 .equ	UDRE0	= 5	; USART Data Register Empty
                 .equ	TXC0	= 6	; USART Transmitt Complete
                 .equ	RXC0	= 7	; USART Receive Complete
                 
                 ; UCSR0B - USART Control and Status Register B
                 .equ	TXB80	= 0	; Transmit Data Bit 8
                 .equ	RXB80	= 1	; Receive Data Bit 8
                 .equ	UCSZ02	= 2	; Character Size
                 .equ	TXEN0	= 3	; Transmitter Enable
                 .equ	RXEN0	= 4	; Receiver Enable
                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR0C - USART Control and Status Register C
                 .equ	UCPOL0	= 0	; Clock Polarity
                 .equ	UCSZ00	= 1	; Character Size
                 .equ	UCPHA0	= UCSZ00	; For compatibility
                 .equ	UCSZ01	= 2	; Character Size
                 .equ	UDORD0	= UCSZ01	; For compatibility
                 .equ	USBS0	= 3	; Stop Bit Select
                 .equ	UPM00	= 4	; Parity Mode Bit 0
                 .equ	UPM01	= 5	; Parity Mode Bit 1
                 .equ	UMSEL00	= 6	; USART Mode Select
                 .equ	UMSEL0	= UMSEL00	; For compatibility
                 .equ	UMSEL01	= 7	; USART Mode Select
                 .equ	UMSEL1	= UMSEL01	; For compatibility
                 
                 ; UBRR0H - USART Baud Rate Register High Byte
                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR0L - USART Baud Rate Register Low Byte
                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** PORTA ************************
                 ; PORTA - Port A Data Register
                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                 .equ	PA0	= 0	; For compatibility
                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                 .equ	PA1	= 1	; For compatibility
                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                 .equ	PA2	= 2	; For compatibility
                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                 .equ	PA3	= 3	; For compatibility
                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                 .equ	PA4	= 4	; For compatibility
                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                 .equ	PA5	= 5	; For compatibility
                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                 .equ	PA6	= 6	; For compatibility
                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                 .equ	PA7	= 7	; For compatibility
                 
                 ; DDRA - Port A Data Direction Register
                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                 
                 ; PINA - Port A Input Pins
                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                 .equ	PC7	= 7	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                 
                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                 
                 ; TCCR0A - Timer/Counter  Control Register A
                 .equ	WGM00	= 0	; Waveform Generation Mode
                 .equ	WGM01	= 1	; Waveform Generation Mode
                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                 
                 ; TCCR0B - Timer/Counter Control Register B
                 .equ	CS00	= 0	; Clock Select
                 .equ	CS01	= 1	; Clock Select
                 .equ	CS02	= 2	; Clock Select
                 .equ	WGM02	= 3	; 
                 .equ	FOC0B	= 6	; Force Output Compare B
                 .equ	FOC0A	= 7	; Force Output Compare A
                 
                 ; TCNT0 - Timer/Counter0
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0A - Timer/Counter0 Output Compare Register
                 .equ	OCR0A_0	= 0	; 
                 .equ	OCR0A_1	= 1	; 
                 .equ	OCR0A_2	= 2	; 
                 .equ	OCR0A_3	= 3	; 
                 .equ	OCR0A_4	= 4	; 
                 .equ	OCR0A_5	= 5	; 
                 .equ	OCR0A_6	= 6	; 
                 .equ	OCR0A_7	= 7	; 
                 
                 ; OCR0B - Timer/Counter0 Output Compare Register
                 .equ	OCR0B_0	= 0	; 
                 .equ	OCR0B_1	= 1	; 
                 .equ	OCR0B_2	= 2	; 
                 .equ	OCR0B_3	= 3	; 
                 .equ	OCR0B_4	= 4	; 
                 .equ	OCR0B_5	= 5	; 
                 .equ	OCR0B_6	= 6	; 
                 .equ	OCR0B_7	= 7	; 
                 
                 ; GTCCR - General Timer/Counter Control Register
                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	PSR10	= PSRSYNC	; For compatibility
                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                 .equ	TOIE2A	= TOIE2	; For compatibility
                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                 
                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                 
                 ; TCCR2A - Timer/Counter2 Control Register A
                 .equ	WGM20	= 0	; Waveform Genration Mode
                 .equ	WGM21	= 1	; Waveform Genration Mode
                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                 
                 ; TCCR2B - Timer/Counter2 Control Register B
                 .equ	CS20	= 0	; Clock Select bit 0
                 .equ	CS21	= 1	; Clock Select bit 1
                 .equ	CS22	= 2	; Clock Select bit 2
                 .equ	WGM22	= 3	; Waveform Generation Mode
                 .equ	FOC2B	= 6	; Force Output Compare B
                 .equ	FOC2A	= 7	; Force Output Compare A
                 
                 ; TCNT2 - Timer/Counter2
                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                 
                 ; OCR2A - Timer/Counter2 Output Compare Register A
                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; OCR2B - Timer/Counter2 Output Compare Register B
                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; ASSR - Asynchronous Status Register
                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                 .equ	EXCLK	= 6	; Enable External Clock Input
                 
                 ; GTCCR - General Timer Counter Control register
                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                 .equ	PSR2	= PSRASY	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCSR - Watchdog Timer Control Register
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                 
                 
                 ; ***** JTAG *************************
                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                 .equ	IDRD	= OCDR7	; For compatibility
                 
                 ; MCUCR - MCU Control Register
                 .equ	JTD	= 7	; JTAG Interface Disable
                 
                 ; MCUSR - MCU Status Register
                 .equ	JTRF	= 4	; JTAG Reset Flag
                 
                 
                 ; ***** BOOT_LOAD ********************
                 ; SPMCSR - Store Program Memory Control Register
                 .equ	SPMEN	= 0	; Store Program Memory Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read While Write section read enable
                 .equ	SIGRD	= 5	; Signature Row Read
                 .equ	RWWSB	= 6	; Read While Write Section Busy
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; EICRA - External Interrupt Control Register A
                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                 
                 ; EIMSK - External Interrupt Mask Register
                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                 
                 ; EIFR - External Interrupt Flag Register
                 .equ	INTF0	= 0	; External Interrupt Flag 0
                 .equ	INTF1	= 1	; External Interrupt Flag 1
                 .equ	INTF2	= 2	; External Interrupt Flag 2
                 
                 ; PCICR - Pin Change Interrupt Control Register
                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                 .equ	PCIE3	= 3	; Pin Change Interrupt Enable 3
                 
                 ; PCIFR - Pin Change Interrupt Flag Register
                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                 .equ	PCIF3	= 3	; Pin Change Interrupt Flag 3
                 
                 ; PCMSK3 - Pin Change Mask Register 3
                 .equ	PCINT24	= 0	; Pin Change Enable Mask 24
                 .equ	PCINT25	= 1	; Pin Change Enable Mask 25
                 .equ	PCINT26	= 2	; Pin Change Enable Mask 26
                 .equ	PCINT27	= 3	; Pin Change Enable Mask 27
                 .equ	PCINT28	= 4	; Pin Change Enable Mask 28
                 .equ	PCINT29	= 5	; Pin Change Enable Mask 29
                 .equ	PCINT30	= 6	; Pin Change Enable Mask 30
                 .equ	PCINT31	= 7	; Pin Change Enable Mask 31
                 
                 ; PCMSK2 - Pin Change Mask Register 2
                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                 
                 ; PCMSK1 - Pin Change Mask Register 1
                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                 .equ	PCINT15	= 7	; Pin Change Enable Mask 15
                 
                 ; PCMSK0 - Pin Change Mask Register 0
                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register A
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCSRB - The ADC Control and Status register B
                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                 ;.equ	ACME	= 6	; 
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 ; DIDR0 - Digital Input Disable Register
                 .equ	ADC0D	= 0	; 
                 .equ	ADC1D	= 1	; 
                 .equ	ADC2D	= 2	; 
                 .equ	ADC3D	= 3	; 
                 .equ	ADC4D	= 4	; 
                 .equ	ADC5D	= 5	; 
                 .equ	ADC6D	= 6	; 
                 .equ	ADC7D	= 7	; 
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK1 - Timer/Counter1 Interrupt Mask Register
                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1A	= 1	; Timer/Counter1 Output Compare A Match Interrupt Enable
                 .equ	OCIE1B	= 2	; Timer/Counter1 Output Compare B Match Interrupt Enable
                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; TIFR1 - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                 .equ	OCF1A	= 1	; Timer/Counter1 Output Compare A Match Flag
                 .equ	OCF1B	= 2	; Timer/Counter1 Output Compare B Match Flag
                 .equ	ICF1	= 5	; Timer/Counter1 Input Capture Flag
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Pulse Width Modulator Select Bit 0
                 .equ	PWM10	= WGM10	; For compatibility
                 .equ	WGM11	= 1	; Pulse Width Modulator Select Bit 1
                 .equ	PWM11	= WGM11	; For compatibility
                 .equ	COM1B0	= 4	; Comparet Ouput Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Clock Select bit 0
                 .equ	CS11	= 1	; Clock Select 1 bit 1
                 .equ	CS12	= 2	; Clock Select1 bit 2
                 .equ	WGM12	= 3	; Waveform Generation Mode Bit 2
                 .equ	CTC1	= WGM12	; For compatibility
                 .equ	WGM13	= 4	; Waveform Generation Mode Bit 3
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 ; TCCR1C - Timer/Counter1 Control Register C
                 .equ	FOC1B	= 6	; Force Output Compare for Channel B
                 .equ	FOC1A	= 7	; Force Output Compare for Channel A
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEARH - EEPROM Address Register Low Byte
                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                 .equ	EEAR10	= 2	; EEPROM Read/Write Access Bit 10
                 .equ	EEAR11	= 3	; EEPROM Read/Write Access Bit 11
                 
                 ; EEARL - EEPROM Address Register Low Byte
                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                 
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEPE	= 1	; EEPROM Write Enable
                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                 
                 
                 ; ***** TWI **************************
                 ; TWAMR - TWI (Slave) Address Mask Register
                 .equ	TWAM0	= 1	; 
                 .equ	TWAMR0	= TWAM0	; For compatibility
                 .equ	TWAM1	= 2	; 
                 .equ	TWAMR1	= TWAM1	; For compatibility
                 .equ	TWAM2	= 3	; 
                 .equ	TWAMR2	= TWAM2	; For compatibility
                 .equ	TWAM3	= 4	; 
                 .equ	TWAMR3	= TWAM3	; For compatibility
                 .equ	TWAM4	= 5	; 
                 .equ	TWAMR4	= TWAM4	; For compatibility
                 .equ	TWAM5	= 6	; 
                 .equ	TWAMR5	= TWAM5	; For compatibility
                 .equ	TWAM6	= 7	; 
                 .equ	TWAMR6	= TWAM6	; For compatibility
                 
                 ; TWBR - TWI Bit Rate register
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 
                 ; TWSR - TWI Status Register
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS3	= 3	; TWI Status
                 .equ	TWS4	= 4	; TWI Status
                 .equ	TWS5	= 5	; TWI Status
                 .equ	TWS6	= 6	; TWI Status
                 .equ	TWS7	= 7	; TWI Status
                 
                 ; TWDR - TWI Data register
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** USART1 ***********************
                 ; UDR1 - USART I/O Data Register
                 .equ	UDR1_0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR1_1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR1_2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR1_3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR1_4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR1_5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR1_6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR1_7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR1A - USART Control and Status Register A
                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                 .equ	U2X1	= 1	; Double the USART transmission speed
                 .equ	UPE1	= 2	; Parity Error
                 .equ	DOR1	= 3	; Data overRun
                 .equ	FE1	= 4	; Framing Error
                 .equ	UDRE1	= 5	; USART Data Register Empty
                 .equ	TXC1	= 6	; USART Transmitt Complete
                 .equ	RXC1	= 7	; USART Receive Complete
                 
                 ; UCSR1B - USART Control and Status Register B
                 .equ	TXB81	= 0	; Transmit Data Bit 8
                 .equ	RXB81	= 1	; Receive Data Bit 8
                 .equ	UCSZ12	= 2	; Character Size
                 .equ	TXEN1	= 3	; Transmitter Enable
                 .equ	RXEN1	= 4	; Receiver Enable
                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR1C - USART Control and Status Register C
                 .equ	UCPOL1	= 0	; Clock Polarity
                 .equ	UCSZ10	= 1	; Character Size
                 .equ	UCPHA1	= UCSZ10	; For compatibility
                 .equ	UCSZ11	= 2	; Character Size
                 .equ	UDORD1	= UCSZ11	; For compatibility
                 .equ	USBS1	= 3	; Stop Bit Select
                 .equ	UPM10	= 4	; Parity Mode Bit 0
                 .equ	UPM11	= 5	; Parity Mode Bit 1
                 .equ	UMSEL10	= 6	; USART Mode Select
                 .equ	UMSEL11	= 7	; USART Mode Select
                 
                 ; UBRR1H - USART Baud Rate Register High Byte
                 .equ	UBRR_8	= 0	; USART Baud Rate Register bit 8
                 .equ	UBRR_9	= 1	; USART Baud Rate Register bit 9
                 .equ	UBRR_10	= 2	; USART Baud Rate Register bit 10
                 .equ	UBRR_11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR1L - USART Baud Rate Register Low Byte
                 .equ	UBRR_0	= 0	; USART Baud Rate Register bit 0
                 .equ	UBRR_1	= 1	; USART Baud Rate Register bit 1
                 .equ	UBRR_2	= 2	; USART Baud Rate Register bit 2
                 .equ	UBRR_3	= 3	; USART Baud Rate Register bit 3
                 .equ	UBRR_4	= 4	; USART Baud Rate Register bit 4
                 .equ	UBRR_5	= 5	; USART Baud Rate Register bit 5
                 .equ	UBRR_6	= 6	; USART Baud Rate Register bit 6
                 .equ	UBRR_7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                 .equ	IVSEL	= 1	; Interrupt Vector Select
                 .equ	PUD	= 4	; Pull-up disable
                 .equ	BODSE	= 5	; BOD Power Down in Sleep Enable
                 .equ	BODS	= 6	; BOD Power Down in Sleep
                 ;.equ	JTD	= 7	; JTAG Interface Disable
                 
                 ; MCUSR - MCU Status Register
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                 
                 ; CLKPR - 
                 .equ	CLKPS0	= 0	; 
                 .equ	CLKPS1	= 1	; 
                 .equ	CLKPS2	= 2	; 
                 .equ	CLKPS3	= 3	; 
                 .equ	CLKPCE	= 7	; 
                 
                 ; SMCR - Sleep Mode Control Register
                 .equ	SE	= 0	; Sleep Enable
                 .equ	SM0	= 1	; Sleep Mode Select bit 0
                 .equ	SM1	= 2	; Sleep Mode Select bit 1
                 .equ	SM2	= 3	; Sleep Mode Select bit 2
                 
                 ; GPIOR2 - General Purpose IO Register 2
                 .equ	GPIOR20	= 0	; General Purpose IO Register 2 bit 0
                 .equ	GPIOR21	= 1	; General Purpose IO Register 2 bit 1
                 .equ	GPIOR22	= 2	; General Purpose IO Register 2 bit 2
                 .equ	GPIOR23	= 3	; General Purpose IO Register 2 bit 3
                 .equ	GPIOR24	= 4	; General Purpose IO Register 2 bit 4
                 .equ	GPIOR25	= 5	; General Purpose IO Register 2 bit 5
                 .equ	GPIOR26	= 6	; General Purpose IO Register 2 bit 6
                 .equ	GPIOR27	= 7	; General Purpose IO Register 2 bit 7
                 
                 ; GPIOR1 - General Purpose IO Register 1
                 .equ	GPIOR10	= 0	; General Purpose IO Register 1 bit 0
                 .equ	GPIOR11	= 1	; General Purpose IO Register 1 bit 1
                 .equ	GPIOR12	= 2	; General Purpose IO Register 1 bit 2
                 .equ	GPIOR13	= 3	; General Purpose IO Register 1 bit 3
                 .equ	GPIOR14	= 4	; General Purpose IO Register 1 bit 4
                 .equ	GPIOR15	= 5	; General Purpose IO Register 1 bit 5
                 .equ	GPIOR16	= 6	; General Purpose IO Register 1 bit 6
                 .equ	GPIOR17	= 7	; General Purpose IO Register 1 bit 7
                 
                 ; GPIOR0 - General Purpose IO Register 0
                 .equ	GPIOR00	= 0	; General Purpose IO Register 0 bit 0
                 .equ	GPIOR01	= 1	; General Purpose IO Register 0 bit 1
                 .equ	GPIOR02	= 2	; General Purpose IO Register 0 bit 2
                 .equ	GPIOR03	= 3	; General Purpose IO Register 0 bit 3
                 .equ	GPIOR04	= 4	; General Purpose IO Register 0 bit 4
                 .equ	GPIOR05	= 5	; General Purpose IO Register 0 bit 5
                 .equ	GPIOR06	= 6	; General Purpose IO Register 0 bit 6
                 .equ	GPIOR07	= 7	; General Purpose IO Register 0 bit 7
                 
                 ; PRR0 - Power Reduction Register0
                 .equ	PRADC	= 0	; Power Reduction ADC
                 .equ	PRUSART0	= 1	; Power Reduction USART 0
                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                 .equ	PRUSART1	= 4	; Power Reduction USART 1
                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                 .equ	PRTWI	= 7	; Power Reduction TWI
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	CKOUT	= 6	; Clock output
                 .equ	CKDIV8	= 7	; Divide clock by 8
                 
                 ; HIGH fuse bits
                 .equ	BOOTRST	= 0	; Select Reset Vector
                 .equ	BOOTSZ0	= 1	; Select Boot Size
                 .equ	BOOTSZ1	= 2	; Select Boot Size
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	WDTON	= 4	; Watchdog timer always on
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	JTAGEN	= 6	; Enable JTAG
                 .equ	OCDEN	= 7	; Enable OCD
                 
                 ; EXTENDED fuse bits
                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0x7fff	; Note: Word address
                 .equ	IOEND	= 0x00ff
                 .equ	SRAM_START	= 0x0100
                 .equ	SRAM_SIZE	= 4096
                 .equ	RAMEND	= 0x10ff
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x07ff
                 .equ	EEPROMEND	= 0x07ff
                 .equ	EEADRBITS	= 11
                 #pragma AVRPART MEMORY PROG_FLASH 65536
                 #pragma AVRPART MEMORY EEPROM 2048
                 #pragma AVRPART MEMORY INT_SRAM SIZE 4096
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0x7000
                 .equ	NRWW_STOP_ADDR	= 0x7fff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0x6fff
                 .equ	PAGESIZE	= 128
                 .equ	FIRSTBOOTSTART	= 0x7e00
                 .equ	SECONDBOOTSTART	= 0x7c00
                 .equ	THIRDBOOTSTART	= 0x7800
                 .equ	FOURTHBOOTSTART	= 0x7000
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                 .equ	PCI0addr	= 0x0008	; Pin Change Interrupt Request 0
                 .equ	PCI1addr	= 0x000a	; Pin Change Interrupt Request 1
                 .equ	PCI2addr	= 0x000c	; Pin Change Interrupt Request 2
                 .equ	PCI3addr	= 0x000e	; Pin Change Interrupt Request 3
                 .equ	WDTaddr	= 0x0010	; Watchdog Time-out Interrupt
                 .equ	OC2Aaddr	= 0x0012	; Timer/Counter2 Compare Match A
                 .equ	OC2Baddr	= 0x0014	; Timer/Counter2 Compare Match B
                 .equ	OVF2addr	= 0x0016	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x0018	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x001a	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x001c	; Timer/Counter1 Compare Match B
                 .equ	OVF1addr	= 0x001e	; Timer/Counter1 Overflow
                 .equ	OC0Aaddr	= 0x0020	; Timer/Counter0 Compare Match A
                 .equ	OC0Baddr	= 0x0022	; Timer/Counter0 Compare Match B
                 .equ	OVF0addr	= 0x0024	; Timer/Counter0 Overflow
                 .equ	SPIaddr	= 0x0026	; SPI Serial Transfer Complete
                 .equ	URXC0addr	= 0x0028	; USART0, Rx Complete
                 .equ	UDRE0addr	= 0x002a	; USART0 Data register Empty
                 .equ	UTXC0addr	= 0x002c	; USART0, Tx Complete
                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                 .equ	ADCCaddr	= 0x0030	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x0032	; EEPROM Ready
                 .equ	TWIaddr	= 0x0034	; 2-wire Serial Interface
                 .equ	SPMRaddr	= 0x0036	; Store Program Memory Read
                 .equ	URXC1addr	= 0x0038	; USART1 RX complete
                 .equ	UDRE1addr	= 0x003a	; USART1 Data Register Empty
                 .equ	UTXC1addr	= 0x003c	; USART1 TX complete
                 
                 .equ	INT_VECTORS_SIZE	= 62	; size in words
                 
                 #endif  /* _M644PDEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 
                 
                  .include "m644Pdef.inc" 
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega644P.xml **********
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m644Pdef.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega644P
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega644P
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M644PDEF_INC_
                 #endif  /* _M644PDEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                  .LISTMAC
                  ;********************************************************
                  ;** Constants
                  ;********************************************************
                 
                  .equ DataBufferSize=SRAM_SIZE-64
                 
                  ;********************************************************
                  ;** Ports
                  ;********************************************************
                 
                  ;FT245RL
                  ;Use ports with adresses<0x20 for the FT245 to allow for most efficient communication
                  .EQU FT245_DataPort = PORTC
                  .equ FT245_DataPin = PINC
                  .equ FT245_DataDDR = DDRC
                 
                  .equ FT245_StatusPin=PIND
                  .equ FT245_StatusPort=PORTD
                  .equ FT245_StatusDDR=DDRD
                 
                  .equ FT245_TXEBit=6
                  .equ FT245_RXFBit=5
                  .equ FT245_WRBit=4
                  .equ FT245_RDBit=7
                 
                  ;Leds
                  .equ Led_DDR=DDRA
                  .equ Led_Port=PORTA
                  .equ Led0_Bit=0
                  .equ Led1_Bit=1
                 
                  ;WS2811 Data Line
                  .equ WS2811_DDR=DDRD
                  .equ WS2811_Port=PORTD
                  .equ WS2811_Bit=1;
                 
                 
                 
                  ;********************************************************
                  ;** Registers
                  ;********************************************************
                 
                  ;R17 is RTemp (defined in macros.inc)
                 
                  .def RBufferLoopCounter=R24
                  .def RBufferLoopCounterHigh=R25
                  
                  .def RCommandByte=R18
                  
                  .def RData=R0
                  
                  ;*******************************************************
                  ;** Calculated constants
                  ;*******************************************************
                  
                  
                 
                  ;*******************************************************
                  ;** Macros
                  ;*******************************************************
                  
                 
                  .include "macros.inc" 
                 
                  * Macros.inc
                  *
                  *  Created: 28.06.2013 12:22:25
                  *   Author: Tom
                  */ 
                 
                   ;Register fr RTemporre Werte
                  .def RTemp = r17
                 
                 
                 
                 .macro ReadPort  ;(Port, Register) 
                   .if @0 < 0x40
                 	in	@1, @0
                   .else
                   	lds	@1, @0
                   .endif
                 .endm
                 
                 .macro WritePort   ;(Port, Register)
                   .if @0 < 0x40
                 	out	@0, @1
                   .else
                   	sts	@0, @1
                   .endif
                 .endm
                 
                 
                 .macro WritePortValue ;(Port,Value)
                   ldi Rtemp,@1
                   WritePort @0, RTemp
                 .endm
                 
                 .MACRO SetPortBit ;(Port, Bit)
                         .if @0<0x20
                 		  sbi @0,@1
                 		.else
                 		  ReadPort @0,RTemp
                 		  ori RTemp,(1<<@1)
                 		  WritePort @0,RTemp
                 		.endif
                 .ENDMACRO
                 
                 .MACRO ClearPortBit ;(Port, Bit)
                         .if @0<0x20
                 		  cbi @0,@1
                 		.else
                 		  ReadPort @0,RTemp
                 		  andi RTemp,-(1<<@1)
                 		  WritePort @0,RTemp
                 		.endif
                 .ENDMACRO
                 
                 
                 
                  
                  .include "ProjectMacros.inc"
                 
                  * ProjectMacros.inc
                  *
                  *  Created: 28.06.2013 14:30:12
                  *   Author: Tom
                  */ 
                 
                 
                 .macro WaitUs ;(Number of microseconds)
                 	ldi RTemp,@0 ; 1 Takt
                     WaitUsLoop: ; Schleifenbeginn
                 	  nop	;1 
                 	  nop	;1
                 	  nop	;1
                 	  nop	;1
                 	  nop	;1 
                 	  nop	;1
                 	  nop	;1
                 	  nop	;1
                 	  nop	;1 
                 	  nop	;1
                 	  nop	;1
                 	  nop	;1
                 	  nop	;1 
                 	  nop	;1
                 	  nop	;1
                 	  nop	;1
                 	  nop	;1 = total 13 cycles
                 	  dec RTemp ; 1 Takte
                 	brne WaitUsLoop ; 2 Takte wenn nicht Null, 1 Takt bei Null
                 .endm
                 
                 
                 .macro FT245_ClearInputBuffer
                   nop
                   nop
                   sbic FT245_StatusPin, FT245_RxfBit
                   rjmp FT245_ClearInputBufferExit
                   FT245_ClearInputBufferLoop:
                   cbi FT245_StatusPort, FT245_RdBit
                   nop
                   nop
                   sbi FT245_StatusPort, FT245_RdBit
                   nop
                   nop
                   sbis FT245_StatusPin, FT245_RxfBit
                   rjmp FT245_ClearInputBufferLoop
                   FT245_ClearInputBufferExit:
                 .endm
                 
                 
                 .macro FT245_SetInput
                   //WritePortValue FT245_DataPort,0x00
                   WritePortValue FT245_DataDDR,0x00
                 .endm
                 
                 .macro FT245_SetOutput
                   WritePortValue FT245_DataDDR,0xff
                 .endm
                 
                 .macro FT245_WaitForRead
                   FT245_WaitForReadLoop:
                          sbic FT245_StatusPin, FT245_RxfBit
                 	 rjmp FT245_WaitForReadLoop
                 .endm
                 
                 
                 .macro FT245_ReadByte  ;(Register) 
                 
                 	 cbi FT245_StatusPort, FT245_RdBit
                 	 nop
                      nop
                 	 in @0, FT245_DataPin
                 	 sbi FT245_StatusPort, FT245_RdBit
                 .endm
                 
                 
                 
                 .macro FT245_WaitForWrite
                   FT245_WaitForWriteLoop:
                          sbic FT245_StatusPin, FT245_TxeBit
                 	 rjmp FT245_WaitForWriteLoop
                 .endm
                 
                 
                 .macro FT245_WriteByte;(Register)
                 
                 	 sbi FT245_StatusPort, FT245_WrBit
                 	 out FT245_DataPort,@0
                 	 cbi FT245_StatusPort, FT245_WrBit
                 .endm
                 
                 
                 .macro FT245_SendByte;(Register)
                   FT245_WaitForWrite
                   FT245_SetOutput
                   FT245_WriteByte @0
                   FT245_SetInput
                 .endm
                 
                 .macro FT245_SendAck
                   FT245_WaitForWrite
                   FT245_SetOutput
                   ldi RTemp,'A'
                   FT245_WriteByte RTemp
                   FT245_SetInput
                 .endm
                 
                 .macro FT245_SendNAck
                   FT245_WaitForWrite
                   FT245_SetOutput
                   ldi RTemp,'N'
                   FT245_WriteByte RTemp
                   FT245_SetInput
                 .endm
                 
                 
                 ;*********************************************
                 ;** Init
                 ;*********************************************
                 .CSEG
                 Init:	
                   ;Set IO direction for FT245 data port (input)
                +
                +
                +
000000 e010     +ldi Rtemp , 0x00
                +
                +  .if FT245_DataDDR < 0x40
000001 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0x00
                   FT245_SetInput
                 
                   ;Set IO Directtion for FT245 status connectors
                +
                +        .if FT245_StatusDDR < 0x20
000002 9a54     +sbi FT245_StatusDDR , FT245_WRBit
                +		.else 
                +ReadPort FT245_StatusDDR , RTemp
                   SetPortBit FT245_StatusDDR,FT245_WRBit
                +
                +        .if FT245_StatusDDR < 0x20
000003 9a57     +sbi FT245_StatusDDR , FT245_RDBit
                +		.else 
                +ReadPort FT245_StatusDDR , RTemp
                   SetPortBit FT245_StatusDDR,FT245_RDBit
                +
                +        .if FT245_StatusDDR < 0x20
000004 9855     +cbi FT245_StatusDDR , FT245_RxfBit
                +		.else 
                +ReadPort FT245_StatusDDR , RTemp
                   ClearPortBit FT245_StatusDDR,FT245_RxfBit
                +
                +        .if FT245_StatusDDR < 0x20
000005 9856     +cbi FT245_StatusDDR , FT245_TXEBit
                +		.else 
                +ReadPort FT245_StatusDDR , RTemp
                   ClearPortBit FT245_StatusDDR,FT245_TXEBit
                 
                   ;Set Rd and WR to initial values
                +
                +        .if FT245_StatusPort < 0x20
000006 9a5f     +sbi FT245_StatusPort , FT245_RDBit
                +		.else 
                +ReadPort FT245_StatusPort , RTemp
                   SetPortBit FT245_StatusPort,FT245_RDBit
                +
                +        .if FT245_StatusPort < 0x20
000007 9a5c     +sbi FT245_StatusPort , FT245_WRBit
                +		.else 
                +ReadPort FT245_StatusPort , RTemp
                   SetPortBit FT245_StatusPort,FT245_WRBit
                 
                 
                   
                   ;Empty input buffer
                +
000008 0000     +nop
000009 0000     +nop
00000a 994d     +sbic FT245_StatusPin , FT245_RxfBit
00000b c008     +rjmp FT245_ClearInputBufferExit
                +FT245_ClearInputBufferLoop :
00000c 985f     +cbi FT245_StatusPort , FT245_RdBit
00000d 0000     +nop
00000e 0000     +nop
00000f 9a5f     +sbi FT245_StatusPort , FT245_RdBit
000010 0000     +nop
000011 0000     +nop
000012 9b4d     +sbis FT245_StatusPin , FT245_RxfBit
000013 cff8     +rjmp FT245_ClearInputBufferLoop
                +FT245_ClearInputBufferExit :
                   FT245_ClearInputBuffer
                   
                   ;Set led port bits to output & turn leds off
                +
                +        .if Led_DDR < 0x20
000014 9a08     +sbi Led_DDR , Led0_Bit
                +		.else 
                +ReadPort Led_DDR , RTemp
                   SetPortBit Led_DDR,Led0_Bit
                +
                +        .if Led_DDR < 0x20
000015 9a09     +sbi Led_DDR , Led1_Bit
                +		.else 
                +ReadPort Led_DDR , RTemp
                   SetPortBit Led_DDR,Led1_Bit
                +
                +        .if Led_Port < 0x20
000016 9a10     +sbi Led_Port , Led0_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                   SetPortBit Led_Port,Led0_Bit
                +
                +        .if Led_Port < 0x20
000017 9a11     +sbi Led_Port , Led1_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                   SetPortBit Led_Port,Led1_Bit
                 
                   ;Set IO direction to output for WS2811 connector
                +
                +        .if WS2811_DDR < 0x20
000018 9a51     +sbi WS2811_DDR , WS2811_Bit
                +		.else 
                +ReadPort WS2811_DDR , RTemp
                   SetPortBit WS2811_DDR,WS2811_Bit
                +
                +        .if WS2811_Port < 0x20
000019 9859     +cbi WS2811_Port , WS2811_Bit
                +		.else 
                +ReadPort WS2811_Port , RTemp
                   ClearPortBit WS2811_Port,WS2811_Bit
                   
                   Main:
                +
                +FT245_WaitForReadLoop :
00001a 994d     +sbic FT245_StatusPin , FT245_RxfBit
00001b cffe     +rjmp FT245_WaitForReadLoop
                      FT245_WaitForRead
                 	 
                +
                +
00001c 985f     +cbi FT245_StatusPort , FT245_RdBit
00001d 0000     +nop
00001e 0000     +nop
00001f b126     +in RCommandByte , FT245_DataPin
000020 9a5f     +sbi FT245_StatusPort , FT245_RdBit
                 	 FT245_ReadByte RCommandByte
                 
                 	 //FT245_SendByte RCommandByte
000021 d001      	 RCall Processcommand
                 
000022 cff7        rjmp Main
                 
                 
                 
                 
                   ProcessCommand:
000023 5421          subi RCommandByte,MinCommandByte
000024 3128      	cpi RCommandByte,(MaxCommandByte-MinCommandByte-1)
000025 f430      	brsh ProcessCommand_NoValidCommand
000026 e2ed      	ldi ZL,low(ProcessCommandJumps);
000027 e0f0      	ldi ZH,high(ProcessCommandJumps);
000028 0fe2      	add ZL,RCommandByte
000029 e020      	ldi RCommandByte,0
00002a 1ff2      	adc ZH,RCommandByte
00002b 9409      	ijmp
                 
                   ProcessCommand_NoValidCommand:
00002c c01a        rjmp UnknownCommand
                 
                   ;Use RJMP for the process command jumps. If the JMP statement has to be used to accomodate longer jumps, 
                   ;the added command byte value has to be shifted left one position to support the JMP statement (4 byte vs 2 bytes) 
                   ;and the calculation for MaxCommandByte has to be adjusted as well.
                   ;The procedures called in the following section must all end with Ret
                   ProcessCommandJumps:   
00002d c019          rjmp UnknownCommand		;A
00002e c018      	rjmp UnknownCommand		;B
00002f c022          rjmp ClearDataBuffer	;C
000030 c016          rjmp UnknownCommand		;D
000031 c015          rjmp UnknownCommand		;E
000032 c014          rjmp UnknownCommand		;F
000033 c013          rjmp UnknownCommand		;G
000034 c012          rjmp UnknownCommand		;H
000035 c011          rjmp UnknownCommand		;I
000036 c010          rjmp UnknownCommand		;J
000037 c00f          rjmp UnknownCommand		;K
000038 c00e          rjmp UnknownCommand		;L
000039 c00d          rjmp UnknownCommand		;M
00003a c00c          rjmp UnknownCommand		;N
00003b c054          rjmp OutputData			;O
00003c c00a          rjmp UnknownCommand		;P
00003d c009          rjmp UnknownCommand		;Q
00003e c028          rjmp ReceiveData		;R
00003f c007          rjmp UnknownCommand		;S
000040 c006          rjmp UnknownCommand		;T
000041 c005          rjmp UnknownCommand		;U
000042 c004          rjmp UnknownCommand		;V
000043 c003          rjmp UnknownCommand		;W
000044 c002          rjmp UnknownCommand		;X
000045 c001          rjmp UnknownCommand		;Y
000046 c000          rjmp UnknownCommand		;Z
                     
                   ;The folowing label must follow immediately after the jump statements. It is used to detemine the max command number  
                   ProcessCommandJumpsEnd:
                   .equ MinCommandByte = 'A'
                   .equ MaxCommandByte = 'Z'
                 
                 
                 ;Is called when a unknown command byte has been received
                 UnknownCommand:
                +
                +
                +FT245_WaitForWriteLoop :
000047 994e     +sbic FT245_StatusPin , FT245_TxeBit
000048 cffe     +rjmp FT245_WaitForWriteLoop
                +FT245_WaitForWrite
                +
                +
000049 ef1f     +ldi Rtemp , 0xff
                +
                +  .if FT245_DataDDR < 0x40
00004a b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0xff
                +FT245_SetOutput
00004b e41e     +ldi RTemp , 'N'
                +
                +
00004c 9a5c     +sbi FT245_StatusPort , FT245_WrBit
00004d b918     +out FT245_DataPort , RTemp
00004e 985c     +cbi FT245_StatusPort , FT245_WrBit
                +FT245_WriteByte RTemp
                +
                +
                +
00004f e010     +ldi Rtemp , 0x00
                +
                +  .if FT245_DataDDR < 0x40
000050 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0x00
                +FT245_SetInput
                   FT245_SendNack
000051 9508      ret
                 
                 ;Clears the data buffer
                 ClearDataBuffer:
                +
                +        .if Led_Port < 0x20
000052 9a10     +sbi Led_Port , Led0_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                   SetPortBit Led_Port,Led0_Bit
                    
                +
                +
                +FT245_WaitForWriteLoop :
000053 994e     +sbic FT245_StatusPin , FT245_TxeBit
000054 cffe     +rjmp FT245_WaitForWriteLoop
                +FT245_WaitForWrite
                +
                +
000055 ef1f     +ldi Rtemp , 0xff
                +
                +  .if FT245_DataDDR < 0x40
000056 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0xff
                +FT245_SetOutput
000057 e411     +ldi RTemp , 'A'
                +
                +
000058 9a5c     +sbi FT245_StatusPort , FT245_WrBit
000059 b918     +out FT245_DataPort , RTemp
00005a 985c     +cbi FT245_StatusPort , FT245_WrBit
                +FT245_WriteByte RTemp
                +
                +
                +
00005b e010     +ldi Rtemp , 0x00
                +
                +  .if FT245_DataDDR < 0x40
00005c b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0x00
                +FT245_SetInput
                   FT245_SendAck
00005d e0b1        LDI XH,HIGH(DataBuffer)
00005e e0a0        LDI XL,LOW(DataBuffer)
                 
00005f e09f        ldi RBufferLoopCounterHigh,HIGH(DataBufferSize) 
000060 ec80        ldi RBufferLoopCounter,LOW(DataBufferSize)
                 
000061 e010        ldi Rtemp,0
                   ClearDataBufferLoop: 
000062 931d           ST X+,RTemp
000063 9701      	 sbiw RBufferLoopCounter,1
000064 f7e9         brne ClearDataBufferLoop 
                 
                +
                +        .if Led_Port < 0x20
000065 9810     +cbi Led_Port , Led0_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                   ClearPortBit Led_Port,Led0_Bit
                 
000066 9508      ret
                 
                 //Receives data from the FT245
                 ReceiveData:
                +
                +        .if Led_Port < 0x20
000067 9a10     +sbi Led_Port , Led0_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                   SetPortBit Led_Port,Led0_Bit
                   //Read number of bytes to receive
                +
                +FT245_WaitForReadLoop :
000068 994d     +sbic FT245_StatusPin , FT245_RxfBit
000069 cffe     +rjmp FT245_WaitForReadLoop
                   FT245_WaitForRead
                +
                +
00006a 985f     +cbi FT245_StatusPort , FT245_RdBit
00006b 0000     +nop
00006c 0000     +nop
00006d b196     +in RBufferLoopCounterHigh , FT245_DataPin
00006e 9a5f     +sbi FT245_StatusPort , FT245_RdBit
                   FT245_ReadByte RBufferLoopCounterHigh
00006f 0000        nop
000070 0000        nop
                +
                +FT245_WaitForReadLoop :
000071 994d     +sbic FT245_StatusPin , FT245_RxfBit
000072 cffe     +rjmp FT245_WaitForReadLoop
                   FT245_WaitForRead
                +
                +
000073 985f     +cbi FT245_StatusPort , FT245_RdBit
000074 0000     +nop
000075 0000     +nop
000076 b186     +in RBufferLoopCounter , FT245_DataPin
000077 9a5f     +sbi FT245_StatusPort , FT245_RdBit
                   FT245_ReadByte RBufferLoopCounter
                       
                 
                     //Load starting address of data buffer
000078 e0b1        LDI XH,HIGH(DataBuffer)
000079 e0a0        LDI XL,LOW(DataBuffer)
                 
                   ReceiveData_Loop:
                +
                +FT245_WaitForReadLoop :
00007a 994d     +sbic FT245_StatusPin , FT245_RxfBit
00007b cffe     +rjmp FT245_WaitForReadLoop
                     FT245_WaitForRead
                +
                +
00007c 985f     +cbi FT245_StatusPort , FT245_RdBit
00007d 0000     +nop
00007e 0000     +nop
00007f b006     +in RData , FT245_DataPin
000080 9a5f     +sbi FT245_StatusPort , FT245_RdBit
                     FT245_ReadByte RData
000081 920d      	st x+,RData
                   //     FT245_SendByte RData
                   //    FT245_SendByte RBufferLoopCounterHigh
                 //	  FT245_SendByte RBufferLoopCounter
                   
000082 9701        sbiw RBufferLoopCounter,1
000083 f7b1        brne ReceiveData_Loop 
                +
                +
                +FT245_WaitForWriteLoop :
000084 994e     +sbic FT245_StatusPin , FT245_TxeBit
000085 cffe     +rjmp FT245_WaitForWriteLoop
                +FT245_WaitForWrite
                +
                +
000086 ef1f     +ldi Rtemp , 0xff
                +
                +  .if FT245_DataDDR < 0x40
000087 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0xff
                +FT245_SetOutput
000088 e411     +ldi RTemp , 'A'
                +
                +
000089 9a5c     +sbi FT245_StatusPort , FT245_WrBit
00008a b918     +out FT245_DataPort , RTemp
00008b 985c     +cbi FT245_StatusPort , FT245_WrBit
                +FT245_WriteByte RTemp
                +
                +
                +
00008c e010     +ldi Rtemp , 0x00
                +
                +  .if FT245_DataDDR < 0x40
00008d b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0x00
                +FT245_SetInput
                   FT245_SendAck
                 
                +
                +        .if Led_Port < 0x20
00008e 9810     +cbi Led_Port , Led0_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                   ClearPortBit Led_Port,Led0_Bit
                 
00008f 9508      ret
                 
                 
                 ;Sends data to the WS2811 based Led strip. Expects 2 bytes with the number of bytes to be sent (high byte first, low byte second)
                 OutputData:
                +
                +        .if Led_Port < 0x20
000090 9a10     +sbi Led_Port , Led0_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                     SetPortBit Led_Port,Led0_Bit
                   //Read number of bytes to send
                +
                +FT245_WaitForReadLoop :
000091 994d     +sbic FT245_StatusPin , FT245_RxfBit
000092 cffe     +rjmp FT245_WaitForReadLoop
                   FT245_WaitForRead
                +
                +
000093 985f     +cbi FT245_StatusPort , FT245_RdBit
000094 0000     +nop
000095 0000     +nop
000096 b196     +in RBufferLoopCounterHigh , FT245_DataPin
000097 9a5f     +sbi FT245_StatusPort , FT245_RdBit
                   FT245_ReadByte RBufferLoopCounterHigh
000098 0000        nop
000099 0000        nop
                +
                +FT245_WaitForReadLoop :
00009a 994d     +sbic FT245_StatusPin , FT245_RxfBit
00009b cffe     +rjmp FT245_WaitForReadLoop
                   FT245_WaitForRead
                +
                +
00009c 985f     +cbi FT245_StatusPort , FT245_RdBit
00009d 0000     +nop
00009e 0000     +nop
00009f b186     +in RBufferLoopCounter , FT245_DataPin
0000a0 9a5f     +sbi FT245_StatusPort , FT245_RdBit
                   FT245_ReadByte RBufferLoopCounter
                 
                 
                   //Load starting address of data buffer
0000a1 e0b1        LDI XH,HIGH(DataBuffer)
0000a2 e0a0        LDI XL,LOW(DataBuffer)
                 
                 
                 	Channel_loop_800:
0000a3 900d      		ld RData,x+                                                ;1 to 3 (likely 2)
0000a4 0000      		nop			                                            ;1
                 
                 		;-------- Bit0
0000a5 0c00      		lsl RData                                                  ;1
0000a6 f460      		brcc Bit0_0_800                                         ;1 or 2 on branch
                 
                 
                 		Bit0_1_800:
0000a7 0000      		NOP                                                     ;1 extra cycle since the previous branch uses 2 cycles on branch
                 
0000a8 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2  High 10 cycles
0000a9 0000      		nop                                                     ;1
0000aa 0000      		nop                                                     ;1
0000ab 0000      		nop                                                     ;1
0000ac 0000      		nop                                                     ;1
0000ad 0000      		NOP                                                     ;1
0000ae 0000      		NOP                                                     ;1
0000af 0000      		NOP                                                     ;1
0000b0 0000      		NOP                                                     ;1
                 
0000b1 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
0000b2 c00c      		rjmp Bit0_Tail_800                                      ;2
                 
                 		Bit0_0_800:
0000b3 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2   High 4 cycles
0000b4 0000      		nop                                                     ;1
0000b5 0000      		NOP                                                     ;1
                 
0000b6 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
0000b7 0000      		NOP                                                     ;1
0000b8 0000      		NOP                                                     ;1
0000b9 0000      		NOP                                                     ;1
0000ba 0000      		NOP                                                     ;1
0000bb 0000      		NOP                                                     ;1
0000bc 0000      		NOP                                                     ;1
0000bd 0000      		NOP                                                     ;1
0000be 0000      		NOP                                                     ;1
                 
                 		Bit0_tail_800:
0000bf 0000      		Nop                                                     ;1
0000c0 0000      		NOP                                                     ;1
0000c1 0000      		NOP                                                     ;1
                 
                 			;-------- Bit1
0000c2 0c00      		lsl RData                                                  ;1
0000c3 f460      		brcc Bit1_0_800                                         ;1 or 2 on branch
                 
                 
                 		Bit1_1_800:
0000c4 0000      		NOP                                                     ;1 extra cycle since the previous branch uses 2 cycles on branch
                 
0000c5 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2  High 10 cycles
0000c6 0000      		nop                                                     ;1
0000c7 0000      		nop                                                     ;1
0000c8 0000      		nop                                                     ;1
0000c9 0000      		nop                                                     ;1
0000ca 0000      		NOP                                                     ;1
0000cb 0000      		NOP                                                     ;1
0000cc 0000      		NOP                                                     ;1
0000cd 0000      		NOP                                                     ;1
                 
0000ce 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
0000cf c00c      		rjmp Bit1_Tail_800                                      ;2
                 
                 		Bit1_0_800:
0000d0 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2   High 4 cycles
0000d1 0000      		nop                                                     ;1
0000d2 0000      		NOP                                                     ;1
                 
0000d3 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
0000d4 0000      		NOP                                                     ;1
0000d5 0000      		NOP                                                     ;1
0000d6 0000      		NOP                                                     ;1
0000d7 0000      		NOP                                                     ;1
0000d8 0000      		NOP                                                     ;1
0000d9 0000      		NOP                                                     ;1
0000da 0000      		NOP                                                     ;1
0000db 0000      		NOP                                                     ;1
                 
                 		Bit1_tail_800:
0000dc 0000      		Nop                                                     ;1
0000dd 0000      		NOP                                                     ;1
0000de 0000      		NOP                                                     ;1
                 
                 			   ;-------- Bit2
0000df 0c00      		lsl RData                                                  ;1
0000e0 f460      		brcc Bit2_0_800                                         ;1 or 2 on branch
                 
                 
                 		Bit2_1_800:
0000e1 0000      		NOP                                                     ;1 extra cycle since the previous branch uses 2 cycles on branch
                 
0000e2 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2  High 10 cycles
0000e3 0000      		nop                                                     ;1
0000e4 0000      		nop                                                     ;1
0000e5 0000      		nop                                                     ;1
0000e6 0000      		nop                                                     ;1
0000e7 0000      		NOP                                                     ;1
0000e8 0000      		NOP                                                     ;1
0000e9 0000      		NOP                                                     ;1
0000ea 0000      		NOP                                                     ;1
                 
0000eb 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
0000ec c00c      		rjmp Bit2_Tail_800                                      ;2
                 
                 		Bit2_0_800:
0000ed 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2   High 4 cycles
0000ee 0000      		nop                                                     ;1
0000ef 0000      		NOP                                                     ;1
                 
0000f0 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
0000f1 0000      		NOP                                                     ;1
0000f2 0000      		NOP                                                     ;1
0000f3 0000      		NOP                                                     ;1
0000f4 0000      		NOP                                                     ;1
0000f5 0000      		NOP                                                     ;1
0000f6 0000      		NOP                                                     ;1
0000f7 0000      		NOP                                                     ;1
0000f8 0000      		NOP                                                     ;1
                 
                 		Bit2_tail_800:
0000f9 0000      		Nop                                                     ;1
0000fa 0000      		NOP                                                     ;1
0000fb 0000      		NOP                                                     ;1
                 
                 
                 			;-------- bit3
0000fc 0c00      		lsl RData                                                  ;1
0000fd f460      		brcc bit3_0_800                                         ;1 or 2 on branch
                 
                 
                 		Bit3_1_800:
0000fe 0000      		NOP                                                     ;1 extra cycle since the previous branch uses 2 cycles on branch
                 
0000ff 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2  High 10 cycles
000100 0000      		nop                                                     ;1
000101 0000      		nop                                                     ;1
000102 0000      		nop                                                     ;1
000103 0000      		nop                                                     ;1
000104 0000      		NOP                                                     ;1
000105 0000      		NOP                                                     ;1
000106 0000      		NOP                                                     ;1
000107 0000      		NOP                                                     ;1
                 
000108 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
000109 c00c      		rjmp bit3_Tail_800                                      ;2
                 
                 		Bit3_0_800:
00010a 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2   High 4 cycles
00010b 0000      		nop                                                     ;1
00010c 0000      		NOP                                                     ;1
                 
00010d 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
00010e 0000      		NOP                                                     ;1
00010f 0000      		NOP                                                     ;1
000110 0000      		NOP                                                     ;1
000111 0000      		NOP                                                     ;1
000112 0000      		NOP                                                     ;1
000113 0000      		NOP                                                     ;1
000114 0000      		NOP                                                     ;1
000115 0000      		NOP                                                     ;1
                 
                 		Bit3_tail_800:
000116 0000      		Nop                                                     ;1
000117 0000      		NOP                                                     ;1
000118 0000      		NOP                                                     ;1
                 
                 
                 			;-------- bit4
000119 0c00      		lsl RData                                                  ;1
00011a f460      		brcc bit4_0_800                                         ;1 or 2 on branch
                 
                 
                 		Bit4_1_800:
00011b 0000      		NOP                                                     ;1 extra cycle since the previous branch uses 2 cycles on branch
                 
00011c 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2  High 10 cycles
00011d 0000      		nop                                                     ;1
00011e 0000      		nop                                                     ;1
00011f 0000      		nop                                                     ;1
000120 0000      		nop                                                     ;1
000121 0000      		NOP                                                     ;1
000122 0000      		NOP                                                     ;1
000123 0000      		NOP                                                     ;1
000124 0000      		NOP                                                     ;1
                 
000125 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
000126 c00c      		rjmp bit4_Tail_800                                      ;2
                 
                 		Bit4_0_800:
000127 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2   High 4 cycles
000128 0000      		nop                                                     ;1
000129 0000      		NOP                                                     ;1
                 
00012a 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
00012b 0000      		NOP                                                     ;1
00012c 0000      		NOP                                                     ;1
00012d 0000      		NOP                                                     ;1
00012e 0000      		NOP                                                     ;1
00012f 0000      		NOP                                                     ;1
000130 0000      		NOP                                                     ;1
000131 0000      		NOP                                                     ;1
000132 0000      		NOP                                                     ;1
                 
                 		Bit4_tail_800:
000133 0000      		Nop                                                     ;1
000134 0000      		NOP                                                     ;1
000135 0000      		NOP                                                     ;1
                 
                 
                 			;-------- bit5
000136 0c00      		lsl RData                                                  ;1
000137 f460      		brcc bit5_0_800                                         ;1 or 2 on branch
                 
                 
                 		Bit5_1_800:
000138 0000      		NOP                                                     ;1 extra cycle since the previous branch uses 2 cycles on branch
                 
000139 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2  High 10 cycles
00013a 0000      		nop                                                     ;1
00013b 0000      		nop                                                     ;1
00013c 0000      		nop                                                     ;1
00013d 0000      		nop                                                     ;1
00013e 0000      		NOP                                                     ;1
00013f 0000      		NOP                                                     ;1
000140 0000      		NOP                                                     ;1
000141 0000      		NOP                                                     ;1
                 
000142 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
000143 c00c      		rjmp bit5_Tail_800                                      ;2
                 
                 		Bit5_0_800:
000144 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2   High 4 cycles
000145 0000      		nop                                                     ;1
000146 0000      		NOP                                                     ;1
                 
000147 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
000148 0000      		NOP                                                     ;1
000149 0000      		NOP                                                     ;1
00014a 0000      		NOP                                                     ;1
00014b 0000      		NOP                                                     ;1
00014c 0000      		NOP                                                     ;1
00014d 0000      		NOP                                                     ;1
00014e 0000      		NOP                                                     ;1
00014f 0000      		NOP                                                     ;1
                 
                 		Bit5_tail_800:
000150 0000      		Nop                                                     ;1
000151 0000      		NOP                                                     ;1
000152 0000      		NOP                                                     ;1
                 
                 			   ;-------- bit6
000153 0c00      		lsl RData                                                  ;1
000154 f460      		brcc bit6_0_800                                         ;1 or 2 on branch
                 
                 
                 		Bit6_1_800:
000155 0000      		NOP                                                     ;1 extra cycle since the previous branch uses 2 cycles on branch
                 
000156 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2  High 10 cycles
000157 0000      		nop                                                     ;1
000158 0000      		nop                                                     ;1
000159 0000      		nop                                                     ;1
00015a 0000      		nop                                                     ;1
00015b 0000      		NOP                                                     ;1
00015c 0000      		NOP                                                     ;1
00015d 0000      		NOP                                                     ;1
00015e 0000      		NOP                                                     ;1
                 
00015f 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
000160 c00c      		rjmp bit6_Tail_800                                      ;2
                 
                 		Bit6_0_800:
000161 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2   High 4 cycles
000162 0000      		nop                                                     ;1
000163 0000      		NOP                                                     ;1
                 
000164 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
000165 0000      		NOP                                                     ;1
000166 0000      		NOP                                                     ;1
000167 0000      		NOP                                                     ;1
000168 0000      		NOP                                                     ;1
000169 0000      		NOP                                                     ;1
00016a 0000      		NOP                                                     ;1
00016b 0000      		NOP                                                     ;1
00016c 0000      		NOP                                                     ;1
                 
                 		Bit6_tail_800:
00016d 0000      		Nop                                                     ;1
00016e 0000      		NOP                                                     ;1
00016f 0000      		NOP                                                     ;1
                 
                 			;-------- bit7
000170 0c00      		lsl RData                                                  ;1
000171 f490      		brcc bit7_0_800                                         ;1 or 2 on branch
                 
                 
                 		Bit7_1_800:
000172 0000      		NOP                                                     ;1 extra cycle since the previous branch uses 2 cycles on branch
                 
000173 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2  High 10 cycles
                 
000174 9701      		SBIW r24,1                                              ;2
000175 f039      		breq bit7_islasthighbit_800                             ;1 or 2 on branch
                 
000176 0000      		NOP                                                     ;1
000177 0000      		NOP                                                     ;1
000178 0000      		NOP                                                     ;1
000179 0000      		NOP                                                     ;1
00017a 0000      		NOP                                                     ;1
00017b 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
                 
                 
00017c cf26      		Rjmp CHANNEL_LOOP_800                                   ;2
                 
                 		Bit7_islasthighbit_800:
00017d 0000      		NOP                                                     ;1
00017e 0000      		NOP                                                     ;1
00017f 0000      		NOP                                                     ;1
000180 0000      		NOP
000181 0000      		NOP                                                     ;2
000182 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
                 
000183 c00a      		rjmp leave_loop_800                                     ;2
                 
                 
                 		Bit7_0_800:
000184 9a59      		Sbi WS2811_Port, WS2811_Bit                                           ;2   High 4 cycles
000185 0000      		nop                                                     ;1
000186 0000      		NOP                                                     ;1
                 
000187 9859      		cbi WS2811_Port, WS2811_Bit                                           ;2  Low
                 
000188 0000      		NOP                                                     ;1
000189 0000      		NOP                                                     ;1
00018a 0000      		NOP                                                     ;1
                 
00018b 9701      		SBIW RBufferLoopCounter,1                               ;2
00018c f009      		breq Leave_loop_800                                     ;1 or 2 on branch
                 
00018d cf15      		RJMP CHANNEL_LOOP_800                                   ;2
                 
                 
                     Leave_loop_800:
                 
                +
                +
                +FT245_WaitForWriteLoop :
00018e 994e     +sbic FT245_StatusPin , FT245_TxeBit
00018f cffe     +rjmp FT245_WaitForWriteLoop
                +FT245_WaitForWrite
                +
                +
000190 ef1f     +ldi Rtemp , 0xff
                +
                +  .if FT245_DataDDR < 0x40
000191 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0xff
                +FT245_SetOutput
000192 e411     +ldi RTemp , 'A'
                +
                +
000193 9a5c     +sbi FT245_StatusPort , FT245_WrBit
000194 b918     +out FT245_DataPort , RTemp
000195 985c     +cbi FT245_StatusPort , FT245_WrBit
                +FT245_WriteByte RTemp
                +
                +
                +
000196 e010     +ldi Rtemp , 0x00
                +
                +  .if FT245_DataDDR < 0x40
000197 b917     +out FT245_DataDDR , RTemp
                +  .else 
                +sts FT245_DataDDR , RTemp
                +WritePort FT245_DataDDR , RTemp
                +WritePortValue FT245_DataDDR , 0x00
                +FT245_SetInput
                     FT245_SendAck
                 
                +
000198 e411     +ldi RTemp , 65
                +WaitUsLoop :
000199 0000     +nop
00019a 0000     +nop
00019b 0000     +nop
00019c 0000     +nop
00019d 0000     +nop
00019e 0000     +nop
00019f 0000     +nop
0001a0 0000     +nop
0001a1 0000     +nop
0001a2 0000     +nop
0001a3 0000     +nop
0001a4 0000     +nop
0001a5 0000     +nop
0001a6 0000     +nop
0001a7 0000     +nop
0001a8 0000     +nop
0001a9 0000     +nop
0001aa 951a     +dec RTemp
0001ab f769     +brne WaitUsLoop
                     WaitUs 65
                +
                +        .if Led_Port < 0x20
0001ac 9810     +cbi Led_Port , Led0_Bit
                +		.else 
                +ReadPort Led_Port , RTemp
                     ClearPortBit Led_Port,Led0_Bit
                 
0001ad 9508      ret
                 
                 
                 
                 
                 .DSEG
                 
000100           DataBuffer: .BYTE DataBufferSize
                  


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega644P" register use summary:
r0 :  11 r1 :   0 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:  30 r18:   6 r19:   0 r20:   0 r21:   0 r22:   0 r23:   0 
r24:   7 r25:   3 r26:   3 r27:   3 r28:   0 r29:   0 r30:   2 r31:   2 
x  :   3 y  :   0 z  :   0 
Registers used: 10 out of 35 (28.6%)

"ATmega644P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   1 add   :   1 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   8 brcs  :   0 break :   0 breq  :   2 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   3 brpl  :   0 brsh  :   1 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :  34 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :   1 cpse  :   0 dec   :   1 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   1 in    :   6 inc   :   0 jmp   :   0 
ld    :   1 ldd   :   0 ldi   :  26 lds   :   0 lpm   :   0 lsl   :   8 
lsr   :   0 mov   :   0 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   : 210 or    :   0 ori   :   0 out   :  13 pop   :   0 
push  :   0 rcall :   1 ret   :   4 reti  :   0 rjmp  :  50 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  39 sbic  :  11 sbis  :   1 
sbiw  :   4 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   2 std   :   0 sts   :   0 
sub   :   0 subi  :   1 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 25 out of 113 (22.1%)

"ATmega644P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00035c    860      0    860   65536   1.3%
[.dseg] 0x000100 0x0010c0      0   4032   4032    4096  98.4%
[.eseg] 0x000000 0x000000      0      0      0    2048   0.0%

Assembly complete, 0 errors, 0 warnings
