// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_HH_
#define _gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s.h"
#include "dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s.h"
#include "sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s.h"
#include "tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s.h"
#include "myproject_mul_mul_18s_18s_28_1_1.h"
#include "myproject_mul_mul_19s_18s_28_1_1.h"
#include "myproject_mac_muladd_18s_18s_28s_28_1_1.h"

namespace ap_rtl {

struct gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > reset_state;
    sc_in< sc_lv<18> > data_0_V_read;
    sc_in< sc_lv<18> > data_1_V_read;
    sc_in< sc_lv<18> > data_2_V_read;
    sc_in< sc_lv<18> > data_3_V_read;
    sc_in< sc_lv<18> > data_4_V_read;
    sc_in< sc_lv<18> > data_5_V_read;
    sc_out< sc_lv<18> > ap_return_0;
    sc_out< sc_lv<18> > ap_return_1;
    sc_out< sc_lv<18> > ap_return_2;
    sc_out< sc_lv<18> > ap_return_3;
    sc_out< sc_lv<18> > ap_return_4;


    // Module declarations
    gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s(sc_module_name name);
    SC_HAS_PROCESS(gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s);

    ~gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s();

    sc_trace_file* mVcdFile;

    dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s* grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94;
    dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s* grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110;
    sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s* grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119;
    tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s* grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U180;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U181;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U182;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U183;
    myproject_mul_mul_18s_18s_28_1_1<1,1,18,18,28>* myproject_mul_mul_18s_18s_28_1_1_U184;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U185;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U186;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U187;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U188;
    myproject_mul_mul_19s_18s_28_1_1<1,1,19,18,28>* myproject_mul_mul_19s_18s_28_1_1_U189;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U190;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U191;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U192;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U193;
    myproject_mac_muladd_18s_18s_28s_28_1_1<1,1,18,18,28,28>* myproject_mac_muladd_18s_18s_28s_28_1_1_U194;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<18> > h_state_V_0;
    sc_signal< sc_lv<18> > h_state_V_1;
    sc_signal< sc_lv<18> > h_state_V_2;
    sc_signal< sc_lv<18> > h_state_V_3;
    sc_signal< sc_lv<18> > h_state_V_4;
    sc_signal< sc_lv<18> > select_ln419_fu_166_p3;
    sc_signal< sc_lv<18> > select_ln419_reg_891;
    sc_signal< sc_lv<18> > select_ln419_1_fu_175_p3;
    sc_signal< sc_lv<18> > select_ln419_1_reg_897;
    sc_signal< sc_lv<18> > select_ln419_2_fu_184_p3;
    sc_signal< sc_lv<18> > select_ln419_2_reg_903;
    sc_signal< sc_lv<18> > select_ln419_3_fu_193_p3;
    sc_signal< sc_lv<18> > select_ln419_3_reg_909;
    sc_signal< sc_lv<18> > select_ln419_4_fu_202_p3;
    sc_signal< sc_lv<18> > select_ln419_4_reg_915;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_0;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_1;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_2;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_3;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_4;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_5;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_6;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_7;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_8;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_9;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_10;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_11;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_12;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_13;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_14;
    sc_signal< sc_lv<18> > call_ret1_reg_921_0;
    sc_signal< sc_lv<18> > call_ret1_reg_921_1;
    sc_signal< sc_lv<18> > call_ret1_reg_921_2;
    sc_signal< sc_lv<18> > call_ret1_reg_921_3;
    sc_signal< sc_lv<18> > call_ret1_reg_921_4;
    sc_signal< sc_lv<18> > call_ret1_reg_921_5;
    sc_signal< sc_lv<18> > call_ret1_reg_921_6;
    sc_signal< sc_lv<18> > call_ret1_reg_921_7;
    sc_signal< sc_lv<18> > call_ret1_reg_921_8;
    sc_signal< sc_lv<18> > call_ret1_reg_921_9;
    sc_signal< sc_lv<18> > call_ret1_reg_921_10;
    sc_signal< sc_lv<18> > call_ret1_reg_921_11;
    sc_signal< sc_lv<18> > call_ret1_reg_921_12;
    sc_signal< sc_lv<18> > call_ret1_reg_921_13;
    sc_signal< sc_lv<18> > call_ret1_reg_921_14;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_ready;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_done;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_ready;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_done;
    sc_signal< bool > ap_block_state2_on_subcall_done;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_0;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_1;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_2;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_3;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_4;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_5;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_6;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_7;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_8;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_9;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_10;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_11;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_12;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_13;
    sc_signal< sc_lv<18> > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_14;
    sc_signal< sc_lv<18> > call_ret_reg_940_0;
    sc_signal< sc_lv<18> > call_ret_reg_940_1;
    sc_signal< sc_lv<18> > call_ret_reg_940_2;
    sc_signal< sc_lv<18> > call_ret_reg_940_3;
    sc_signal< sc_lv<18> > call_ret_reg_940_4;
    sc_signal< sc_lv<18> > call_ret_reg_940_5;
    sc_signal< sc_lv<18> > call_ret_reg_940_6;
    sc_signal< sc_lv<18> > call_ret_reg_940_7;
    sc_signal< sc_lv<18> > call_ret_reg_940_8;
    sc_signal< sc_lv<18> > call_ret_reg_940_9;
    sc_signal< sc_lv<18> > tmpres_state_zr_s_reg_954;
    sc_signal< sc_lv<18> > tmpres_state_zr_10_reg_959;
    sc_signal< sc_lv<18> > tmpres_state_zr_11_reg_964;
    sc_signal< sc_lv<18> > tmpres_state_zr_12_reg_969;
    sc_signal< sc_lv<18> > tmpres_state_zr_13_reg_974;
    sc_signal< sc_lv<18> > inputacc_zr_0_V_fu_291_p2;
    sc_signal< sc_lv<18> > inputacc_zr_0_V_reg_979;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<18> > inputacc_zr_1_V_fu_297_p2;
    sc_signal< sc_lv<18> > inputacc_zr_1_V_reg_984;
    sc_signal< sc_lv<18> > inputacc_zr_2_V_fu_303_p2;
    sc_signal< sc_lv<18> > inputacc_zr_2_V_reg_989;
    sc_signal< sc_lv<18> > inputacc_zr_3_V_fu_309_p2;
    sc_signal< sc_lv<18> > inputacc_zr_3_V_reg_994;
    sc_signal< sc_lv<18> > inputacc_zr_4_V_fu_315_p2;
    sc_signal< sc_lv<18> > inputacc_zr_4_V_reg_999;
    sc_signal< sc_lv<18> > inputacc_zr_5_V_fu_321_p2;
    sc_signal< sc_lv<18> > inputacc_zr_5_V_reg_1004;
    sc_signal< sc_lv<18> > inputacc_zr_6_V_fu_327_p2;
    sc_signal< sc_lv<18> > inputacc_zr_6_V_reg_1009;
    sc_signal< sc_lv<18> > inputacc_zr_7_V_fu_333_p2;
    sc_signal< sc_lv<18> > inputacc_zr_7_V_reg_1014;
    sc_signal< sc_lv<18> > inputacc_zr_8_V_fu_339_p2;
    sc_signal< sc_lv<18> > inputacc_zr_8_V_reg_1019;
    sc_signal< sc_lv<18> > inputacc_zr_9_V_fu_345_p2;
    sc_signal< sc_lv<18> > inputacc_zr_9_V_reg_1024;
    sc_signal< sc_lv<18> > tmpres_zr_reg_1029;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<18> > tmpres_zr_1_reg_1035;
    sc_signal< sc_lv<18> > tmpres_zr_2_reg_1041;
    sc_signal< sc_lv<18> > tmpres_zr_3_reg_1047;
    sc_signal< sc_lv<18> > tmpres_zr_4_reg_1053;
    sc_signal< sc_lv<18> > inputacc_h_0_V_fu_486_p2;
    sc_signal< sc_lv<18> > inputacc_h_0_V_reg_1059;
    sc_signal< sc_lv<18> > inputacc_h_1_V_fu_492_p2;
    sc_signal< sc_lv<18> > inputacc_h_1_V_reg_1064;
    sc_signal< sc_lv<18> > inputacc_h_2_V_fu_498_p2;
    sc_signal< sc_lv<18> > inputacc_h_2_V_reg_1069;
    sc_signal< sc_lv<18> > inputacc_h_3_V_fu_504_p2;
    sc_signal< sc_lv<18> > inputacc_h_3_V_reg_1074;
    sc_signal< sc_lv<18> > inputacc_h_4_V_fu_510_p2;
    sc_signal< sc_lv<18> > inputacc_h_4_V_reg_1079;
    sc_signal< sc_lv<28> > mul_ln703_fu_791_p2;
    sc_signal< sc_lv<28> > mul_ln703_reg_1084;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<28> > mul_ln703_1_fu_797_p2;
    sc_signal< sc_lv<28> > mul_ln703_1_reg_1089;
    sc_signal< sc_lv<28> > mul_ln703_2_fu_803_p2;
    sc_signal< sc_lv<28> > mul_ln703_2_reg_1094;
    sc_signal< sc_lv<28> > mul_ln703_3_fu_809_p2;
    sc_signal< sc_lv<28> > mul_ln703_3_reg_1099;
    sc_signal< sc_lv<28> > mul_ln703_4_fu_815_p2;
    sc_signal< sc_lv<28> > mul_ln703_4_reg_1104;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_idle;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_idle;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_done;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_idle;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_ready;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_0;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_1;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_2;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_3;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_4;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_5;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_6;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_7;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_8;
    sc_signal< sc_lv<18> > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_9;
    sc_signal< sc_logic > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start;
    sc_signal< sc_logic > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_done;
    sc_signal< sc_logic > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_idle;
    sc_signal< sc_logic > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_ready;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_0;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_1;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_2;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_3;
    sc_signal< sc_lv<18> > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_4;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start_reg;
    sc_signal< sc_logic > grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start_reg;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start_reg;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    sc_signal< sc_logic > ap_NS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start_reg;
    sc_signal< sc_logic > ap_NS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > select_ln419_fu_166_p0;
    sc_signal< sc_lv<1> > select_ln419_1_fu_175_p0;
    sc_signal< sc_lv<1> > select_ln419_2_fu_184_p0;
    sc_signal< sc_lv<1> > select_ln419_3_fu_193_p0;
    sc_signal< sc_lv<1> > select_ln419_4_fu_202_p0;
    sc_signal< sc_lv<28> > mul_ln1118_fu_756_p2;
    sc_signal< sc_lv<28> > mul_ln1118_1_fu_763_p2;
    sc_signal< sc_lv<28> > mul_ln1118_2_fu_770_p2;
    sc_signal< sc_lv<28> > mul_ln1118_3_fu_777_p2;
    sc_signal< sc_lv<28> > mul_ln1118_4_fu_784_p2;
    sc_signal< sc_lv<18> > trunc_ln_fu_413_p4;
    sc_signal< sc_lv<18> > trunc_ln708_1_fu_429_p4;
    sc_signal< sc_lv<18> > trunc_ln708_2_fu_445_p4;
    sc_signal< sc_lv<18> > trunc_ln708_3_fu_461_p4;
    sc_signal< sc_lv<18> > trunc_ln708_4_fu_477_p4;
    sc_signal< sc_lv<19> > sext_ln1193_fu_536_p1;
    sc_signal< sc_lv<19> > sub_ln1193_fu_539_p2;
    sc_signal< sc_lv<19> > sext_ln1193_1_fu_553_p1;
    sc_signal< sc_lv<19> > sub_ln1193_1_fu_556_p2;
    sc_signal< sc_lv<19> > sext_ln1193_2_fu_570_p1;
    sc_signal< sc_lv<19> > sub_ln1193_2_fu_573_p2;
    sc_signal< sc_lv<19> > sext_ln1193_3_fu_587_p1;
    sc_signal< sc_lv<19> > sub_ln1193_3_fu_590_p2;
    sc_signal< sc_lv<19> > sext_ln1193_4_fu_604_p1;
    sc_signal< sc_lv<19> > sub_ln1193_4_fu_607_p2;
    sc_signal< sc_lv<28> > grp_fu_821_p3;
    sc_signal< sc_lv<28> > grp_fu_829_p3;
    sc_signal< sc_lv<28> > grp_fu_837_p3;
    sc_signal< sc_lv<28> > grp_fu_845_p3;
    sc_signal< sc_lv<28> > grp_fu_853_p3;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_state3;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_state5;
    static const sc_lv<8> ap_ST_fsm_state6;
    static const sc_lv<8> ap_ST_fsm_state7;
    static const sc_lv<8> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<19> ap_const_lv19_400;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_NS_fsm_state4();
    void thread_ap_NS_fsm_state6();
    void thread_ap_block_state2_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start();
    void thread_grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start();
    void thread_grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start();
    void thread_grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start();
    void thread_inputacc_h_0_V_fu_486_p2();
    void thread_inputacc_h_1_V_fu_492_p2();
    void thread_inputacc_h_2_V_fu_498_p2();
    void thread_inputacc_h_3_V_fu_504_p2();
    void thread_inputacc_h_4_V_fu_510_p2();
    void thread_inputacc_zr_0_V_fu_291_p2();
    void thread_inputacc_zr_1_V_fu_297_p2();
    void thread_inputacc_zr_2_V_fu_303_p2();
    void thread_inputacc_zr_3_V_fu_309_p2();
    void thread_inputacc_zr_4_V_fu_315_p2();
    void thread_inputacc_zr_5_V_fu_321_p2();
    void thread_inputacc_zr_6_V_fu_327_p2();
    void thread_inputacc_zr_7_V_fu_333_p2();
    void thread_inputacc_zr_8_V_fu_339_p2();
    void thread_inputacc_zr_9_V_fu_345_p2();
    void thread_select_ln419_1_fu_175_p0();
    void thread_select_ln419_1_fu_175_p3();
    void thread_select_ln419_2_fu_184_p0();
    void thread_select_ln419_2_fu_184_p3();
    void thread_select_ln419_3_fu_193_p0();
    void thread_select_ln419_3_fu_193_p3();
    void thread_select_ln419_4_fu_202_p0();
    void thread_select_ln419_4_fu_202_p3();
    void thread_select_ln419_fu_166_p0();
    void thread_select_ln419_fu_166_p3();
    void thread_sext_ln1193_1_fu_553_p1();
    void thread_sext_ln1193_2_fu_570_p1();
    void thread_sext_ln1193_3_fu_587_p1();
    void thread_sext_ln1193_4_fu_604_p1();
    void thread_sext_ln1193_fu_536_p1();
    void thread_sub_ln1193_1_fu_556_p2();
    void thread_sub_ln1193_2_fu_573_p2();
    void thread_sub_ln1193_3_fu_590_p2();
    void thread_sub_ln1193_4_fu_607_p2();
    void thread_sub_ln1193_fu_539_p2();
    void thread_trunc_ln708_1_fu_429_p4();
    void thread_trunc_ln708_2_fu_445_p4();
    void thread_trunc_ln708_3_fu_461_p4();
    void thread_trunc_ln708_4_fu_477_p4();
    void thread_trunc_ln_fu_413_p4();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
