{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663942137489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663942137497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 23 10:08:57 2022 " "Processing started: Fri Sep 23 10:08:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663942137497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663942137497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off style -c style " "Command: quartus_map --read_settings_files=on --write_settings_files=off style -c style" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663942137497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663942137801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663942137802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "style.v 1 1 " "Found 1 design units, including 1 entities, in source file style.v" { { "Info" "ISGN_ENTITY_NAME" "1 style " "Found entity 1: style" {  } { { "style.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663942145482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663942145482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "style_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file style_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 style_tb " "Found entity 1: style_tb" {  } { { "style_tb.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663942145483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663942145483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "style " "Elaborating entity \"style\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663942145511 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag style.v(56) " "Verilog HDL Always Construct warning at style.v(56): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "style.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1663942145512 "|style"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag style.v(70) " "Verilog HDL Always Construct warning at style.v(70): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "style.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1663942145512 "|style"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag style.v(84) " "Verilog HDL Always Construct warning at style.v(84): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "style.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1663942145513 "|style"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag style.v(98) " "Verilog HDL Always Construct warning at style.v(98): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "style.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1663942145513 "|style"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "stateMoore_reg " "Can't recognize finite state machine \"stateMoore_reg\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1663942145514 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stateMoore_reg.Moore_3 stateMoore_reg.Moore_3~_emulated stateMoore_reg.Moore_3~1 " "Register \"stateMoore_reg.Moore_3\" is converted into an equivalent circuit using register \"stateMoore_reg.Moore_3~_emulated\" and latch \"stateMoore_reg.Moore_3~1\"" {  } { { "style.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663942145825 "|style|stateMoore_reg.Moore_3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stateMoore_reg.Moore_4 stateMoore_reg.Moore_4~_emulated stateMoore_reg.Moore_4~1 " "Register \"stateMoore_reg.Moore_4\" is converted into an equivalent circuit using register \"stateMoore_reg.Moore_4~_emulated\" and latch \"stateMoore_reg.Moore_4~1\"" {  } { { "style.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663942145825 "|style|stateMoore_reg.Moore_4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stateMoore_reg.Moore_1 stateMoore_reg.Moore_1~_emulated stateMoore_reg.Moore_1~1 " "Register \"stateMoore_reg.Moore_1\" is converted into an equivalent circuit using register \"stateMoore_reg.Moore_1~_emulated\" and latch \"stateMoore_reg.Moore_1~1\"" {  } { { "style.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663942145825 "|style|stateMoore_reg.Moore_1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stateMoore_reg.Moore_2 stateMoore_reg.Moore_2~_emulated stateMoore_reg.Moore_2~1 " "Register \"stateMoore_reg.Moore_2\" is converted into an equivalent circuit using register \"stateMoore_reg.Moore_2~_emulated\" and latch \"stateMoore_reg.Moore_2~1\"" {  } { { "style.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663942145825 "|style|stateMoore_reg.Moore_2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stateMoore_reg.Moore_0 stateMoore_reg.Moore_0~_emulated stateMoore_reg.Moore_0~1 " "Register \"stateMoore_reg.Moore_0\" is converted into an equivalent circuit using register \"stateMoore_reg.Moore_0~_emulated\" and latch \"stateMoore_reg.Moore_0~1\"" {  } { { "style.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663942145825 "|style|stateMoore_reg.Moore_0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1663942145825 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663942145897 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663942146272 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663942146272 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663942146298 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663942146298 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663942146298 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663942146298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663942146309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 23 10:09:06 2022 " "Processing ended: Fri Sep 23 10:09:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663942146309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663942146309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663942146309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663942146309 ""}
