{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682909850112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682909850113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 11:57:30 2023 " "Processing started: Mon May 01 11:57:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682909850113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909850113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shifter -c shifter " "Command: quartus_map --read_settings_files=on --write_settings_files=off shifter -c shifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909850113 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682909850407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682909850407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D shifter.v(4) " "Verilog HDL Declaration information at shifter.v(4): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682909858172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682909858172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shifter " "Elaborating entity \"shifter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(22) " "Verilog HDL Always Construct warning at shifter.v(22): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(23) " "Verilog HDL Always Construct warning at shifter.v(23): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 shifter.v(23) " "Verilog HDL assignment warning at shifter.v(23): truncated value with size 3 to match size of target (2)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(24) " "Verilog HDL Always Construct warning at shifter.v(24): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 shifter.v(24) " "Verilog HDL assignment warning at shifter.v(24): truncated value with size 4 to match size of target (3)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(25) " "Verilog HDL Always Construct warning at shifter.v(25): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 shifter.v(25) " "Verilog HDL assignment warning at shifter.v(25): truncated value with size 5 to match size of target (4)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(26) " "Verilog HDL Always Construct warning at shifter.v(26): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 shifter.v(26) " "Verilog HDL assignment warning at shifter.v(26): truncated value with size 6 to match size of target (5)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(27) " "Verilog HDL Always Construct warning at shifter.v(27): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 shifter.v(27) " "Verilog HDL assignment warning at shifter.v(27): truncated value with size 7 to match size of target (6)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(28) " "Verilog HDL Always Construct warning at shifter.v(28): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 shifter.v(28) " "Verilog HDL assignment warning at shifter.v(28): truncated value with size 8 to match size of target (7)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(29) " "Verilog HDL Always Construct warning at shifter.v(29): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 shifter.v(29) " "Verilog HDL assignment warning at shifter.v(29): truncated value with size 9 to match size of target (8)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(30) " "Verilog HDL Always Construct warning at shifter.v(30): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shifter.v(30) " "Verilog HDL assignment warning at shifter.v(30): truncated value with size 10 to match size of target (9)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(31) " "Verilog HDL Always Construct warning at shifter.v(31): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 shifter.v(31) " "Verilog HDL assignment warning at shifter.v(31): truncated value with size 11 to match size of target (10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(32) " "Verilog HDL Always Construct warning at shifter.v(32): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 shifter.v(32) " "Verilog HDL assignment warning at shifter.v(32): truncated value with size 12 to match size of target (11)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(33) " "Verilog HDL Always Construct warning at shifter.v(33): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 shifter.v(33) " "Verilog HDL assignment warning at shifter.v(33): truncated value with size 13 to match size of target (12)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(34) " "Verilog HDL Always Construct warning at shifter.v(34): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 shifter.v(34) " "Verilog HDL assignment warning at shifter.v(34): truncated value with size 14 to match size of target (13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(35) " "Verilog HDL Always Construct warning at shifter.v(35): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 shifter.v(35) " "Verilog HDL assignment warning at shifter.v(35): truncated value with size 15 to match size of target (14)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(36) " "Verilog HDL Always Construct warning at shifter.v(36): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 shifter.v(36) " "Verilog HDL assignment warning at shifter.v(36): truncated value with size 16 to match size of target (15)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "shifter.v(21) " "Verilog HDL Case Statement warning at shifter.v(21): incomplete case statement has no default case item" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(38) " "Verilog HDL Always Construct warning at shifter.v(38): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "shifter.v(42) " "Verilog HDL Case Statement warning at shifter.v(42): incomplete case statement has no default case item" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "shifter.v(62) " "Verilog HDL Case Statement warning at shifter.v(62): incomplete case statement has no default case item" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 62 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "shifter.v(14) " "Verilog HDL Case Statement warning at shifter.v(14): incomplete case statement has no default case item" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(84) " "Verilog HDL Always Construct warning at shifter.v(84): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Carry shifter.v(86) " "Verilog HDL Always Construct warning at shifter.v(86): variable \"Carry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D shifter.v(87) " "Verilog HDL Always Construct warning at shifter.v(87): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D shifter.v(92) " "Verilog HDL Always Construct warning at shifter.v(92): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D shifter.v(13) " "Verilog HDL Always Construct warning at shifter.v(13): inferring latch(es) for variable \"D\", which holds its previous value in one or more paths through the always construct" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Carry shifter.v(13) " "Verilog HDL Always Construct warning at shifter.v(13): inferring latch(es) for variable \"Carry\", which holds its previous value in one or more paths through the always construct" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C shifter.v(13) " "Verilog HDL Always Construct warning at shifter.v(13): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682909858187 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] shifter.v(13) " "Inferred latch for \"C\[0\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] shifter.v(13) " "Inferred latch for \"C\[1\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] shifter.v(13) " "Inferred latch for \"C\[2\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] shifter.v(13) " "Inferred latch for \"C\[3\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] shifter.v(13) " "Inferred latch for \"C\[4\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] shifter.v(13) " "Inferred latch for \"C\[5\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] shifter.v(13) " "Inferred latch for \"C\[6\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] shifter.v(13) " "Inferred latch for \"C\[7\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] shifter.v(13) " "Inferred latch for \"C\[8\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] shifter.v(13) " "Inferred latch for \"C\[9\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] shifter.v(13) " "Inferred latch for \"C\[10\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] shifter.v(13) " "Inferred latch for \"C\[11\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] shifter.v(13) " "Inferred latch for \"C\[12\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] shifter.v(13) " "Inferred latch for \"C\[13\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] shifter.v(13) " "Inferred latch for \"C\[14\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] shifter.v(13) " "Inferred latch for \"C\[15\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[16\] shifter.v(13) " "Inferred latch for \"C\[16\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[17\] shifter.v(13) " "Inferred latch for \"C\[17\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[18\] shifter.v(13) " "Inferred latch for \"C\[18\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[19\] shifter.v(13) " "Inferred latch for \"C\[19\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[20\] shifter.v(13) " "Inferred latch for \"C\[20\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[21\] shifter.v(13) " "Inferred latch for \"C\[21\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[22\] shifter.v(13) " "Inferred latch for \"C\[22\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[23\] shifter.v(13) " "Inferred latch for \"C\[23\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[24\] shifter.v(13) " "Inferred latch for \"C\[24\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[25\] shifter.v(13) " "Inferred latch for \"C\[25\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[26\] shifter.v(13) " "Inferred latch for \"C\[26\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[27\] shifter.v(13) " "Inferred latch for \"C\[27\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[28\] shifter.v(13) " "Inferred latch for \"C\[28\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[29\] shifter.v(13) " "Inferred latch for \"C\[29\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[30\] shifter.v(13) " "Inferred latch for \"C\[30\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[31\] shifter.v(13) " "Inferred latch for \"C\[31\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry shifter.v(13) " "Inferred latch for \"Carry\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[0\] shifter.v(13) " "Inferred latch for \"D\[0\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] shifter.v(13) " "Inferred latch for \"D\[1\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] shifter.v(13) " "Inferred latch for \"D\[2\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] shifter.v(13) " "Inferred latch for \"D\[3\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[4\] shifter.v(13) " "Inferred latch for \"D\[4\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[5\] shifter.v(13) " "Inferred latch for \"D\[5\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[6\] shifter.v(13) " "Inferred latch for \"D\[6\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[7\] shifter.v(13) " "Inferred latch for \"D\[7\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[8\] shifter.v(13) " "Inferred latch for \"D\[8\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[9\] shifter.v(13) " "Inferred latch for \"D\[9\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[10\] shifter.v(13) " "Inferred latch for \"D\[10\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[11\] shifter.v(13) " "Inferred latch for \"D\[11\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[12\] shifter.v(13) " "Inferred latch for \"D\[12\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[13\] shifter.v(13) " "Inferred latch for \"D\[13\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[14\] shifter.v(13) " "Inferred latch for \"D\[14\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[15\] shifter.v(13) " "Inferred latch for \"D\[15\]\" at shifter.v(13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909858202 "|shifter"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "C\[31\] C\[30\] " "Duplicate LATCH primitive \"C\[31\]\" merged with LATCH primitive \"C\[30\]\"" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682909858661 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1682909858661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Carry " "Latch Carry has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA d\[3\] " "Ports D and ENA on the latch are fed by the same signal d\[3\]" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682909858661 ""}  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682909858661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C\[0\] " "Latch C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682909858661 ""}  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682909858661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C\[1\] " "Latch C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682909858661 ""}  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682909858661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C\[2\] " "Latch C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682909858661 ""}  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682909858661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C\[3\] " "Latch C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682909858661 ""}  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682909858661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C\[4\] " "Latch C\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682909858661 ""}  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682909858661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C\[5\] " "Latch C\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682909858661 ""}  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682909858661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C\[6\] " "Latch C\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682909858661 ""}  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682909858661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C\[7\] " "Latch C\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682909858661 ""}  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682909858661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C\[8\] " "Latch C\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682909858661 ""}  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682909858661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C\[9\] " "Latch C\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682909858661 ""}  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682909858661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C\[10\] " "Latch C\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682909858661 ""}  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682909858661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C\[11\] " "Latch C\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682909858661 ""}  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682909858661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C\[12\] " "Latch C\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682909858661 ""}  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682909858661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C\[13\] " "Latch C\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682909858661 ""}  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682909858661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C\[14\] " "Latch C\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682909858661 ""}  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682909858661 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Outcond\[0\] GND " "Pin \"Outcond\[0\]\" is stuck at GND" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/shifter/shifter.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682909858911 "|shifter|Outcond[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682909858911 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682909859010 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kazu4/2023-simple-2023-team23/shifter/output_files/shifter.map.smsg " "Generated suppressed messages file C:/Users/kazu4/2023-simple-2023-team23/shifter/output_files/shifter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909859752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682909859877 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682909859877 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "365 " "Implemented 365 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682909859957 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682909859957 ""} { "Info" "ICUT_CUT_TM_LCELLS" "289 " "Implemented 289 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682909859957 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682909859957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682909859988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 01 11:57:39 2023 " "Processing ended: Mon May 01 11:57:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682909859988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682909859988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682909859988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682909859988 ""}
