Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/DAVIDE/ASE/Esercizi/ISE/Boundary_Scan_Chain/boundary_scan_chain_testbench_isim_beh.exe -prj C:/DAVIDE/ASE/Esercizi/ISE/Boundary_Scan_Chain/boundary_scan_chain_testbench_beh.prj work.boundary_scan_chain_testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/DAVIDE/ASE/Esercizi/ISE/Boundary_Scan_Chain/mux2_1.vhd" into library work
Parsing VHDL file "C:/DAVIDE/ASE/Esercizi/ISE/Boundary_Scan_Chain/latch_d_en.vhd" into library work
Parsing VHDL file "C:/DAVIDE/ASE/Esercizi/ISE/Boundary_Scan_Chain/boundary_scan_chain.vhd" into library work
Parsing VHDL file "C:/DAVIDE/ASE/Esercizi/ISE/Boundary_Scan_Chain/boundary_scan_chain_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling architecture dataflow of entity mux2_1 [mux2_1_default]
Compiling architecture behavioral of entity latch_d_en [\latch_d_en(1)\]
Compiling architecture structural of entity boundary_scan_chain [\boundary_scan_chain(4)\]
Compiling architecture behavior of entity boundary_scan_chain_testbench
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable C:/DAVIDE/ASE/Esercizi/ISE/Boundary_Scan_Chain/boundary_scan_chain_testbench_isim_beh.exe
Fuse Memory Usage: 32052 KB
Fuse CPU Usage: 639 ms
