# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Verilog_test.srcs/sources_1/new/Buttlon_logic.v" \
"../../../../Verilog_test.srcs/sources_1/new/top.v" \
"../../../../Verilog_test.srcs/sim_1/new/test_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
