0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/menuw/Documents/Processor-Design/hdl/Decoder.v,1656922825,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/imports/hdl/Mux.v,,Decoder,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/hdl/MDR_Mux.v,1656756139,verilog,,C:/Users/menuw/Documents/Processor-Design/hdl/Decoder.v,,MDR_Mux,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/hdl/R1.v,1656781907,verilog,,C:/Users/menuw/Documents/Processor-Design/hdl/alu_16bit.v,,generic_reg,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/hdl/alu_16bit.v,1656922072,verilog,,C:/Users/menuw/Documents/Processor-Design/hdl/cu.v,,alu_16bit,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/hdl/cu.v,1656925515,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/imports/hdl/imem_ram.v,,cu,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/hdl/data_ram.v,1656776006,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/imports/hdl/imem_ram.v,,data_ram,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/hdl/ir_module.v,1656920930,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/program_counter.v,,ir_module,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/hdl/pc_module.v,1656739415,verilog,,C:/Users/menuw/Documents/Processor-Design/hdl/ir_module.v,,PC,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_COL_0_0/sim/design_1_COL_0_0.v,1656759705,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_MDR_Mux_0_0/sim/design_1_MDR_Mux_0_0.v,,design_1_COL_0_0,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_Decoder_0_0/sim/design_1_Decoder_0_0.v,1656759705,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_data_ram_1_0/sim/design_1_data_ram_1_0.v,,design_1_Decoder_0_0,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_MAR_0_0/sim/design_1_MAR_0_0.v,1656759705,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_PC_0_0/sim/design_1_PC_0_0.v,,design_1_MAR_0_0,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_MDR_Mux_0_0/sim/design_1_MDR_Mux_0_0.v,1656759705,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_Decoder_0_0/sim/design_1_Decoder_0_0.v,,design_1_MDR_Mux_0_0,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_PC_0_0/sim/design_1_PC_0_0.v,1656759705,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ir_module_0_0/sim/design_1_ir_module_0_0.v,,design_1_PC_0_0,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_R1_0_0/sim/design_1_R1_0_0.v,1656759704,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_R1_2_0/sim/design_1_R1_2_0.v,,design_1_R1_0_0,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_R1_2_0/sim/design_1_R1_2_0.v,1656759704,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_R1_3_0/sim/design_1_R1_3_0.v,,design_1_R1_2_0,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_R1_3_0/sim/design_1_R1_3_0.v,1656759704,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_R1_4_0/sim/design_1_R1_4_0.v,,design_1_R1_3_0,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_R1_4_0/sim/design_1_R1_4_0.v,1656759704,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_R1_5_0/sim/design_1_R1_5_0.v,,design_1_R1_4_0,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_R1_5_0/sim/design_1_R1_5_0.v,1656759705,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_R1_8_0/sim/design_1_R1_8_0.v,,design_1_R1_5_0,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_R1_8_0/sim/design_1_R1_8_0.v,1656759705,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_R1_9_0/sim/design_1_R1_9_0.v,,design_1_R1_8_0,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_R1_9_0/sim/design_1_R1_9_0.v,1656759705,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_MAR_0_0/sim/design_1_MAR_0_0.v,,design_1_R1_9_0,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ROW_0_0/sim/design_1_ROW_0_0.v,1656759705,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_COL_0_0/sim/design_1_COL_0_0.v,,design_1_ROW_0_0,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_alu_16bit_0_0/sim/design_1_alu_16bit_0_0.v,1656766817,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,,design_1_alu_16bit_0_0,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_cu_0_0/sim/design_1_cu_0_0.v,1656759705,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ROW_0_0/sim/design_1_ROW_0_0.v,,design_1_cu_0_0,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_data_ram_1_0/sim/design_1_data_ram_1_0.v,1656765992,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_imem_ram_0_0/sim/design_1_imem_ram_0_0.v,,design_1_data_ram_1_0,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_imem_ram_0_0/sim/design_1_imem_ram_0_0.v,1656765992,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mux_0_0/sim/design_1_mux_0_0.v,,design_1_imem_ram_0_0,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ir_module_0_0/sim/design_1_ir_module_0_0.v,1656759705,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_cu_0_0/sim/design_1_cu_0_0.v,,design_1_ir_module_0_0,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mux_0_0/sim/design_1_mux_0_0.v,1656766382,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mux_1_0/sim/design_1_mux_1_0.v,,design_1_mux_0_0,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mux_1_0/sim/design_1_mux_1_0.v,1656766382,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_alu_16bit_0_0/sim/design_1_alu_16bit_0_0.v,,design_1_mux_1_0,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,1656775513,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sim_1/new/processor.v,1656923171,verilog,,,,processor_tb,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/imports/hdl/Mux.v,1656923296,verilog,,C:/Users/menuw/Documents/Processor-Design/hdl/R1.v,,mux,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/imports/hdl/imem_ram.v,1656913016,verilog,,C:/Users/menuw/Documents/Processor-Design/hdl/ir_module.v,,imem_ram,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/COL.v,1656705519,verilog,,C:/Users/menuw/Documents/Processor-Design/hdl/MDR_Mux.v,,COL,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/MAR.v,1656704962,verilog,,C:/Users/menuw/Documents/Processor-Design/hdl/pc_module.v,,MAR,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/ROW.v,1656705309,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/COL.v,,ROW,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/clockgen.v,1656750881,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/ROW.v,,clockgen,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/program_counter.v,1656913126,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sim_1/new/processor.v,,program_counter,,,,,,,,
