|UART_MAXV_TEST
clk => clk.IN1
rx => rx.IN1
rxEn => rxEn.IN1
out[0] << Uart8Receiver:rxInst.out
out[1] << Uart8Receiver:rxInst.out
out[2] << Uart8Receiver:rxInst.out
out[3] << Uart8Receiver:rxInst.out
out[4] << Uart8Receiver:rxInst.out
out[5] << Uart8Receiver:rxInst.out
out[6] << Uart8Receiver:rxInst.out
out[7] << Uart8Receiver:rxInst.out
rxDone << Uart8Receiver:rxInst.done
rxBusy << Uart8Receiver:rxInst.busy
rxErr << Uart8Receiver:rxInst.err
tx << Uart8Transmitter:txInst.out
txEn => txEn.IN1
txStart => txStart.IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
txDone << Uart8Transmitter:txInst.done
txBusy << Uart8Transmitter:txInst.busy
TR_DIR_1 << <VCC>
TR_OE_1 << <GND>
TR_DIR_2 << <VCC>
TR_OE_2 << <GND>
TR_DIR_3 << <GND>
TR_OE_3 << <GND>
LED[0] << LED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[1] << LED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[2] << LED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[3] << LED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|UART_MAXV_TEST|BaudRateGenerator:generatorInst
clk => txClk~reg0.CLK
clk => txCounter[0].CLK
clk => txCounter[1].CLK
clk => txCounter[2].CLK
clk => txCounter[3].CLK
clk => txCounter[4].CLK
clk => txCounter[5].CLK
clk => txCounter[6].CLK
clk => txCounter[7].CLK
clk => txCounter[8].CLK
clk => txCounter[9].CLK
clk => txCounter[10].CLK
clk => txCounter[11].CLK
clk => rxClk~reg0.CLK
clk => rxCounter[0].CLK
clk => rxCounter[1].CLK
clk => rxCounter[2].CLK
clk => rxCounter[3].CLK
clk => rxCounter[4].CLK
clk => rxCounter[5].CLK
clk => rxCounter[6].CLK
clk => rxCounter[7].CLK
rxClk <= rxClk~reg0.DB_MAX_OUTPUT_PORT_TYPE
txClk <= txClk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|UART_MAXV_TEST|Uart8Receiver:rxInst
clk => receivedData[0].CLK
clk => receivedData[1].CLK
clk => receivedData[2].CLK
clk => receivedData[3].CLK
clk => receivedData[4].CLK
clk => receivedData[5].CLK
clk => receivedData[6].CLK
clk => receivedData[7].CLK
clk => clockCount[0].CLK
clk => clockCount[1].CLK
clk => clockCount[2].CLK
clk => clockCount[3].CLK
clk => bitIdx[0].CLK
clk => bitIdx[1].CLK
clk => bitIdx[2].CLK
clk => busy~reg0.CLK
clk => done~reg0.CLK
clk => err~reg0.CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => inputSw[0].CLK
clk => state~5.DATAIN
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => Selector26.IN0
en => Selector27.IN0
in => WideAnd1.IN1
in => receivedData.DATAB
in => receivedData.DATAB
in => receivedData.DATAB
in => receivedData.DATAB
in => receivedData.DATAB
in => receivedData.DATAB
in => receivedData.DATAB
in => receivedData.DATAB
in => WideOr1.IN1
in => inputSw[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
err <= err~reg0.DB_MAX_OUTPUT_PORT_TYPE


|UART_MAXV_TEST|Uart8Transmitter:txInst
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => bitIdx[0].CLK
clk => bitIdx[1].CLK
clk => bitIdx[2].CLK
clk => busy~reg0.CLK
clk => done~reg0.CLK
clk => out~reg0.CLK
clk => state~6.DATAIN
en => always0.IN0
start => always0.IN1
in[0] => data.DATAB
in[1] => data.DATAB
in[2] => data.DATAB
in[3] => data.DATAB
in[4] => data.DATAB
in[5] => data.DATAB
in[6] => data.DATAB
in[7] => data.DATAB
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE


