
Motor Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000785c  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0008785c  0008785c  0001785c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000b50  20070000  00087864  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000f4  20070b50  000883b4  00020b50  2**2
                  ALLOC
  4 .stack        00002004  20070c44  000884a8  00020b50  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020b50  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020b79  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001406b  00000000  00000000  00020bd2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002b04  00000000  00000000  00034c3d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000618c  00000000  00000000  00037741  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ae0  00000000  00000000  0003d8cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a58  00000000  00000000  0003e3ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000066aa  00000000  00000000  0003ee05  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000e332  00000000  00000000  000454af  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006180a  00000000  00000000  000537e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003918  00000000  00000000  000b4fec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	48 2c 07 20 15 25 08 00 0d 25 08 00 0d 25 08 00     H,. .%...%...%..
   80010:	0d 25 08 00 0d 25 08 00 0d 25 08 00 00 00 00 00     .%...%...%......
	...
   8002c:	0d 25 08 00 0d 25 08 00 00 00 00 00 0d 25 08 00     .%...%.......%..
   8003c:	dd 17 08 00 0d 25 08 00 0d 25 08 00 0d 25 08 00     .....%...%...%..
   8004c:	0d 25 08 00 0d 25 08 00 0d 25 08 00 0d 25 08 00     .%...%...%...%..
   8005c:	0d 25 08 00 0d 25 08 00 0d 25 08 00 00 00 00 00     .%...%...%......
   8006c:	0d 25 08 00 0d 25 08 00 0d 25 08 00 0d 25 08 00     .%...%...%...%..
	...
   80084:	0d 25 08 00 0d 25 08 00 0d 25 08 00 0d 25 08 00     .%...%...%...%..
   80094:	0d 25 08 00 0d 25 08 00 0d 25 08 00 0d 25 08 00     .%...%...%...%..
   800a4:	00 00 00 00 0d 25 08 00 0d 25 08 00 0d 25 08 00     .....%...%...%..
   800b4:	0d 25 08 00 0d 25 08 00 0d 25 08 00 0d 25 08 00     .%...%...%...%..
   800c4:	0d 25 08 00 0d 25 08 00 0d 25 08 00 0d 25 08 00     .%...%...%...%..
   800d4:	0d 25 08 00 0d 25 08 00 f1 06 08 00 0d 25 08 00     .%...%.......%..
   800e4:	0d 25 08 00 0d 25 08 00 0d 25 08 00 0d 25 08 00     .%...%...%...%..

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070b50 	.word	0x20070b50
   80110:	00000000 	.word	0x00000000
   80114:	00087864 	.word	0x00087864

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00087864 	.word	0x00087864
   80154:	20070b54 	.word	0x20070b54
   80158:	00087864 	.word	0x00087864
   8015c:	00000000 	.word	0x00000000

00080160 <usart_spi_enable>:
/*! \brief Enable the USART for the specified USART in SPI mode.
 *
 * \param p_usart Base address of the USART instance.
 */
void usart_spi_enable(Usart *p_usart)
{
   80160:	b580      	push	{r7, lr}
   80162:	b082      	sub	sp, #8
   80164:	af00      	add	r7, sp, #0
   80166:	6078      	str	r0, [r7, #4]
	usart_enable_tx(p_usart);
   80168:	6878      	ldr	r0, [r7, #4]
   8016a:	4b04      	ldr	r3, [pc, #16]	; (8017c <usart_spi_enable+0x1c>)
   8016c:	4798      	blx	r3
	usart_enable_rx(p_usart);
   8016e:	6878      	ldr	r0, [r7, #4]
   80170:	4b03      	ldr	r3, [pc, #12]	; (80180 <usart_spi_enable+0x20>)
   80172:	4798      	blx	r3
}
   80174:	bf00      	nop
   80176:	3708      	adds	r7, #8
   80178:	46bd      	mov	sp, r7
   8017a:	bd80      	pop	{r7, pc}
   8017c:	0008034d 	.word	0x0008034d
   80180:	00080395 	.word	0x00080395

00080184 <usart_spi_disable>:
 *
 * \param p_usart Base address of the USART instance.
 *
 */
void usart_spi_disable(Usart *p_usart)
{
   80184:	b580      	push	{r7, lr}
   80186:	b082      	sub	sp, #8
   80188:	af00      	add	r7, sp, #0
   8018a:	6078      	str	r0, [r7, #4]
	usart_disable_tx(p_usart);
   8018c:	6878      	ldr	r0, [r7, #4]
   8018e:	4b04      	ldr	r3, [pc, #16]	; (801a0 <usart_spi_disable+0x1c>)
   80190:	4798      	blx	r3
	usart_disable_rx(p_usart);
   80192:	6878      	ldr	r0, [r7, #4]
   80194:	4b03      	ldr	r3, [pc, #12]	; (801a4 <usart_spi_disable+0x20>)
   80196:	4798      	blx	r3
}
   80198:	bf00      	nop
   8019a:	3708      	adds	r7, #8
   8019c:	46bd      	mov	sp, r7
   8019e:	bd80      	pop	{r7, pc}
   801a0:	00080365 	.word	0x00080365
   801a4:	000803ad 	.word	0x000803ad

000801a8 <usart_set_spi_master_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
static uint32_t usart_set_spi_master_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
   801a8:	b480      	push	{r7}
   801aa:	b087      	sub	sp, #28
   801ac:	af00      	add	r7, sp, #0
   801ae:	60f8      	str	r0, [r7, #12]
   801b0:	60b9      	str	r1, [r7, #8]
   801b2:	607a      	str	r2, [r7, #4]
	uint32_t cd;

	/* Calculate the clock divider according to the formula in SPI mode. */
	cd = (ul_mck + baudrate / 2) / baudrate;
   801b4:	68bb      	ldr	r3, [r7, #8]
   801b6:	085a      	lsrs	r2, r3, #1
   801b8:	687b      	ldr	r3, [r7, #4]
   801ba:	441a      	add	r2, r3
   801bc:	68bb      	ldr	r3, [r7, #8]
   801be:	fbb2 f3f3 	udiv	r3, r2, r3
   801c2:	617b      	str	r3, [r7, #20]

	if (cd < MIN_CD_VALUE_SPI || cd > MAX_CD_VALUE) {
   801c4:	697b      	ldr	r3, [r7, #20]
   801c6:	2b03      	cmp	r3, #3
   801c8:	d903      	bls.n	801d2 <usart_set_spi_master_baudrate+0x2a>
   801ca:	697b      	ldr	r3, [r7, #20]
   801cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   801d0:	d301      	bcc.n	801d6 <usart_set_spi_master_baudrate+0x2e>
		return 1;
   801d2:	2301      	movs	r3, #1
   801d4:	e003      	b.n	801de <usart_set_spi_master_baudrate+0x36>
	}

	p_usart->US_BRGR = cd << US_BRGR_CD_Pos;
   801d6:	68fb      	ldr	r3, [r7, #12]
   801d8:	697a      	ldr	r2, [r7, #20]
   801da:	621a      	str	r2, [r3, #32]

	return 0;
   801dc:	2300      	movs	r3, #0
}
   801de:	4618      	mov	r0, r3
   801e0:	371c      	adds	r7, #28
   801e2:	46bd      	mov	sp, r7
   801e4:	bc80      	pop	{r7}
   801e6:	4770      	bx	lr

000801e8 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
   801e8:	b580      	push	{r7, lr}
   801ea:	b082      	sub	sp, #8
   801ec:	af00      	add	r7, sp, #0
   801ee:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
   801f0:	6878      	ldr	r0, [r7, #4]
   801f2:	4b0d      	ldr	r3, [pc, #52]	; (80228 <usart_reset+0x40>)
   801f4:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
   801f6:	687b      	ldr	r3, [r7, #4]
   801f8:	2200      	movs	r2, #0
   801fa:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
   801fc:	687b      	ldr	r3, [r7, #4]
   801fe:	2200      	movs	r2, #0
   80200:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
   80202:	687b      	ldr	r3, [r7, #4]
   80204:	2200      	movs	r2, #0
   80206:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
   80208:	6878      	ldr	r0, [r7, #4]
   8020a:	4b08      	ldr	r3, [pc, #32]	; (8022c <usart_reset+0x44>)
   8020c:	4798      	blx	r3
	usart_reset_rx(p_usart);
   8020e:	6878      	ldr	r0, [r7, #4]
   80210:	4b07      	ldr	r3, [pc, #28]	; (80230 <usart_reset+0x48>)
   80212:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
   80214:	6878      	ldr	r0, [r7, #4]
   80216:	4b07      	ldr	r3, [pc, #28]	; (80234 <usart_reset+0x4c>)
   80218:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
   8021a:	6878      	ldr	r0, [r7, #4]
   8021c:	4b06      	ldr	r3, [pc, #24]	; (80238 <usart_reset+0x50>)
   8021e:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
   80220:	bf00      	nop
   80222:	3708      	adds	r7, #8
   80224:	46bd      	mov	sp, r7
   80226:	bd80      	pop	{r7, pc}
   80228:	00080445 	.word	0x00080445
   8022c:	0008037d 	.word	0x0008037d
   80230:	000803c5 	.word	0x000803c5
   80234:	000803dd 	.word	0x000803dd
   80238:	000803f7 	.word	0x000803f7

0008023c <usart_init_spi_master>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_spi_master(Usart *p_usart,
		const usart_spi_opt_t *p_usart_opt, uint32_t ul_mck)
{
   8023c:	b580      	push	{r7, lr}
   8023e:	b084      	sub	sp, #16
   80240:	af00      	add	r7, sp, #0
   80242:	60f8      	str	r0, [r7, #12]
   80244:	60b9      	str	r1, [r7, #8]
   80246:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
   80248:	68f8      	ldr	r0, [r7, #12]
   8024a:	4b3d      	ldr	r3, [pc, #244]	; (80340 <usart_init_spi_master+0x104>)
   8024c:	4798      	blx	r3

	ul_reg_val = 0;
   8024e:	4b3d      	ldr	r3, [pc, #244]	; (80344 <usart_init_spi_master+0x108>)
   80250:	2200      	movs	r2, #0
   80252:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || (p_usart_opt->spi_mode > SPI_MODE_3) ||
   80254:	68bb      	ldr	r3, [r7, #8]
   80256:	2b00      	cmp	r3, #0
   80258:	d00d      	beq.n	80276 <usart_init_spi_master+0x3a>
   8025a:	68bb      	ldr	r3, [r7, #8]
   8025c:	689b      	ldr	r3, [r3, #8]
   8025e:	2b03      	cmp	r3, #3
   80260:	d809      	bhi.n	80276 <usart_init_spi_master+0x3a>
			usart_set_spi_master_baudrate(p_usart, p_usart_opt->baudrate,
   80262:	68bb      	ldr	r3, [r7, #8]
   80264:	681b      	ldr	r3, [r3, #0]
   80266:	687a      	ldr	r2, [r7, #4]
   80268:	4619      	mov	r1, r3
   8026a:	68f8      	ldr	r0, [r7, #12]
   8026c:	4b36      	ldr	r3, [pc, #216]	; (80348 <usart_init_spi_master+0x10c>)
   8026e:	4798      	blx	r3
   80270:	4603      	mov	r3, r0
	if (!p_usart_opt || (p_usart_opt->spi_mode > SPI_MODE_3) ||
   80272:	2b00      	cmp	r3, #0
   80274:	d001      	beq.n	8027a <usart_init_spi_master+0x3e>
			ul_mck)) {
		return 1;
   80276:	2301      	movs	r3, #1
   80278:	e05d      	b.n	80336 <usart_init_spi_master+0xfa>
	}

	/* Configure the character length bit in MR register. */
	ul_reg_val |= p_usart_opt->char_length;
   8027a:	68bb      	ldr	r3, [r7, #8]
   8027c:	685a      	ldr	r2, [r3, #4]
   8027e:	4b31      	ldr	r3, [pc, #196]	; (80344 <usart_init_spi_master+0x108>)
   80280:	681b      	ldr	r3, [r3, #0]
   80282:	4313      	orrs	r3, r2
   80284:	4a2f      	ldr	r2, [pc, #188]	; (80344 <usart_init_spi_master+0x108>)
   80286:	6013      	str	r3, [r2, #0]

	/* Set SPI master mode and channel mode. */
	ul_reg_val |= US_MR_USART_MODE_SPI_MASTER | US_MR_CLKO |
			p_usart_opt->channel_mode;
   80288:	68bb      	ldr	r3, [r7, #8]
   8028a:	68da      	ldr	r2, [r3, #12]
	ul_reg_val |= US_MR_USART_MODE_SPI_MASTER | US_MR_CLKO |
   8028c:	4b2d      	ldr	r3, [pc, #180]	; (80344 <usart_init_spi_master+0x108>)
   8028e:	681b      	ldr	r3, [r3, #0]
   80290:	4313      	orrs	r3, r2
   80292:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
   80296:	f043 030e 	orr.w	r3, r3, #14
   8029a:	4a2a      	ldr	r2, [pc, #168]	; (80344 <usart_init_spi_master+0x108>)
   8029c:	6013      	str	r3, [r2, #0]

	switch (p_usart_opt->spi_mode) {
   8029e:	68bb      	ldr	r3, [r7, #8]
   802a0:	689b      	ldr	r3, [r3, #8]
   802a2:	2b03      	cmp	r3, #3
   802a4:	d83e      	bhi.n	80324 <usart_init_spi_master+0xe8>
   802a6:	a201      	add	r2, pc, #4	; (adr r2, 802ac <usart_init_spi_master+0x70>)
   802a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   802ac:	000802bd 	.word	0x000802bd
   802b0:	000802d7 	.word	0x000802d7
   802b4:	000802f1 	.word	0x000802f1
   802b8:	0008030b 	.word	0x0008030b
	case SPI_MODE_0:
		ul_reg_val |= US_MR_CPHA;
   802bc:	4b21      	ldr	r3, [pc, #132]	; (80344 <usart_init_spi_master+0x108>)
   802be:	681b      	ldr	r3, [r3, #0]
   802c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   802c4:	4a1f      	ldr	r2, [pc, #124]	; (80344 <usart_init_spi_master+0x108>)
   802c6:	6013      	str	r3, [r2, #0]
		ul_reg_val &= ~US_MR_CPOL;
   802c8:	4b1e      	ldr	r3, [pc, #120]	; (80344 <usart_init_spi_master+0x108>)
   802ca:	681b      	ldr	r3, [r3, #0]
   802cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   802d0:	4a1c      	ldr	r2, [pc, #112]	; (80344 <usart_init_spi_master+0x108>)
   802d2:	6013      	str	r3, [r2, #0]
		break;
   802d4:	e027      	b.n	80326 <usart_init_spi_master+0xea>

	case SPI_MODE_1:
		ul_reg_val &= ~US_MR_CPHA;
   802d6:	4b1b      	ldr	r3, [pc, #108]	; (80344 <usart_init_spi_master+0x108>)
   802d8:	681b      	ldr	r3, [r3, #0]
   802da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   802de:	4a19      	ldr	r2, [pc, #100]	; (80344 <usart_init_spi_master+0x108>)
   802e0:	6013      	str	r3, [r2, #0]
		ul_reg_val &= ~US_MR_CPOL;
   802e2:	4b18      	ldr	r3, [pc, #96]	; (80344 <usart_init_spi_master+0x108>)
   802e4:	681b      	ldr	r3, [r3, #0]
   802e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   802ea:	4a16      	ldr	r2, [pc, #88]	; (80344 <usart_init_spi_master+0x108>)
   802ec:	6013      	str	r3, [r2, #0]
		break;
   802ee:	e01a      	b.n	80326 <usart_init_spi_master+0xea>

	case SPI_MODE_2:
		ul_reg_val |= US_MR_CPHA;
   802f0:	4b14      	ldr	r3, [pc, #80]	; (80344 <usart_init_spi_master+0x108>)
   802f2:	681b      	ldr	r3, [r3, #0]
   802f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   802f8:	4a12      	ldr	r2, [pc, #72]	; (80344 <usart_init_spi_master+0x108>)
   802fa:	6013      	str	r3, [r2, #0]
		ul_reg_val |= US_MR_CPOL;
   802fc:	4b11      	ldr	r3, [pc, #68]	; (80344 <usart_init_spi_master+0x108>)
   802fe:	681b      	ldr	r3, [r3, #0]
   80300:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80304:	4a0f      	ldr	r2, [pc, #60]	; (80344 <usart_init_spi_master+0x108>)
   80306:	6013      	str	r3, [r2, #0]
		break;
   80308:	e00d      	b.n	80326 <usart_init_spi_master+0xea>

	case SPI_MODE_3:
		ul_reg_val &= ~US_MR_CPHA;
   8030a:	4b0e      	ldr	r3, [pc, #56]	; (80344 <usart_init_spi_master+0x108>)
   8030c:	681b      	ldr	r3, [r3, #0]
   8030e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   80312:	4a0c      	ldr	r2, [pc, #48]	; (80344 <usart_init_spi_master+0x108>)
   80314:	6013      	str	r3, [r2, #0]
		ul_reg_val |= US_MR_CPOL;
   80316:	4b0b      	ldr	r3, [pc, #44]	; (80344 <usart_init_spi_master+0x108>)
   80318:	681b      	ldr	r3, [r3, #0]
   8031a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   8031e:	4a09      	ldr	r2, [pc, #36]	; (80344 <usart_init_spi_master+0x108>)
   80320:	6013      	str	r3, [r2, #0]
		break;
   80322:	e000      	b.n	80326 <usart_init_spi_master+0xea>

	default:
		break;
   80324:	bf00      	nop
	}

	p_usart->US_MR |= ul_reg_val;
   80326:	68fb      	ldr	r3, [r7, #12]
   80328:	685a      	ldr	r2, [r3, #4]
   8032a:	4b06      	ldr	r3, [pc, #24]	; (80344 <usart_init_spi_master+0x108>)
   8032c:	681b      	ldr	r3, [r3, #0]
   8032e:	431a      	orrs	r2, r3
   80330:	68fb      	ldr	r3, [r7, #12]
   80332:	605a      	str	r2, [r3, #4]

	return 0;
   80334:	2300      	movs	r3, #0
}
   80336:	4618      	mov	r0, r3
   80338:	3710      	adds	r7, #16
   8033a:	46bd      	mov	sp, r7
   8033c:	bd80      	pop	{r7, pc}
   8033e:	bf00      	nop
   80340:	000801e9 	.word	0x000801e9
   80344:	20070b6c 	.word	0x20070b6c
   80348:	000801a9 	.word	0x000801a9

0008034c <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
   8034c:	b480      	push	{r7}
   8034e:	b083      	sub	sp, #12
   80350:	af00      	add	r7, sp, #0
   80352:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
   80354:	687b      	ldr	r3, [r7, #4]
   80356:	2240      	movs	r2, #64	; 0x40
   80358:	601a      	str	r2, [r3, #0]
}
   8035a:	bf00      	nop
   8035c:	370c      	adds	r7, #12
   8035e:	46bd      	mov	sp, r7
   80360:	bc80      	pop	{r7}
   80362:	4770      	bx	lr

00080364 <usart_disable_tx>:
 * \brief Disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_tx(Usart *p_usart)
{
   80364:	b480      	push	{r7}
   80366:	b083      	sub	sp, #12
   80368:	af00      	add	r7, sp, #0
   8036a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXDIS;
   8036c:	687b      	ldr	r3, [r7, #4]
   8036e:	2280      	movs	r2, #128	; 0x80
   80370:	601a      	str	r2, [r3, #0]
}
   80372:	bf00      	nop
   80374:	370c      	adds	r7, #12
   80376:	46bd      	mov	sp, r7
   80378:	bc80      	pop	{r7}
   8037a:	4770      	bx	lr

0008037c <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
   8037c:	b480      	push	{r7}
   8037e:	b083      	sub	sp, #12
   80380:	af00      	add	r7, sp, #0
   80382:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   80384:	687b      	ldr	r3, [r7, #4]
   80386:	2288      	movs	r2, #136	; 0x88
   80388:	601a      	str	r2, [r3, #0]
}
   8038a:	bf00      	nop
   8038c:	370c      	adds	r7, #12
   8038e:	46bd      	mov	sp, r7
   80390:	bc80      	pop	{r7}
   80392:	4770      	bx	lr

00080394 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
   80394:	b480      	push	{r7}
   80396:	b083      	sub	sp, #12
   80398:	af00      	add	r7, sp, #0
   8039a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
   8039c:	687b      	ldr	r3, [r7, #4]
   8039e:	2210      	movs	r2, #16
   803a0:	601a      	str	r2, [r3, #0]
}
   803a2:	bf00      	nop
   803a4:	370c      	adds	r7, #12
   803a6:	46bd      	mov	sp, r7
   803a8:	bc80      	pop	{r7}
   803aa:	4770      	bx	lr

000803ac <usart_disable_rx>:
 * \brief Disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_rx(Usart *p_usart)
{
   803ac:	b480      	push	{r7}
   803ae:	b083      	sub	sp, #12
   803b0:	af00      	add	r7, sp, #0
   803b2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXDIS;
   803b4:	687b      	ldr	r3, [r7, #4]
   803b6:	2220      	movs	r2, #32
   803b8:	601a      	str	r2, [r3, #0]
}
   803ba:	bf00      	nop
   803bc:	370c      	adds	r7, #12
   803be:	46bd      	mov	sp, r7
   803c0:	bc80      	pop	{r7}
   803c2:	4770      	bx	lr

000803c4 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
   803c4:	b480      	push	{r7}
   803c6:	b083      	sub	sp, #12
   803c8:	af00      	add	r7, sp, #0
   803ca:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   803cc:	687b      	ldr	r3, [r7, #4]
   803ce:	2224      	movs	r2, #36	; 0x24
   803d0:	601a      	str	r2, [r3, #0]
}
   803d2:	bf00      	nop
   803d4:	370c      	adds	r7, #12
   803d6:	46bd      	mov	sp, r7
   803d8:	bc80      	pop	{r7}
   803da:	4770      	bx	lr

000803dc <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
   803dc:	b480      	push	{r7}
   803de:	b083      	sub	sp, #12
   803e0:	af00      	add	r7, sp, #0
   803e2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
   803e4:	687b      	ldr	r3, [r7, #4]
   803e6:	f44f 7280 	mov.w	r2, #256	; 0x100
   803ea:	601a      	str	r2, [r3, #0]
}
   803ec:	bf00      	nop
   803ee:	370c      	adds	r7, #12
   803f0:	46bd      	mov	sp, r7
   803f2:	bc80      	pop	{r7}
   803f4:	4770      	bx	lr

000803f6 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
   803f6:	b480      	push	{r7}
   803f8:	b083      	sub	sp, #12
   803fa:	af00      	add	r7, sp, #0
   803fc:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
   803fe:	687b      	ldr	r3, [r7, #4]
   80400:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   80404:	601a      	str	r2, [r3, #0]
}
   80406:	bf00      	nop
   80408:	370c      	adds	r7, #12
   8040a:	46bd      	mov	sp, r7
   8040c:	bc80      	pop	{r7}
   8040e:	4770      	bx	lr

00080410 <usart_spi_force_chip_select>:
 * \brief Drive the slave select line NSS (RTS pin) to 0 in SPI master mode.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_spi_force_chip_select(Usart *p_usart)
{
   80410:	b480      	push	{r7}
   80412:	b083      	sub	sp, #12
   80414:	af00      	add	r7, sp, #0
   80416:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_FCS;
   80418:	687b      	ldr	r3, [r7, #4]
   8041a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   8041e:	601a      	str	r2, [r3, #0]
}
   80420:	bf00      	nop
   80422:	370c      	adds	r7, #12
   80424:	46bd      	mov	sp, r7
   80426:	bc80      	pop	{r7}
   80428:	4770      	bx	lr

0008042a <usart_spi_release_chip_select>:
 * \brief Drive the slave select line NSS (RTS pin) to 1 in SPI master mode.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_spi_release_chip_select(Usart *p_usart)
{
   8042a:	b480      	push	{r7}
   8042c:	b083      	sub	sp, #12
   8042e:	af00      	add	r7, sp, #0
   80430:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RCS;
   80432:	687b      	ldr	r3, [r7, #4]
   80434:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   80438:	601a      	str	r2, [r3, #0]
}
   8043a:	bf00      	nop
   8043c:	370c      	adds	r7, #12
   8043e:	46bd      	mov	sp, r7
   80440:	bc80      	pop	{r7}
   80442:	4770      	bx	lr

00080444 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
   80444:	b480      	push	{r7}
   80446:	b083      	sub	sp, #12
   80448:	af00      	add	r7, sp, #0
   8044a:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
   8044c:	687b      	ldr	r3, [r7, #4]
   8044e:	4a04      	ldr	r2, [pc, #16]	; (80460 <usart_disable_writeprotect+0x1c>)
   80450:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
   80454:	bf00      	nop
   80456:	370c      	adds	r7, #12
   80458:	46bd      	mov	sp, r7
   8045a:	bc80      	pop	{r7}
   8045c:	4770      	bx	lr
   8045e:	bf00      	nop
   80460:	55534100 	.word	0x55534100

00080464 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   80464:	b480      	push	{r7}
   80466:	b083      	sub	sp, #12
   80468:	af00      	add	r7, sp, #0
   8046a:	4603      	mov	r3, r0
   8046c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8046e:	4908      	ldr	r1, [pc, #32]	; (80490 <NVIC_EnableIRQ+0x2c>)
   80470:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80474:	095b      	lsrs	r3, r3, #5
   80476:	79fa      	ldrb	r2, [r7, #7]
   80478:	f002 021f 	and.w	r2, r2, #31
   8047c:	2001      	movs	r0, #1
   8047e:	fa00 f202 	lsl.w	r2, r0, r2
   80482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   80486:	bf00      	nop
   80488:	370c      	adds	r7, #12
   8048a:	46bd      	mov	sp, r7
   8048c:	bc80      	pop	{r7}
   8048e:	4770      	bx	lr
   80490:	e000e100 	.word	0xe000e100

00080494 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   80494:	b480      	push	{r7}
   80496:	b083      	sub	sp, #12
   80498:	af00      	add	r7, sp, #0
   8049a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   8049c:	687b      	ldr	r3, [r7, #4]
   8049e:	2b07      	cmp	r3, #7
   804a0:	d825      	bhi.n	804ee <osc_get_rate+0x5a>
   804a2:	a201      	add	r2, pc, #4	; (adr r2, 804a8 <osc_get_rate+0x14>)
   804a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   804a8:	000804c9 	.word	0x000804c9
   804ac:	000804cf 	.word	0x000804cf
   804b0:	000804d5 	.word	0x000804d5
   804b4:	000804db 	.word	0x000804db
   804b8:	000804df 	.word	0x000804df
   804bc:	000804e3 	.word	0x000804e3
   804c0:	000804e7 	.word	0x000804e7
   804c4:	000804eb 	.word	0x000804eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   804c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   804cc:	e010      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   804ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   804d2:	e00d      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   804d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   804d8:	e00a      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   804da:	4b08      	ldr	r3, [pc, #32]	; (804fc <osc_get_rate+0x68>)
   804dc:	e008      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   804de:	4b08      	ldr	r3, [pc, #32]	; (80500 <osc_get_rate+0x6c>)
   804e0:	e006      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   804e2:	4b08      	ldr	r3, [pc, #32]	; (80504 <osc_get_rate+0x70>)
   804e4:	e004      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   804e6:	4b07      	ldr	r3, [pc, #28]	; (80504 <osc_get_rate+0x70>)
   804e8:	e002      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   804ea:	4b06      	ldr	r3, [pc, #24]	; (80504 <osc_get_rate+0x70>)
   804ec:	e000      	b.n	804f0 <osc_get_rate+0x5c>
	}

	return 0;
   804ee:	2300      	movs	r3, #0
}
   804f0:	4618      	mov	r0, r3
   804f2:	370c      	adds	r7, #12
   804f4:	46bd      	mov	sp, r7
   804f6:	bc80      	pop	{r7}
   804f8:	4770      	bx	lr
   804fa:	bf00      	nop
   804fc:	003d0900 	.word	0x003d0900
   80500:	007a1200 	.word	0x007a1200
   80504:	00b71b00 	.word	0x00b71b00

00080508 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   80508:	b580      	push	{r7, lr}
   8050a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
   8050c:	2006      	movs	r0, #6
   8050e:	4b04      	ldr	r3, [pc, #16]	; (80520 <sysclk_get_main_hz+0x18>)
   80510:	4798      	blx	r3
   80512:	4602      	mov	r2, r0
   80514:	4613      	mov	r3, r2
   80516:	00db      	lsls	r3, r3, #3
   80518:	1a9b      	subs	r3, r3, r2
   8051a:	005b      	lsls	r3, r3, #1
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   8051c:	4618      	mov	r0, r3
   8051e:	bd80      	pop	{r7, pc}
   80520:	00080495 	.word	0x00080495

00080524 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
   80524:	b580      	push	{r7, lr}
   80526:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
   80528:	4b02      	ldr	r3, [pc, #8]	; (80534 <sysclk_get_peripheral_hz+0x10>)
   8052a:	4798      	blx	r3
   8052c:	4603      	mov	r3, r0
   8052e:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
   80530:	4618      	mov	r0, r3
   80532:	bd80      	pop	{r7, pc}
   80534:	00080509 	.word	0x00080509

00080538 <spi_init>:
sensor_to_motor_t stm;

uint8_t sens_buf[sizeof(mts)];

void spi_init(void)
{
   80538:	b580      	push	{r7, lr}
   8053a:	af00      	add	r7, sp, #0
	configure_dmac();
   8053c:	4b02      	ldr	r3, [pc, #8]	; (80548 <spi_init+0x10>)
   8053e:	4798      	blx	r3
	spi_master_initialize();
   80540:	4b02      	ldr	r3, [pc, #8]	; (8054c <spi_init+0x14>)
   80542:	4798      	blx	r3
}
   80544:	bf00      	nop
   80546:	bd80      	pop	{r7, pc}
   80548:	00080665 	.word	0x00080665
   8054c:	00080551 	.word	0x00080551

00080550 <spi_master_initialize>:

void spi_master_initialize(void)
{
   80550:	b590      	push	{r4, r7, lr}
   80552:	b085      	sub	sp, #20
   80554:	af00      	add	r7, sp, #0
	dmac_channel_disable(DMAC, 1);
   80556:	2101      	movs	r1, #1
   80558:	4810      	ldr	r0, [pc, #64]	; (8059c <spi_master_initialize+0x4c>)
   8055a:	4b11      	ldr	r3, [pc, #68]	; (805a0 <spi_master_initialize+0x50>)
   8055c:	4798      	blx	r3
	dmac_channel_disable(DMAC, 0);
   8055e:	2100      	movs	r1, #0
   80560:	480e      	ldr	r0, [pc, #56]	; (8059c <spi_master_initialize+0x4c>)
   80562:	4b0f      	ldr	r3, [pc, #60]	; (805a0 <spi_master_initialize+0x50>)
   80564:	4798      	blx	r3
	pmc_enable_periph_clk(ID_USART1);
   80566:	2012      	movs	r0, #18
   80568:	4b0e      	ldr	r3, [pc, #56]	; (805a4 <spi_master_initialize+0x54>)
   8056a:	4798      	blx	r3
	usart_spi_disable(USART1);
   8056c:	480e      	ldr	r0, [pc, #56]	; (805a8 <spi_master_initialize+0x58>)
   8056e:	4b0f      	ldr	r3, [pc, #60]	; (805ac <spi_master_initialize+0x5c>)
   80570:	4798      	blx	r3

	usart_spi_opt_t spi_settings =
   80572:	4b0f      	ldr	r3, [pc, #60]	; (805b0 <spi_master_initialize+0x60>)
   80574:	463c      	mov	r4, r7
   80576:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   80578:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.baudrate = 1000000,
		.char_length = US_MR_CHRL_8_BIT,
		.spi_mode = SPI_MODE_0,
		.channel_mode = US_MR_CHMODE_NORMAL
	};
	usart_init_spi_master(USART1, &spi_settings, sysclk_get_peripheral_hz());
   8057c:	4b0d      	ldr	r3, [pc, #52]	; (805b4 <spi_master_initialize+0x64>)
   8057e:	4798      	blx	r3
   80580:	4602      	mov	r2, r0
   80582:	463b      	mov	r3, r7
   80584:	4619      	mov	r1, r3
   80586:	4808      	ldr	r0, [pc, #32]	; (805a8 <spi_master_initialize+0x58>)
   80588:	4b0b      	ldr	r3, [pc, #44]	; (805b8 <spi_master_initialize+0x68>)
   8058a:	4798      	blx	r3
	usart_spi_enable(USART1);
   8058c:	4806      	ldr	r0, [pc, #24]	; (805a8 <spi_master_initialize+0x58>)
   8058e:	4b0b      	ldr	r3, [pc, #44]	; (805bc <spi_master_initialize+0x6c>)
   80590:	4798      	blx	r3
}
   80592:	bf00      	nop
   80594:	3714      	adds	r7, #20
   80596:	46bd      	mov	sp, r7
   80598:	bd90      	pop	{r4, r7, pc}
   8059a:	bf00      	nop
   8059c:	400c4000 	.word	0x400c4000
   805a0:	00081d4f 	.word	0x00081d4f
   805a4:	0008210d 	.word	0x0008210d
   805a8:	4009c000 	.word	0x4009c000
   805ac:	00080185 	.word	0x00080185
   805b0:	00087490 	.word	0x00087490
   805b4:	00080525 	.word	0x00080525
   805b8:	0008023d 	.word	0x0008023d
   805bc:	00080161 	.word	0x00080161

000805c0 <spi_master_transfer>:

void spi_master_transfer(void *p_buf, uint32_t ul_size)
{
   805c0:	b580      	push	{r7, lr}
   805c2:	b088      	sub	sp, #32
   805c4:	af00      	add	r7, sp, #0
   805c6:	6078      	str	r0, [r7, #4]
   805c8:	6039      	str	r1, [r7, #0]
	dma_transfer_descriptor_t dmac_trans;

	usart_spi_force_chip_select(USART1);
   805ca:	481c      	ldr	r0, [pc, #112]	; (8063c <spi_master_transfer+0x7c>)
   805cc:	4b1c      	ldr	r3, [pc, #112]	; (80640 <spi_master_transfer+0x80>)
   805ce:	4798      	blx	r3

	dmac_channel_disable(DMAC, 1);
   805d0:	2101      	movs	r1, #1
   805d2:	481c      	ldr	r0, [pc, #112]	; (80644 <spi_master_transfer+0x84>)
   805d4:	4b1c      	ldr	r3, [pc, #112]	; (80648 <spi_master_transfer+0x88>)
   805d6:	4798      	blx	r3
	dmac_trans.ul_source_addr = (uint32_t) p_buf;
   805d8:	687b      	ldr	r3, [r7, #4]
   805da:	60fb      	str	r3, [r7, #12]
	dmac_trans.ul_destination_addr = (uint32_t) & USART1->US_THR;
   805dc:	4b1b      	ldr	r3, [pc, #108]	; (8064c <spi_master_transfer+0x8c>)
   805de:	613b      	str	r3, [r7, #16]
	dmac_trans.ul_ctrlA = ul_size | DMAC_CTRLA_SRC_WIDTH_BYTE | DMAC_CTRLA_DST_WIDTH_BYTE;
   805e0:	683b      	ldr	r3, [r7, #0]
   805e2:	617b      	str	r3, [r7, #20]
	dmac_trans.ul_ctrlB = DMAC_CTRLB_SRC_DSCR | DMAC_CTRLB_DST_DSCR | DMAC_CTRLB_FC_MEM2PER_DMA_FC | DMAC_CTRLB_SRC_INCR_INCREMENTING | DMAC_CTRLB_DST_INCR_FIXED;
   805e4:	4b1a      	ldr	r3, [pc, #104]	; (80650 <spi_master_transfer+0x90>)
   805e6:	61bb      	str	r3, [r7, #24]
	dmac_trans.ul_descriptor_addr = 0;
   805e8:	2300      	movs	r3, #0
   805ea:	61fb      	str	r3, [r7, #28]
	dmac_channel_single_buf_transfer_init(DMAC, 1, &dmac_trans);
   805ec:	f107 030c 	add.w	r3, r7, #12
   805f0:	461a      	mov	r2, r3
   805f2:	2101      	movs	r1, #1
   805f4:	4813      	ldr	r0, [pc, #76]	; (80644 <spi_master_transfer+0x84>)
   805f6:	4b17      	ldr	r3, [pc, #92]	; (80654 <spi_master_transfer+0x94>)
   805f8:	4798      	blx	r3
	dmac_channel_enable(DMAC, 1);
   805fa:	2101      	movs	r1, #1
   805fc:	4811      	ldr	r0, [pc, #68]	; (80644 <spi_master_transfer+0x84>)
   805fe:	4b16      	ldr	r3, [pc, #88]	; (80658 <spi_master_transfer+0x98>)
   80600:	4798      	blx	r3

	dmac_channel_disable(DMAC, 0);
   80602:	2100      	movs	r1, #0
   80604:	480f      	ldr	r0, [pc, #60]	; (80644 <spi_master_transfer+0x84>)
   80606:	4b10      	ldr	r3, [pc, #64]	; (80648 <spi_master_transfer+0x88>)
   80608:	4798      	blx	r3
	dmac_trans.ul_source_addr = (uint32_t) & USART1->US_RHR;
   8060a:	4b14      	ldr	r3, [pc, #80]	; (8065c <spi_master_transfer+0x9c>)
   8060c:	60fb      	str	r3, [r7, #12]
	dmac_trans.ul_destination_addr = (uint32_t) p_buf;
   8060e:	687b      	ldr	r3, [r7, #4]
   80610:	613b      	str	r3, [r7, #16]
	dmac_trans.ul_ctrlA = ul_size | DMAC_CTRLA_SRC_WIDTH_BYTE | DMAC_CTRLA_DST_WIDTH_BYTE;
   80612:	683b      	ldr	r3, [r7, #0]
   80614:	617b      	str	r3, [r7, #20]
	dmac_trans.ul_ctrlB = DMAC_CTRLB_SRC_DSCR | DMAC_CTRLB_DST_DSCR | DMAC_CTRLB_FC_PER2MEM_DMA_FC | DMAC_CTRLB_SRC_INCR_FIXED | DMAC_CTRLB_DST_INCR_INCREMENTING;
   80616:	4b12      	ldr	r3, [pc, #72]	; (80660 <spi_master_transfer+0xa0>)
   80618:	61bb      	str	r3, [r7, #24]
	dmac_trans.ul_descriptor_addr = 0;
   8061a:	2300      	movs	r3, #0
   8061c:	61fb      	str	r3, [r7, #28]
	dmac_channel_single_buf_transfer_init(DMAC, 0, (dma_transfer_descriptor_t *) & dmac_trans);
   8061e:	f107 030c 	add.w	r3, r7, #12
   80622:	461a      	mov	r2, r3
   80624:	2100      	movs	r1, #0
   80626:	4807      	ldr	r0, [pc, #28]	; (80644 <spi_master_transfer+0x84>)
   80628:	4b0a      	ldr	r3, [pc, #40]	; (80654 <spi_master_transfer+0x94>)
   8062a:	4798      	blx	r3
	dmac_channel_enable(DMAC, 0);
   8062c:	2100      	movs	r1, #0
   8062e:	4805      	ldr	r0, [pc, #20]	; (80644 <spi_master_transfer+0x84>)
   80630:	4b09      	ldr	r3, [pc, #36]	; (80658 <spi_master_transfer+0x98>)
   80632:	4798      	blx	r3
}
   80634:	bf00      	nop
   80636:	3720      	adds	r7, #32
   80638:	46bd      	mov	sp, r7
   8063a:	bd80      	pop	{r7, pc}
   8063c:	4009c000 	.word	0x4009c000
   80640:	00080411 	.word	0x00080411
   80644:	400c4000 	.word	0x400c4000
   80648:	00081d4f 	.word	0x00081d4f
   8064c:	4009c01c 	.word	0x4009c01c
   80650:	20310000 	.word	0x20310000
   80654:	00081e69 	.word	0x00081e69
   80658:	00081d31 	.word	0x00081d31
   8065c:	4009c018 	.word	0x4009c018
   80660:	02510000 	.word	0x02510000

00080664 <configure_dmac>:

void configure_dmac(void)
{
   80664:	b580      	push	{r7, lr}
   80666:	b082      	sub	sp, #8
   80668:	af00      	add	r7, sp, #0
	uint32_t ul_cfg;

	/* Initialize and enable DMA controller. */
	pmc_enable_periph_clk(ID_DMAC);
   8066a:	2027      	movs	r0, #39	; 0x27
   8066c:	4b18      	ldr	r3, [pc, #96]	; (806d0 <configure_dmac+0x6c>)
   8066e:	4798      	blx	r3
	dmac_init(DMAC);
   80670:	4818      	ldr	r0, [pc, #96]	; (806d4 <configure_dmac+0x70>)
   80672:	4b19      	ldr	r3, [pc, #100]	; (806d8 <configure_dmac+0x74>)
   80674:	4798      	blx	r3
	dmac_set_priority_mode(DMAC, DMAC_PRIORITY_ROUND_ROBIN);
   80676:	2110      	movs	r1, #16
   80678:	4816      	ldr	r0, [pc, #88]	; (806d4 <configure_dmac+0x70>)
   8067a:	4b18      	ldr	r3, [pc, #96]	; (806dc <configure_dmac+0x78>)
   8067c:	4798      	blx	r3
	dmac_enable(DMAC);
   8067e:	4815      	ldr	r0, [pc, #84]	; (806d4 <configure_dmac+0x70>)
   80680:	4b17      	ldr	r3, [pc, #92]	; (806e0 <configure_dmac+0x7c>)
   80682:	4798      	blx	r3

	/* Configure DMA RX channel. */
	ul_cfg = 0;
   80684:	2300      	movs	r3, #0
   80686:	607b      	str	r3, [r7, #4]
	ul_cfg |= DMAC_CFG_SRC_PER(14) | DMAC_CFG_SRC_H2SEL | DMAC_CFG_SOD | DMAC_CFG_FIFOCFG_ALAP_CFG;
   80688:	687b      	ldr	r3, [r7, #4]
   8068a:	f443 3381 	orr.w	r3, r3, #66048	; 0x10200
   8068e:	f043 030e 	orr.w	r3, r3, #14
   80692:	607b      	str	r3, [r7, #4]
	dmac_channel_set_configuration(DMAC, 0, ul_cfg);
   80694:	687a      	ldr	r2, [r7, #4]
   80696:	2100      	movs	r1, #0
   80698:	480e      	ldr	r0, [pc, #56]	; (806d4 <configure_dmac+0x70>)
   8069a:	4b12      	ldr	r3, [pc, #72]	; (806e4 <configure_dmac+0x80>)
   8069c:	4798      	blx	r3

	/* Configure DMA TX channel. */
	ul_cfg = 0;
   8069e:	2300      	movs	r3, #0
   806a0:	607b      	str	r3, [r7, #4]
	ul_cfg |= DMAC_CFG_DST_PER(13) | DMAC_CFG_DST_H2SEL | DMAC_CFG_SOD | DMAC_CFG_FIFOCFG_ALAP_CFG;
   806a2:	687b      	ldr	r3, [r7, #4]
   806a4:	f443 3390 	orr.w	r3, r3, #73728	; 0x12000
   806a8:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
   806ac:	607b      	str	r3, [r7, #4]
	dmac_channel_set_configuration(DMAC, 1, ul_cfg);
   806ae:	687a      	ldr	r2, [r7, #4]
   806b0:	2101      	movs	r1, #1
   806b2:	4808      	ldr	r0, [pc, #32]	; (806d4 <configure_dmac+0x70>)
   806b4:	4b0b      	ldr	r3, [pc, #44]	; (806e4 <configure_dmac+0x80>)
   806b6:	4798      	blx	r3
	ul_cfg = 0;
	ul_cfg |= DMAC_CFG_DST_PER(1) | DMAC_CFG_DST_H2SEL | DMAC_CFG_SOD | DMAC_CFG_FIFOCFG_ALAP_CFG;
	dmac_channel_set_configuration(DMAC, 4, ul_cfg);
#endif
	/* Enable receive channel interrupt for DMAC. */
	NVIC_EnableIRQ(DMAC_IRQn);
   806b8:	2027      	movs	r0, #39	; 0x27
   806ba:	4b0b      	ldr	r3, [pc, #44]	; (806e8 <configure_dmac+0x84>)
   806bc:	4798      	blx	r3
	dmac_enable_interrupt(DMAC, (1 << 0));
   806be:	2101      	movs	r1, #1
   806c0:	4804      	ldr	r0, [pc, #16]	; (806d4 <configure_dmac+0x70>)
   806c2:	4b0a      	ldr	r3, [pc, #40]	; (806ec <configure_dmac+0x88>)
   806c4:	4798      	blx	r3
}
   806c6:	bf00      	nop
   806c8:	3708      	adds	r7, #8
   806ca:	46bd      	mov	sp, r7
   806cc:	bd80      	pop	{r7, pc}
   806ce:	bf00      	nop
   806d0:	0008210d 	.word	0x0008210d
   806d4:	400c4000 	.word	0x400c4000
   806d8:	00081c89 	.word	0x00081c89
   806dc:	00081ca5 	.word	0x00081ca5
   806e0:	00081ccb 	.word	0x00081ccb
   806e4:	00081e3f 	.word	0x00081e3f
   806e8:	00080465 	.word	0x00080465
   806ec:	00081d01 	.word	0x00081d01

000806f0 <DMAC_Handler>:

void DMAC_Handler(void)
{
   806f0:	b580      	push	{r7, lr}
   806f2:	af00      	add	r7, sp, #0
	static uint32_t ul_status;

	ul_status = dmac_get_status(DMAC);
   806f4:	480a      	ldr	r0, [pc, #40]	; (80720 <DMAC_Handler+0x30>)
   806f6:	4b0b      	ldr	r3, [pc, #44]	; (80724 <DMAC_Handler+0x34>)
   806f8:	4798      	blx	r3
   806fa:	4602      	mov	r2, r0
   806fc:	4b0a      	ldr	r3, [pc, #40]	; (80728 <DMAC_Handler+0x38>)
   806fe:	601a      	str	r2, [r3, #0]
	
	if (ul_status & (1 << 0))
   80700:	4b09      	ldr	r3, [pc, #36]	; (80728 <DMAC_Handler+0x38>)
   80702:	681b      	ldr	r3, [r3, #0]
   80704:	f003 0301 	and.w	r3, r3, #1
   80708:	2b00      	cmp	r3, #0
   8070a:	d006      	beq.n	8071a <DMAC_Handler+0x2a>
	{
		usart_spi_release_chip_select(USART1);
   8070c:	4807      	ldr	r0, [pc, #28]	; (8072c <DMAC_Handler+0x3c>)
   8070e:	4b08      	ldr	r3, [pc, #32]	; (80730 <DMAC_Handler+0x40>)
   80710:	4798      	blx	r3
		memcpy(&stm, &sens_buf, sizeof(stm));
   80712:	4b08      	ldr	r3, [pc, #32]	; (80734 <DMAC_Handler+0x44>)
   80714:	781a      	ldrb	r2, [r3, #0]
   80716:	4b08      	ldr	r3, [pc, #32]	; (80738 <DMAC_Handler+0x48>)
   80718:	701a      	strb	r2, [r3, #0]
	}
   8071a:	bf00      	nop
   8071c:	bd80      	pop	{r7, pc}
   8071e:	bf00      	nop
   80720:	400c4000 	.word	0x400c4000
   80724:	00081d1b 	.word	0x00081d1b
   80728:	20070b70 	.word	0x20070b70
   8072c:	4009c000 	.word	0x4009c000
   80730:	0008042b 	.word	0x0008042b
   80734:	20070bd0 	.word	0x20070bd0
   80738:	20070bd8 	.word	0x20070bd8

0008073c <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
   8073c:	b480      	push	{r7}
   8073e:	b083      	sub	sp, #12
   80740:	af00      	add	r7, sp, #0
   80742:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   80744:	687b      	ldr	r3, [r7, #4]
   80746:	2208      	movs	r2, #8
   80748:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   8074a:	687b      	ldr	r3, [r7, #4]
   8074c:	2220      	movs	r2, #32
   8074e:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   80750:	687b      	ldr	r3, [r7, #4]
   80752:	2204      	movs	r2, #4
   80754:	601a      	str	r2, [r3, #0]
}
   80756:	bf00      	nop
   80758:	370c      	adds	r7, #12
   8075a:	46bd      	mov	sp, r7
   8075c:	bc80      	pop	{r7}
   8075e:	4770      	bx	lr

00080760 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   80760:	b580      	push	{r7, lr}
   80762:	b084      	sub	sp, #16
   80764:	af00      	add	r7, sp, #0
   80766:	6078      	str	r0, [r7, #4]
   80768:	6039      	str	r1, [r7, #0]
	uint32_t status = TWI_SUCCESS;
   8076a:	2300      	movs	r3, #0
   8076c:	60fb      	str	r3, [r7, #12]

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   8076e:	687b      	ldr	r3, [r7, #4]
   80770:	f04f 32ff 	mov.w	r2, #4294967295
   80774:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   80776:	687b      	ldr	r3, [r7, #4]
   80778:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
   8077a:	6878      	ldr	r0, [r7, #4]
   8077c:	4b0e      	ldr	r3, [pc, #56]	; (807b8 <twi_master_init+0x58>)
   8077e:	4798      	blx	r3

	twi_enable_master_mode(p_twi);
   80780:	6878      	ldr	r0, [r7, #4]
   80782:	4b0e      	ldr	r3, [pc, #56]	; (807bc <twi_master_init+0x5c>)
   80784:	4798      	blx	r3

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   80786:	683b      	ldr	r3, [r7, #0]
   80788:	6859      	ldr	r1, [r3, #4]
   8078a:	683b      	ldr	r3, [r7, #0]
   8078c:	681b      	ldr	r3, [r3, #0]
   8078e:	461a      	mov	r2, r3
   80790:	6878      	ldr	r0, [r7, #4]
   80792:	4b0b      	ldr	r3, [pc, #44]	; (807c0 <twi_master_init+0x60>)
   80794:	4798      	blx	r3
   80796:	4603      	mov	r3, r0
   80798:	2b01      	cmp	r3, #1
   8079a:	d101      	bne.n	807a0 <twi_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
   8079c:	2301      	movs	r3, #1
   8079e:	60fb      	str	r3, [r7, #12]
	}

	if (p_opt->smbus == 1) {
   807a0:	683b      	ldr	r3, [r7, #0]
   807a2:	7a5b      	ldrb	r3, [r3, #9]
   807a4:	2b01      	cmp	r3, #1
   807a6:	d102      	bne.n	807ae <twi_master_init+0x4e>
		p_twi->TWI_CR = TWI_CR_QUICK;
   807a8:	687b      	ldr	r3, [r7, #4]
   807aa:	2240      	movs	r2, #64	; 0x40
   807ac:	601a      	str	r2, [r3, #0]
	}

	return status;
   807ae:	68fb      	ldr	r3, [r7, #12]
}
   807b0:	4618      	mov	r0, r3
   807b2:	3710      	adds	r7, #16
   807b4:	46bd      	mov	sp, r7
   807b6:	bd80      	pop	{r7, pc}
   807b8:	000809f1 	.word	0x000809f1
   807bc:	0008073d 	.word	0x0008073d
   807c0:	000807c5 	.word	0x000807c5

000807c4 <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
   807c4:	b480      	push	{r7}
   807c6:	b089      	sub	sp, #36	; 0x24
   807c8:	af00      	add	r7, sp, #0
   807ca:	60f8      	str	r0, [r7, #12]
   807cc:	60b9      	str	r1, [r7, #8]
   807ce:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
   807d0:	2300      	movs	r3, #0
   807d2:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   807d4:	68bb      	ldr	r3, [r7, #8]
   807d6:	4a34      	ldr	r2, [pc, #208]	; (808a8 <twi_set_speed+0xe4>)
   807d8:	4293      	cmp	r3, r2
   807da:	d901      	bls.n	807e0 <twi_set_speed+0x1c>
		return FAIL;
   807dc:	2301      	movs	r3, #1
   807de:	e05d      	b.n	8089c <twi_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
   807e0:	68bb      	ldr	r3, [r7, #8]
   807e2:	4a32      	ldr	r2, [pc, #200]	; (808ac <twi_set_speed+0xe8>)
   807e4:	4293      	cmp	r3, r2
   807e6:	d937      	bls.n	80858 <twi_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   807e8:	687b      	ldr	r3, [r7, #4]
   807ea:	4a31      	ldr	r2, [pc, #196]	; (808b0 <twi_set_speed+0xec>)
   807ec:	fba2 2303 	umull	r2, r3, r2, r3
   807f0:	0b9b      	lsrs	r3, r3, #14
   807f2:	3b04      	subs	r3, #4
   807f4:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   807f6:	68ba      	ldr	r2, [r7, #8]
   807f8:	4b2e      	ldr	r3, [pc, #184]	; (808b4 <twi_set_speed+0xf0>)
   807fa:	4413      	add	r3, r2
   807fc:	009b      	lsls	r3, r3, #2
   807fe:	687a      	ldr	r2, [r7, #4]
   80800:	fbb2 f3f3 	udiv	r3, r2, r3
   80804:	3b04      	subs	r3, #4
   80806:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80808:	e005      	b.n	80816 <twi_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
   8080a:	69fb      	ldr	r3, [r7, #28]
   8080c:	3301      	adds	r3, #1
   8080e:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
   80810:	697b      	ldr	r3, [r7, #20]
   80812:	085b      	lsrs	r3, r3, #1
   80814:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80816:	697b      	ldr	r3, [r7, #20]
   80818:	2bff      	cmp	r3, #255	; 0xff
   8081a:	d909      	bls.n	80830 <twi_set_speed+0x6c>
   8081c:	69fb      	ldr	r3, [r7, #28]
   8081e:	2b06      	cmp	r3, #6
   80820:	d9f3      	bls.n	8080a <twi_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80822:	e005      	b.n	80830 <twi_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
   80824:	69fb      	ldr	r3, [r7, #28]
   80826:	3301      	adds	r3, #1
   80828:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
   8082a:	693b      	ldr	r3, [r7, #16]
   8082c:	085b      	lsrs	r3, r3, #1
   8082e:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80830:	693b      	ldr	r3, [r7, #16]
   80832:	2bff      	cmp	r3, #255	; 0xff
   80834:	d902      	bls.n	8083c <twi_set_speed+0x78>
   80836:	69fb      	ldr	r3, [r7, #28]
   80838:	2b06      	cmp	r3, #6
   8083a:	d9f3      	bls.n	80824 <twi_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   8083c:	697b      	ldr	r3, [r7, #20]
   8083e:	b2da      	uxtb	r2, r3
   80840:	693b      	ldr	r3, [r7, #16]
   80842:	021b      	lsls	r3, r3, #8
   80844:	b29b      	uxth	r3, r3
   80846:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);		
   80848:	69fb      	ldr	r3, [r7, #28]
   8084a:	041b      	lsls	r3, r3, #16
   8084c:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   80850:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
   80852:	68fb      	ldr	r3, [r7, #12]
   80854:	611a      	str	r2, [r3, #16]
   80856:	e020      	b.n	8089a <twi_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   80858:	68bb      	ldr	r3, [r7, #8]
   8085a:	005b      	lsls	r3, r3, #1
   8085c:	687a      	ldr	r2, [r7, #4]
   8085e:	fbb2 f3f3 	udiv	r3, r2, r3
   80862:	3b04      	subs	r3, #4
   80864:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80866:	e005      	b.n	80874 <twi_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
   80868:	69fb      	ldr	r3, [r7, #28]
   8086a:	3301      	adds	r3, #1
   8086c:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
   8086e:	69bb      	ldr	r3, [r7, #24]
   80870:	085b      	lsrs	r3, r3, #1
   80872:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80874:	69bb      	ldr	r3, [r7, #24]
   80876:	2bff      	cmp	r3, #255	; 0xff
   80878:	d902      	bls.n	80880 <twi_set_speed+0xbc>
   8087a:	69fb      	ldr	r3, [r7, #28]
   8087c:	2b06      	cmp	r3, #6
   8087e:	d9f3      	bls.n	80868 <twi_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80880:	69bb      	ldr	r3, [r7, #24]
   80882:	b2da      	uxtb	r2, r3
   80884:	69bb      	ldr	r3, [r7, #24]
   80886:	021b      	lsls	r3, r3, #8
   80888:	b29b      	uxth	r3, r3
   8088a:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);
   8088c:	69fb      	ldr	r3, [r7, #28]
   8088e:	041b      	lsls	r3, r3, #16
   80890:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80894:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
   80896:	68fb      	ldr	r3, [r7, #12]
   80898:	611a      	str	r2, [r3, #16]
	}

	return PASS;
   8089a:	2300      	movs	r3, #0
}
   8089c:	4618      	mov	r0, r3
   8089e:	3724      	adds	r7, #36	; 0x24
   808a0:	46bd      	mov	sp, r7
   808a2:	bc80      	pop	{r7}
   808a4:	4770      	bx	lr
   808a6:	bf00      	nop
   808a8:	00061a80 	.word	0x00061a80
   808ac:	0005dc00 	.word	0x0005dc00
   808b0:	057619f1 	.word	0x057619f1
   808b4:	3ffd1200 	.word	0x3ffd1200

000808b8 <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
   808b8:	b480      	push	{r7}
   808ba:	b085      	sub	sp, #20
   808bc:	af00      	add	r7, sp, #0
   808be:	6078      	str	r0, [r7, #4]
   808c0:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
   808c2:	683b      	ldr	r3, [r7, #0]
   808c4:	2b00      	cmp	r3, #0
   808c6:	d101      	bne.n	808cc <twi_mk_addr+0x14>
		return 0;
   808c8:	2300      	movs	r3, #0
   808ca:	e01d      	b.n	80908 <twi_mk_addr+0x50>

	val = addr[0];
   808cc:	687b      	ldr	r3, [r7, #4]
   808ce:	781b      	ldrb	r3, [r3, #0]
   808d0:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
   808d2:	683b      	ldr	r3, [r7, #0]
   808d4:	2b01      	cmp	r3, #1
   808d6:	dd09      	ble.n	808ec <twi_mk_addr+0x34>
		val <<= 8;
   808d8:	68fb      	ldr	r3, [r7, #12]
   808da:	021b      	lsls	r3, r3, #8
   808dc:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
   808de:	687b      	ldr	r3, [r7, #4]
   808e0:	3301      	adds	r3, #1
   808e2:	781b      	ldrb	r3, [r3, #0]
   808e4:	461a      	mov	r2, r3
   808e6:	68fb      	ldr	r3, [r7, #12]
   808e8:	4313      	orrs	r3, r2
   808ea:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
   808ec:	683b      	ldr	r3, [r7, #0]
   808ee:	2b02      	cmp	r3, #2
   808f0:	dd09      	ble.n	80906 <twi_mk_addr+0x4e>
		val <<= 8;
   808f2:	68fb      	ldr	r3, [r7, #12]
   808f4:	021b      	lsls	r3, r3, #8
   808f6:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
   808f8:	687b      	ldr	r3, [r7, #4]
   808fa:	3302      	adds	r3, #2
   808fc:	781b      	ldrb	r3, [r3, #0]
   808fe:	461a      	mov	r2, r3
   80900:	68fb      	ldr	r3, [r7, #12]
   80902:	4313      	orrs	r3, r2
   80904:	60fb      	str	r3, [r7, #12]
	}
	return val;
   80906:	68fb      	ldr	r3, [r7, #12]
}
   80908:	4618      	mov	r0, r3
   8090a:	3714      	adds	r7, #20
   8090c:	46bd      	mov	sp, r7
   8090e:	bc80      	pop	{r7}
   80910:	4770      	bx	lr
	...

00080914 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
   80914:	b580      	push	{r7, lr}
   80916:	b086      	sub	sp, #24
   80918:	af00      	add	r7, sp, #0
   8091a:	6078      	str	r0, [r7, #4]
   8091c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
   8091e:	683b      	ldr	r3, [r7, #0]
   80920:	68db      	ldr	r3, [r3, #12]
   80922:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
   80924:	683b      	ldr	r3, [r7, #0]
   80926:	689b      	ldr	r3, [r3, #8]
   80928:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
   8092a:	697b      	ldr	r3, [r7, #20]
   8092c:	2b00      	cmp	r3, #0
   8092e:	d101      	bne.n	80934 <twi_master_write+0x20>
		return TWI_INVALID_ARGUMENT;
   80930:	2301      	movs	r3, #1
   80932:	e056      	b.n	809e2 <twi_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   80934:	687b      	ldr	r3, [r7, #4]
   80936:	2200      	movs	r2, #0
   80938:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   8093a:	683b      	ldr	r3, [r7, #0]
   8093c:	7c1b      	ldrb	r3, [r3, #16]
   8093e:	041b      	lsls	r3, r3, #16
   80940:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   80944:	683b      	ldr	r3, [r7, #0]
   80946:	685b      	ldr	r3, [r3, #4]
   80948:	021b      	lsls	r3, r3, #8
   8094a:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   8094e:	431a      	orrs	r2, r3
   80950:	687b      	ldr	r3, [r7, #4]
   80952:	605a      	str	r2, [r3, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   80954:	687b      	ldr	r3, [r7, #4]
   80956:	2200      	movs	r2, #0
   80958:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   8095a:	683a      	ldr	r2, [r7, #0]
   8095c:	683b      	ldr	r3, [r7, #0]
   8095e:	685b      	ldr	r3, [r3, #4]
   80960:	4619      	mov	r1, r3
   80962:	4610      	mov	r0, r2
   80964:	4b21      	ldr	r3, [pc, #132]	; (809ec <twi_master_write+0xd8>)
   80966:	4798      	blx	r3
   80968:	4602      	mov	r2, r0
   8096a:	687b      	ldr	r3, [r7, #4]
   8096c:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
   8096e:	e019      	b.n	809a4 <twi_master_write+0x90>
		status = p_twi->TWI_SR;
   80970:	687b      	ldr	r3, [r7, #4]
   80972:	6a1b      	ldr	r3, [r3, #32]
   80974:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
   80976:	68fb      	ldr	r3, [r7, #12]
   80978:	f403 7380 	and.w	r3, r3, #256	; 0x100
   8097c:	2b00      	cmp	r3, #0
   8097e:	d001      	beq.n	80984 <twi_master_write+0x70>
			return TWI_RECEIVE_NACK;
   80980:	2305      	movs	r3, #5
   80982:	e02e      	b.n	809e2 <twi_master_write+0xce>
		}

		if (!(status & TWI_SR_TXRDY)) {
   80984:	68fb      	ldr	r3, [r7, #12]
   80986:	f003 0304 	and.w	r3, r3, #4
   8098a:	2b00      	cmp	r3, #0
   8098c:	d100      	bne.n	80990 <twi_master_write+0x7c>
			continue;
   8098e:	e009      	b.n	809a4 <twi_master_write+0x90>
		}
		p_twi->TWI_THR = *buffer++;
   80990:	693b      	ldr	r3, [r7, #16]
   80992:	1c5a      	adds	r2, r3, #1
   80994:	613a      	str	r2, [r7, #16]
   80996:	781b      	ldrb	r3, [r3, #0]
   80998:	461a      	mov	r2, r3
   8099a:	687b      	ldr	r3, [r7, #4]
   8099c:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
   8099e:	697b      	ldr	r3, [r7, #20]
   809a0:	3b01      	subs	r3, #1
   809a2:	617b      	str	r3, [r7, #20]
	while (cnt > 0) {
   809a4:	697b      	ldr	r3, [r7, #20]
   809a6:	2b00      	cmp	r3, #0
   809a8:	d1e2      	bne.n	80970 <twi_master_write+0x5c>
	}

	while (1) {
		status = p_twi->TWI_SR;
   809aa:	687b      	ldr	r3, [r7, #4]
   809ac:	6a1b      	ldr	r3, [r3, #32]
   809ae:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
   809b0:	68fb      	ldr	r3, [r7, #12]
   809b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
   809b6:	2b00      	cmp	r3, #0
   809b8:	d001      	beq.n	809be <twi_master_write+0xaa>
			return TWI_RECEIVE_NACK;
   809ba:	2305      	movs	r3, #5
   809bc:	e011      	b.n	809e2 <twi_master_write+0xce>
		}

		if (status & TWI_SR_TXRDY) {
   809be:	68fb      	ldr	r3, [r7, #12]
   809c0:	f003 0304 	and.w	r3, r3, #4
   809c4:	2b00      	cmp	r3, #0
   809c6:	d100      	bne.n	809ca <twi_master_write+0xb6>
		status = p_twi->TWI_SR;
   809c8:	e7ef      	b.n	809aa <twi_master_write+0x96>
			break;
   809ca:	bf00      	nop
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
   809cc:	687b      	ldr	r3, [r7, #4]
   809ce:	2202      	movs	r2, #2
   809d0:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   809d2:	bf00      	nop
   809d4:	687b      	ldr	r3, [r7, #4]
   809d6:	6a1b      	ldr	r3, [r3, #32]
   809d8:	f003 0301 	and.w	r3, r3, #1
   809dc:	2b00      	cmp	r3, #0
   809de:	d0f9      	beq.n	809d4 <twi_master_write+0xc0>
	}

	return TWI_SUCCESS;
   809e0:	2300      	movs	r3, #0
}
   809e2:	4618      	mov	r0, r3
   809e4:	3718      	adds	r7, #24
   809e6:	46bd      	mov	sp, r7
   809e8:	bd80      	pop	{r7, pc}
   809ea:	bf00      	nop
   809ec:	000808b9 	.word	0x000808b9

000809f0 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
   809f0:	b480      	push	{r7}
   809f2:	b083      	sub	sp, #12
   809f4:	af00      	add	r7, sp, #0
   809f6:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   809f8:	687b      	ldr	r3, [r7, #4]
   809fa:	2280      	movs	r2, #128	; 0x80
   809fc:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
   809fe:	687b      	ldr	r3, [r7, #4]
   80a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
   80a02:	bf00      	nop
   80a04:	370c      	adds	r7, #12
   80a06:	46bd      	mov	sp, r7
   80a08:	bc80      	pop	{r7}
   80a0a:	4770      	bx	lr

00080a0c <osc_get_rate>:
{
   80a0c:	b480      	push	{r7}
   80a0e:	b083      	sub	sp, #12
   80a10:	af00      	add	r7, sp, #0
   80a12:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80a14:	687b      	ldr	r3, [r7, #4]
   80a16:	2b07      	cmp	r3, #7
   80a18:	d825      	bhi.n	80a66 <osc_get_rate+0x5a>
   80a1a:	a201      	add	r2, pc, #4	; (adr r2, 80a20 <osc_get_rate+0x14>)
   80a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80a20:	00080a41 	.word	0x00080a41
   80a24:	00080a47 	.word	0x00080a47
   80a28:	00080a4d 	.word	0x00080a4d
   80a2c:	00080a53 	.word	0x00080a53
   80a30:	00080a57 	.word	0x00080a57
   80a34:	00080a5b 	.word	0x00080a5b
   80a38:	00080a5f 	.word	0x00080a5f
   80a3c:	00080a63 	.word	0x00080a63
		return OSC_SLCK_32K_RC_HZ;
   80a40:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   80a44:	e010      	b.n	80a68 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
   80a46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80a4a:	e00d      	b.n	80a68 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
   80a4c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80a50:	e00a      	b.n	80a68 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
   80a52:	4b08      	ldr	r3, [pc, #32]	; (80a74 <osc_get_rate+0x68>)
   80a54:	e008      	b.n	80a68 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
   80a56:	4b08      	ldr	r3, [pc, #32]	; (80a78 <osc_get_rate+0x6c>)
   80a58:	e006      	b.n	80a68 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
   80a5a:	4b08      	ldr	r3, [pc, #32]	; (80a7c <osc_get_rate+0x70>)
   80a5c:	e004      	b.n	80a68 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
   80a5e:	4b07      	ldr	r3, [pc, #28]	; (80a7c <osc_get_rate+0x70>)
   80a60:	e002      	b.n	80a68 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
   80a62:	4b06      	ldr	r3, [pc, #24]	; (80a7c <osc_get_rate+0x70>)
   80a64:	e000      	b.n	80a68 <osc_get_rate+0x5c>
	return 0;
   80a66:	2300      	movs	r3, #0
}
   80a68:	4618      	mov	r0, r3
   80a6a:	370c      	adds	r7, #12
   80a6c:	46bd      	mov	sp, r7
   80a6e:	bc80      	pop	{r7}
   80a70:	4770      	bx	lr
   80a72:	bf00      	nop
   80a74:	003d0900 	.word	0x003d0900
   80a78:	007a1200 	.word	0x007a1200
   80a7c:	00b71b00 	.word	0x00b71b00

00080a80 <sysclk_get_main_hz>:
{
   80a80:	b580      	push	{r7, lr}
   80a82:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   80a84:	2006      	movs	r0, #6
   80a86:	4b04      	ldr	r3, [pc, #16]	; (80a98 <sysclk_get_main_hz+0x18>)
   80a88:	4798      	blx	r3
   80a8a:	4602      	mov	r2, r0
   80a8c:	4613      	mov	r3, r2
   80a8e:	00db      	lsls	r3, r3, #3
   80a90:	1a9b      	subs	r3, r3, r2
   80a92:	005b      	lsls	r3, r3, #1
}
   80a94:	4618      	mov	r0, r3
   80a96:	bd80      	pop	{r7, pc}
   80a98:	00080a0d 	.word	0x00080a0d

00080a9c <sysclk_get_peripheral_hz>:
{
   80a9c:	b580      	push	{r7, lr}
   80a9e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   80aa0:	4b02      	ldr	r3, [pc, #8]	; (80aac <sysclk_get_peripheral_hz+0x10>)
   80aa2:	4798      	blx	r3
   80aa4:	4603      	mov	r3, r0
   80aa6:	085b      	lsrs	r3, r3, #1
}
   80aa8:	4618      	mov	r0, r3
   80aaa:	bd80      	pop	{r7, pc}
   80aac:	00080a81 	.word	0x00080a81

00080ab0 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
   80ab0:	b580      	push	{r7, lr}
   80ab2:	b082      	sub	sp, #8
   80ab4:	af00      	add	r7, sp, #0
   80ab6:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   80ab8:	6878      	ldr	r0, [r7, #4]
   80aba:	4b03      	ldr	r3, [pc, #12]	; (80ac8 <sysclk_enable_peripheral_clock+0x18>)
   80abc:	4798      	blx	r3
}
   80abe:	bf00      	nop
   80ac0:	3708      	adds	r7, #8
   80ac2:	46bd      	mov	sp, r7
   80ac4:	bd80      	pop	{r7, pc}
   80ac6:	bf00      	nop
   80ac8:	0008210d 	.word	0x0008210d

00080acc <twi_master_setup>:
typedef twi_options_t twi_master_options_t;
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
   80acc:	b580      	push	{r7, lr}
   80ace:	b082      	sub	sp, #8
   80ad0:	af00      	add	r7, sp, #0
   80ad2:	6078      	str	r0, [r7, #4]
   80ad4:	6039      	str	r1, [r7, #0]
	p_opt->master_clk = sysclk_get_peripheral_hz();
   80ad6:	4b10      	ldr	r3, [pc, #64]	; (80b18 <twi_master_setup+0x4c>)
   80ad8:	4798      	blx	r3
   80ada:	4602      	mov	r2, r0
   80adc:	683b      	ldr	r3, [r7, #0]
   80ade:	601a      	str	r2, [r3, #0]
	p_opt->smbus      = 0;
   80ae0:	683b      	ldr	r3, [r7, #0]
   80ae2:	2200      	movs	r2, #0
   80ae4:	725a      	strb	r2, [r3, #9]
	} else {
		// Do Nothing
	}
#else
#if (!(SAMG51 || SAMG53 || SAMG54))
	if (p_twi == TWI0) {
   80ae6:	687b      	ldr	r3, [r7, #4]
   80ae8:	4a0c      	ldr	r2, [pc, #48]	; (80b1c <twi_master_setup+0x50>)
   80aea:	4293      	cmp	r3, r2
   80aec:	d103      	bne.n	80af6 <twi_master_setup+0x2a>
		sysclk_enable_peripheral_clock(ID_TWI0);
   80aee:	2016      	movs	r0, #22
   80af0:	4b0b      	ldr	r3, [pc, #44]	; (80b20 <twi_master_setup+0x54>)
   80af2:	4798      	blx	r3
   80af4:	e006      	b.n	80b04 <twi_master_setup+0x38>
	} else
#endif
	if (p_twi == TWI1) {
   80af6:	687b      	ldr	r3, [r7, #4]
   80af8:	4a0a      	ldr	r2, [pc, #40]	; (80b24 <twi_master_setup+0x58>)
   80afa:	4293      	cmp	r3, r2
   80afc:	d102      	bne.n	80b04 <twi_master_setup+0x38>
		sysclk_enable_peripheral_clock(ID_TWI1);
   80afe:	2017      	movs	r0, #23
   80b00:	4b07      	ldr	r3, [pc, #28]	; (80b20 <twi_master_setup+0x54>)
   80b02:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
   80b04:	6839      	ldr	r1, [r7, #0]
   80b06:	6878      	ldr	r0, [r7, #4]
   80b08:	4b07      	ldr	r3, [pc, #28]	; (80b28 <twi_master_setup+0x5c>)
   80b0a:	4798      	blx	r3
   80b0c:	4603      	mov	r3, r0
}
   80b0e:	4618      	mov	r0, r3
   80b10:	3708      	adds	r7, #8
   80b12:	46bd      	mov	sp, r7
   80b14:	bd80      	pop	{r7, pc}
   80b16:	bf00      	nop
   80b18:	00080a9d 	.word	0x00080a9d
   80b1c:	4008c000 	.word	0x4008c000
   80b20:	00080ab1 	.word	0x00080ab1
   80b24:	40090000 	.word	0x40090000
   80b28:	00080761 	.word	0x00080761

00080b2c <lcd_init>:

static void send_nibble(uint8_t cmd, uint8_t byte);
static void send_byte(uint8_t cmd, uint8_t byte);

void lcd_init(void)
{
   80b2c:	b580      	push	{r7, lr}
   80b2e:	af00      	add	r7, sp, #0
	backlight = LCD_LIGHT_OFF;
   80b30:	4b1a      	ldr	r3, [pc, #104]	; (80b9c <lcd_init+0x70>)
   80b32:	2200      	movs	r2, #0
   80b34:	701a      	strb	r2, [r3, #0]

	send_nibble(LCD_FUNTION_WRITE, 3);
   80b36:	2103      	movs	r1, #3
   80b38:	2000      	movs	r0, #0
   80b3a:	4b19      	ldr	r3, [pc, #100]	; (80ba0 <lcd_init+0x74>)
   80b3c:	4798      	blx	r3
	mdelay(5);
   80b3e:	2005      	movs	r0, #5
   80b40:	4b18      	ldr	r3, [pc, #96]	; (80ba4 <lcd_init+0x78>)
   80b42:	4798      	blx	r3
	send_nibble(LCD_FUNTION_WRITE, 3);
   80b44:	2103      	movs	r1, #3
   80b46:	2000      	movs	r0, #0
   80b48:	4b15      	ldr	r3, [pc, #84]	; (80ba0 <lcd_init+0x74>)
   80b4a:	4798      	blx	r3
	mdelay(5);
   80b4c:	2005      	movs	r0, #5
   80b4e:	4b15      	ldr	r3, [pc, #84]	; (80ba4 <lcd_init+0x78>)
   80b50:	4798      	blx	r3
	send_nibble(LCD_FUNTION_WRITE, 3);
   80b52:	2103      	movs	r1, #3
   80b54:	2000      	movs	r0, #0
   80b56:	4b12      	ldr	r3, [pc, #72]	; (80ba0 <lcd_init+0x74>)
   80b58:	4798      	blx	r3
	mdelay(5);
   80b5a:	2005      	movs	r0, #5
   80b5c:	4b11      	ldr	r3, [pc, #68]	; (80ba4 <lcd_init+0x78>)
   80b5e:	4798      	blx	r3
	send_nibble(LCD_FUNTION_WRITE, 2);                /* Interface auf 4-Bit setzen        */
   80b60:	2102      	movs	r1, #2
   80b62:	2000      	movs	r0, #0
   80b64:	4b0e      	ldr	r3, [pc, #56]	; (80ba0 <lcd_init+0x74>)
   80b66:	4798      	blx	r3
	/*-----------------------------------*/
	send_byte(LCD_FUNTION_WRITE, 0x28);               /* Funktion Set:                     */
   80b68:	2128      	movs	r1, #40	; 0x28
   80b6a:	2000      	movs	r0, #0
   80b6c:	4b0e      	ldr	r3, [pc, #56]	; (80ba8 <lcd_init+0x7c>)
   80b6e:	4798      	blx	r3
	/*   - Interface: 4-Bit              */
	/*   - LCD: 2-zeilig                 */
	/*   - Darstellung: 5x8-Punkte       */
	/*-----------------------------------*/
	send_byte(LCD_FUNTION_WRITE, 0x08);               /* Display ein/aus:                  */
   80b70:	2108      	movs	r1, #8
   80b72:	2000      	movs	r0, #0
   80b74:	4b0c      	ldr	r3, [pc, #48]	; (80ba8 <lcd_init+0x7c>)
   80b76:	4798      	blx	r3
	/*   - Display: aus                  */
	/*   - Kursor: aus                   */
	/*   - Kursor als Untersrtich        */
	/*-----------------------------------*/
	send_byte(LCD_FUNTION_WRITE, 0x01);               /* Display lschen                   */
   80b78:	2101      	movs	r1, #1
   80b7a:	2000      	movs	r0, #0
   80b7c:	4b0a      	ldr	r3, [pc, #40]	; (80ba8 <lcd_init+0x7c>)
   80b7e:	4798      	blx	r3
	mdelay(LCD_CLEAR_WAIT_TIME);                      /*-----------------------------------*/
   80b80:	200a      	movs	r0, #10
   80b82:	4b08      	ldr	r3, [pc, #32]	; (80ba4 <lcd_init+0x78>)
   80b84:	4798      	blx	r3
	send_byte(LCD_FUNTION_WRITE, 0x06);               /* Entry Mode Set:                   */
   80b86:	2106      	movs	r1, #6
   80b88:	2000      	movs	r0, #0
   80b8a:	4b07      	ldr	r3, [pc, #28]	; (80ba8 <lcd_init+0x7c>)
   80b8c:	4798      	blx	r3
	/*   - Kuror Laufrichtung: rechts    */
	/*   - kein Shift                    */
	/*-----------------------------------*/
	send_byte(LCD_FUNTION_WRITE, 0x0C);               /* Display ein/aus:                  */
   80b8e:	210c      	movs	r1, #12
   80b90:	2000      	movs	r0, #0
   80b92:	4b05      	ldr	r3, [pc, #20]	; (80ba8 <lcd_init+0x7c>)
   80b94:	4798      	blx	r3
	/*   - Display: ein                  */
	/*   - Kursor: aus                   */
	/*   - Kursor als Untersrtich        */
}
   80b96:	bf00      	nop
   80b98:	bd80      	pop	{r7, pc}
   80b9a:	bf00      	nop
   80b9c:	20070b74 	.word	0x20070b74
   80ba0:	00080cad 	.word	0x00080cad
   80ba4:	0008180d 	.word	0x0008180d
   80ba8:	00080d41 	.word	0x00080d41

00080bac <set_backlight>:

void set_backlight(backlight_t state)
{
   80bac:	b580      	push	{r7, lr}
   80bae:	b082      	sub	sp, #8
   80bb0:	af00      	add	r7, sp, #0
   80bb2:	4603      	mov	r3, r0
   80bb4:	71fb      	strb	r3, [r7, #7]
	backlight = state;
   80bb6:	4a07      	ldr	r2, [pc, #28]	; (80bd4 <set_backlight+0x28>)
   80bb8:	79fb      	ldrb	r3, [r7, #7]
   80bba:	7013      	strb	r3, [r2, #0]
	send_byte(LCD_FUNTION_WRITE, 0x01);               /* clear dislplay */
   80bbc:	2101      	movs	r1, #1
   80bbe:	2000      	movs	r0, #0
   80bc0:	4b05      	ldr	r3, [pc, #20]	; (80bd8 <set_backlight+0x2c>)
   80bc2:	4798      	blx	r3
	mdelay(LCD_CLEAR_WAIT_TIME);
   80bc4:	200a      	movs	r0, #10
   80bc6:	4b05      	ldr	r3, [pc, #20]	; (80bdc <set_backlight+0x30>)
   80bc8:	4798      	blx	r3
}
   80bca:	bf00      	nop
   80bcc:	3708      	adds	r7, #8
   80bce:	46bd      	mov	sp, r7
   80bd0:	bd80      	pop	{r7, pc}
   80bd2:	bf00      	nop
   80bd4:	20070b74 	.word	0x20070b74
   80bd8:	00080d41 	.word	0x00080d41
   80bdc:	0008180d 	.word	0x0008180d

00080be0 <lcd_clear>:

void lcd_clear(void)
{
   80be0:	b580      	push	{r7, lr}
   80be2:	af00      	add	r7, sp, #0
	send_byte(0, 0x01);
   80be4:	2101      	movs	r1, #1
   80be6:	2000      	movs	r0, #0
   80be8:	4b03      	ldr	r3, [pc, #12]	; (80bf8 <lcd_clear+0x18>)
   80bea:	4798      	blx	r3
	mdelay(LCD_CLEAR_WAIT_TIME);
   80bec:	200a      	movs	r0, #10
   80bee:	4b03      	ldr	r3, [pc, #12]	; (80bfc <lcd_clear+0x1c>)
   80bf0:	4798      	blx	r3
}
   80bf2:	bf00      	nop
   80bf4:	bd80      	pop	{r7, pc}
   80bf6:	bf00      	nop
   80bf8:	00080d41 	.word	0x00080d41
   80bfc:	0008180d 	.word	0x0008180d

00080c00 <print_s>:

void print_s(uint8_t line, uint8_t col, const char* data)
{
   80c00:	b580      	push	{r7, lr}
   80c02:	b086      	sub	sp, #24
   80c04:	af00      	add	r7, sp, #0
   80c06:	4603      	mov	r3, r0
   80c08:	603a      	str	r2, [r7, #0]
   80c0a:	71fb      	strb	r3, [r7, #7]
   80c0c:	460b      	mov	r3, r1
   80c0e:	71bb      	strb	r3, [r7, #6]
	int len=strlen(data);
   80c10:	6838      	ldr	r0, [r7, #0]
   80c12:	4b24      	ldr	r3, [pc, #144]	; (80ca4 <print_s+0xa4>)
   80c14:	4798      	blx	r3
   80c16:	4603      	mov	r3, r0
   80c18:	60fb      	str	r3, [r7, #12]
	uint8_t addr;
	
	if (line > 4 || line < 1)
   80c1a:	79fb      	ldrb	r3, [r7, #7]
   80c1c:	2b04      	cmp	r3, #4
   80c1e:	d83c      	bhi.n	80c9a <print_s+0x9a>
   80c20:	79fb      	ldrb	r3, [r7, #7]
   80c22:	2b00      	cmp	r3, #0
   80c24:	d039      	beq.n	80c9a <print_s+0x9a>
	{
		return;
	}
	
	switch (line)
   80c26:	79fb      	ldrb	r3, [r7, #7]
   80c28:	3b01      	subs	r3, #1
   80c2a:	2b03      	cmp	r3, #3
   80c2c:	d816      	bhi.n	80c5c <print_s+0x5c>
   80c2e:	a201      	add	r2, pc, #4	; (adr r2, 80c34 <print_s+0x34>)
   80c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80c34:	00080c45 	.word	0x00080c45
   80c38:	00080c4b 	.word	0x00080c4b
   80c3c:	00080c51 	.word	0x00080c51
   80c40:	00080c57 	.word	0x00080c57
	{
		case 1:
		addr = 0x80;
   80c44:	2380      	movs	r3, #128	; 0x80
   80c46:	75fb      	strb	r3, [r7, #23]
		break;
   80c48:	e00b      	b.n	80c62 <print_s+0x62>
		case 2:
		addr = 0x80 | 0x40;                             /* set address to start of line 2           */
   80c4a:	23c0      	movs	r3, #192	; 0xc0
   80c4c:	75fb      	strb	r3, [r7, #23]
		break;
   80c4e:	e008      	b.n	80c62 <print_s+0x62>
		case 3:
		addr = 0x80 | 0x14;                             /* set address to start of line 3           */
   80c50:	2394      	movs	r3, #148	; 0x94
   80c52:	75fb      	strb	r3, [r7, #23]
		break;
   80c54:	e005      	b.n	80c62 <print_s+0x62>
		case 4:
		addr = 0x80 | 0x54;                             /* set address to start of line 4           */
   80c56:	23d4      	movs	r3, #212	; 0xd4
   80c58:	75fb      	strb	r3, [r7, #23]
		break;
   80c5a:	e002      	b.n	80c62 <print_s+0x62>
		default:
		addr = 0x80;
   80c5c:	2380      	movs	r3, #128	; 0x80
   80c5e:	75fb      	strb	r3, [r7, #23]
		break;
   80c60:	bf00      	nop
	}
	
	addr += col;                                        /* set column in the selected  line         */
   80c62:	7dfa      	ldrb	r2, [r7, #23]
   80c64:	79bb      	ldrb	r3, [r7, #6]
   80c66:	4413      	add	r3, r2
   80c68:	75fb      	strb	r3, [r7, #23]
	send_byte(LCD_FUNTION_WRITE, addr);               /* set cursor to the address                */
   80c6a:	7dfb      	ldrb	r3, [r7, #23]
   80c6c:	4619      	mov	r1, r3
   80c6e:	2000      	movs	r0, #0
   80c70:	4b0d      	ldr	r3, [pc, #52]	; (80ca8 <print_s+0xa8>)
   80c72:	4798      	blx	r3
	
	for (int i=0; i<len; i++)
   80c74:	2300      	movs	r3, #0
   80c76:	613b      	str	r3, [r7, #16]
   80c78:	e00a      	b.n	80c90 <print_s+0x90>
	{                         /* write sting.....                         */
		send_byte(LCD_WRITE_DDR, data[i]);
   80c7a:	693b      	ldr	r3, [r7, #16]
   80c7c:	683a      	ldr	r2, [r7, #0]
   80c7e:	4413      	add	r3, r2
   80c80:	781b      	ldrb	r3, [r3, #0]
   80c82:	4619      	mov	r1, r3
   80c84:	2001      	movs	r0, #1
   80c86:	4b08      	ldr	r3, [pc, #32]	; (80ca8 <print_s+0xa8>)
   80c88:	4798      	blx	r3
	for (int i=0; i<len; i++)
   80c8a:	693b      	ldr	r3, [r7, #16]
   80c8c:	3301      	adds	r3, #1
   80c8e:	613b      	str	r3, [r7, #16]
   80c90:	693a      	ldr	r2, [r7, #16]
   80c92:	68fb      	ldr	r3, [r7, #12]
   80c94:	429a      	cmp	r2, r3
   80c96:	dbf0      	blt.n	80c7a <print_s+0x7a>
   80c98:	e000      	b.n	80c9c <print_s+0x9c>
		return;
   80c9a:	bf00      	nop
	}
}
   80c9c:	3718      	adds	r7, #24
   80c9e:	46bd      	mov	sp, r7
   80ca0:	bd80      	pop	{r7, pc}
   80ca2:	bf00      	nop
   80ca4:	00082d2d 	.word	0x00082d2d
   80ca8:	00080d41 	.word	0x00080d41

00080cac <send_nibble>:
	send_byte(LCD_FUNTION_WRITE, addr);             /* set cursor to the address                */
	lcd_print_c(data);
}

static void send_nibble(uint8_t cmd, uint8_t byte)
{
   80cac:	b580      	push	{r7, lr}
   80cae:	b084      	sub	sp, #16
   80cb0:	af00      	add	r7, sp, #0
   80cb2:	4603      	mov	r3, r0
   80cb4:	460a      	mov	r2, r1
   80cb6:	71fb      	strb	r3, [r7, #7]
   80cb8:	4613      	mov	r3, r2
   80cba:	71bb      	strb	r3, [r7, #6]
	uint8_t data[2];
	
	cmd = (cmd & 0x0F) | backlight;                  /* mask command bits */
   80cbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80cc0:	f003 030f 	and.w	r3, r3, #15
   80cc4:	b25a      	sxtb	r2, r3
   80cc6:	4b1a      	ldr	r3, [pc, #104]	; (80d30 <send_nibble+0x84>)
   80cc8:	781b      	ldrb	r3, [r3, #0]
   80cca:	b25b      	sxtb	r3, r3
   80ccc:	4313      	orrs	r3, r2
   80cce:	b25b      	sxtb	r3, r3
   80cd0:	71fb      	strb	r3, [r7, #7]
	data[0] = cmd | LCD_ENABLE_HIGH | ((byte & 0x0F) << 4);
   80cd2:	79bb      	ldrb	r3, [r7, #6]
   80cd4:	011b      	lsls	r3, r3, #4
   80cd6:	b2da      	uxtb	r2, r3
   80cd8:	79fb      	ldrb	r3, [r7, #7]
   80cda:	4313      	orrs	r3, r2
   80cdc:	b2db      	uxtb	r3, r3
   80cde:	f043 0304 	orr.w	r3, r3, #4
   80ce2:	b2db      	uxtb	r3, r3
   80ce4:	733b      	strb	r3, [r7, #12]
	data[1] = cmd | LCD_ENABLE_LOW  | ((byte & 0x0F) << 4);
   80ce6:	79bb      	ldrb	r3, [r7, #6]
   80ce8:	011b      	lsls	r3, r3, #4
   80cea:	b25a      	sxtb	r2, r3
   80cec:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80cf0:	4313      	orrs	r3, r2
   80cf2:	b25b      	sxtb	r3, r3
   80cf4:	b2db      	uxtb	r3, r3
   80cf6:	737b      	strb	r3, [r7, #13]

	tx_packet.chip = 0x27;
   80cf8:	4b0e      	ldr	r3, [pc, #56]	; (80d34 <send_nibble+0x88>)
   80cfa:	2227      	movs	r2, #39	; 0x27
   80cfc:	741a      	strb	r2, [r3, #16]
	tx_packet.addr[0] = 0x00;
   80cfe:	4b0d      	ldr	r3, [pc, #52]	; (80d34 <send_nibble+0x88>)
   80d00:	2200      	movs	r2, #0
   80d02:	701a      	strb	r2, [r3, #0]
	tx_packet.addr_length = 0;
   80d04:	4b0b      	ldr	r3, [pc, #44]	; (80d34 <send_nibble+0x88>)
   80d06:	2200      	movs	r2, #0
   80d08:	605a      	str	r2, [r3, #4]
	tx_packet.buffer = data;
   80d0a:	4a0a      	ldr	r2, [pc, #40]	; (80d34 <send_nibble+0x88>)
   80d0c:	f107 030c 	add.w	r3, r7, #12
   80d10:	6093      	str	r3, [r2, #8]
	tx_packet.length = 2;
   80d12:	4b08      	ldr	r3, [pc, #32]	; (80d34 <send_nibble+0x88>)
   80d14:	2202      	movs	r2, #2
   80d16:	60da      	str	r2, [r3, #12]
	
	while (twi_master_write(TWI0, &tx_packet) != TWI_SUCCESS);
   80d18:	bf00      	nop
   80d1a:	4906      	ldr	r1, [pc, #24]	; (80d34 <send_nibble+0x88>)
   80d1c:	4806      	ldr	r0, [pc, #24]	; (80d38 <send_nibble+0x8c>)
   80d1e:	4b07      	ldr	r3, [pc, #28]	; (80d3c <send_nibble+0x90>)
   80d20:	4798      	blx	r3
   80d22:	4603      	mov	r3, r0
   80d24:	2b00      	cmp	r3, #0
   80d26:	d1f8      	bne.n	80d1a <send_nibble+0x6e>
}
   80d28:	bf00      	nop
   80d2a:	3710      	adds	r7, #16
   80d2c:	46bd      	mov	sp, r7
   80d2e:	bd80      	pop	{r7, pc}
   80d30:	20070b74 	.word	0x20070b74
   80d34:	20070b78 	.word	0x20070b78
   80d38:	4008c000 	.word	0x4008c000
   80d3c:	00080915 	.word	0x00080915

00080d40 <send_byte>:

static void send_byte(uint8_t cmd, uint8_t byte)
{
   80d40:	b580      	push	{r7, lr}
   80d42:	b084      	sub	sp, #16
   80d44:	af00      	add	r7, sp, #0
   80d46:	4603      	mov	r3, r0
   80d48:	460a      	mov	r2, r1
   80d4a:	71fb      	strb	r3, [r7, #7]
   80d4c:	4613      	mov	r3, r2
   80d4e:	71bb      	strb	r3, [r7, #6]
	uint8_t data[4];
	
	cmd = (cmd & 0x0F) | backlight;                  /* mask command bits */
   80d50:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80d54:	f003 030f 	and.w	r3, r3, #15
   80d58:	b25a      	sxtb	r2, r3
   80d5a:	4b25      	ldr	r3, [pc, #148]	; (80df0 <send_byte+0xb0>)
   80d5c:	781b      	ldrb	r3, [r3, #0]
   80d5e:	b25b      	sxtb	r3, r3
   80d60:	4313      	orrs	r3, r2
   80d62:	b25b      	sxtb	r3, r3
   80d64:	71fb      	strb	r3, [r7, #7]
	data[0] = cmd | LCD_ENABLE_HIGH | (byte & 0xF0) ;
   80d66:	79bb      	ldrb	r3, [r7, #6]
   80d68:	f023 030f 	bic.w	r3, r3, #15
   80d6c:	b2da      	uxtb	r2, r3
   80d6e:	79fb      	ldrb	r3, [r7, #7]
   80d70:	4313      	orrs	r3, r2
   80d72:	b2db      	uxtb	r3, r3
   80d74:	f043 0304 	orr.w	r3, r3, #4
   80d78:	b2db      	uxtb	r3, r3
   80d7a:	733b      	strb	r3, [r7, #12]
	data[1] = cmd | LCD_ENABLE_LOW  | (byte & 0xF0) ;
   80d7c:	f997 3006 	ldrsb.w	r3, [r7, #6]
   80d80:	f023 030f 	bic.w	r3, r3, #15
   80d84:	b25a      	sxtb	r2, r3
   80d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80d8a:	4313      	orrs	r3, r2
   80d8c:	b25b      	sxtb	r3, r3
   80d8e:	b2db      	uxtb	r3, r3
   80d90:	737b      	strb	r3, [r7, #13]
	data[2] = cmd | LCD_ENABLE_HIGH | ((byte & 0x0F) << 4);
   80d92:	79bb      	ldrb	r3, [r7, #6]
   80d94:	011b      	lsls	r3, r3, #4
   80d96:	b2da      	uxtb	r2, r3
   80d98:	79fb      	ldrb	r3, [r7, #7]
   80d9a:	4313      	orrs	r3, r2
   80d9c:	b2db      	uxtb	r3, r3
   80d9e:	f043 0304 	orr.w	r3, r3, #4
   80da2:	b2db      	uxtb	r3, r3
   80da4:	73bb      	strb	r3, [r7, #14]
	data[3] = cmd | LCD_ENABLE_LOW  | ((byte & 0x0F) << 4);
   80da6:	79bb      	ldrb	r3, [r7, #6]
   80da8:	011b      	lsls	r3, r3, #4
   80daa:	b25a      	sxtb	r2, r3
   80dac:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80db0:	4313      	orrs	r3, r2
   80db2:	b25b      	sxtb	r3, r3
   80db4:	b2db      	uxtb	r3, r3
   80db6:	73fb      	strb	r3, [r7, #15]
	
	tx_packet.chip = 0x27;
   80db8:	4b0e      	ldr	r3, [pc, #56]	; (80df4 <send_byte+0xb4>)
   80dba:	2227      	movs	r2, #39	; 0x27
   80dbc:	741a      	strb	r2, [r3, #16]
	tx_packet.addr[0] = 0x00;
   80dbe:	4b0d      	ldr	r3, [pc, #52]	; (80df4 <send_byte+0xb4>)
   80dc0:	2200      	movs	r2, #0
   80dc2:	701a      	strb	r2, [r3, #0]
	tx_packet.addr_length = 0;
   80dc4:	4b0b      	ldr	r3, [pc, #44]	; (80df4 <send_byte+0xb4>)
   80dc6:	2200      	movs	r2, #0
   80dc8:	605a      	str	r2, [r3, #4]
	tx_packet.buffer = data;
   80dca:	4a0a      	ldr	r2, [pc, #40]	; (80df4 <send_byte+0xb4>)
   80dcc:	f107 030c 	add.w	r3, r7, #12
   80dd0:	6093      	str	r3, [r2, #8]
	tx_packet.length = 4;
   80dd2:	4b08      	ldr	r3, [pc, #32]	; (80df4 <send_byte+0xb4>)
   80dd4:	2204      	movs	r2, #4
   80dd6:	60da      	str	r2, [r3, #12]
	
	while (twi_master_write(TWI0, &tx_packet) != TWI_SUCCESS);
   80dd8:	bf00      	nop
   80dda:	4906      	ldr	r1, [pc, #24]	; (80df4 <send_byte+0xb4>)
   80ddc:	4806      	ldr	r0, [pc, #24]	; (80df8 <send_byte+0xb8>)
   80dde:	4b07      	ldr	r3, [pc, #28]	; (80dfc <send_byte+0xbc>)
   80de0:	4798      	blx	r3
   80de2:	4603      	mov	r3, r0
   80de4:	2b00      	cmp	r3, #0
   80de6:	d1f8      	bne.n	80dda <send_byte+0x9a>
}
   80de8:	bf00      	nop
   80dea:	3710      	adds	r7, #16
   80dec:	46bd      	mov	sp, r7
   80dee:	bd80      	pop	{r7, pc}
   80df0:	20070b74 	.word	0x20070b74
   80df4:	20070b78 	.word	0x20070b78
   80df8:	4008c000 	.word	0x4008c000
   80dfc:	00080915 	.word	0x00080915

00080e00 <twi_init>:

void twi_init(void)
{
   80e00:	b580      	push	{r7, lr}
   80e02:	b084      	sub	sp, #16
   80e04:	af00      	add	r7, sp, #0
	twi_master_options_t opt =
   80e06:	1d3b      	adds	r3, r7, #4
   80e08:	2200      	movs	r2, #0
   80e0a:	601a      	str	r2, [r3, #0]
   80e0c:	605a      	str	r2, [r3, #4]
   80e0e:	609a      	str	r2, [r3, #8]
   80e10:	4b05      	ldr	r3, [pc, #20]	; (80e28 <twi_init+0x28>)
   80e12:	60bb      	str	r3, [r7, #8]
	{
		.speed = 100000,
		.chip  = 0x00
	};
	
	twi_master_setup(TWI0, &opt);
   80e14:	1d3b      	adds	r3, r7, #4
   80e16:	4619      	mov	r1, r3
   80e18:	4804      	ldr	r0, [pc, #16]	; (80e2c <twi_init+0x2c>)
   80e1a:	4b05      	ldr	r3, [pc, #20]	; (80e30 <twi_init+0x30>)
   80e1c:	4798      	blx	r3
}
   80e1e:	bf00      	nop
   80e20:	3710      	adds	r7, #16
   80e22:	46bd      	mov	sp, r7
   80e24:	bd80      	pop	{r7, pc}
   80e26:	bf00      	nop
   80e28:	000186a0 	.word	0x000186a0
   80e2c:	4008c000 	.word	0x4008c000
   80e30:	00080acd 	.word	0x00080acd

00080e34 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
   80e34:	b480      	push	{r7}
   80e36:	b089      	sub	sp, #36	; 0x24
   80e38:	af00      	add	r7, sp, #0
   80e3a:	6078      	str	r0, [r7, #4]
   80e3c:	687b      	ldr	r3, [r7, #4]
   80e3e:	61fb      	str	r3, [r7, #28]
   80e40:	69fb      	ldr	r3, [r7, #28]
   80e42:	61bb      	str	r3, [r7, #24]
   80e44:	69bb      	ldr	r3, [r7, #24]
   80e46:	617b      	str	r3, [r7, #20]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   80e48:	697b      	ldr	r3, [r7, #20]
   80e4a:	095b      	lsrs	r3, r3, #5
   80e4c:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   80e4e:	693b      	ldr	r3, [r7, #16]
   80e50:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80e54:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80e58:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80e5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   80e5c:	69fb      	ldr	r3, [r7, #28]
   80e5e:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   80e60:	68fb      	ldr	r3, [r7, #12]
   80e62:	f003 031f 	and.w	r3, r3, #31
   80e66:	2101      	movs	r1, #1
   80e68:	fa01 f303 	lsl.w	r3, r1, r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80e6c:	4013      	ands	r3, r2
   80e6e:	2b00      	cmp	r3, #0
   80e70:	bf14      	ite	ne
   80e72:	2301      	movne	r3, #1
   80e74:	2300      	moveq	r3, #0
   80e76:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
   80e78:	4618      	mov	r0, r3
   80e7a:	3724      	adds	r7, #36	; 0x24
   80e7c:	46bd      	mov	sp, r7
   80e7e:	bc80      	pop	{r7}
   80e80:	4770      	bx	lr
	...

00080e84 <menu>:

uint32_t cnt = 0;


void menu(event_t event1)
{
   80e84:	b580      	push	{r7, lr}
   80e86:	b082      	sub	sp, #8
   80e88:	af00      	add	r7, sp, #0
   80e8a:	4603      	mov	r3, r0
   80e8c:	71fb      	strb	r3, [r7, #7]
	switch (event1)
   80e8e:	79fb      	ldrb	r3, [r7, #7]
   80e90:	2b01      	cmp	r3, #1
   80e92:	d002      	beq.n	80e9a <menu+0x16>
   80e94:	2b0d      	cmp	r3, #13
   80e96:	d026      	beq.n	80ee6 <menu+0x62>
				print_cursor();
			}
		}
		break;
		default:
		break;
   80e98:	e04e      	b.n	80f38 <menu+0xb4>
		if (act_cursor_line > min_cursor_line)
   80e9a:	4b32      	ldr	r3, [pc, #200]	; (80f64 <menu+0xe0>)
   80e9c:	781a      	ldrb	r2, [r3, #0]
   80e9e:	4b32      	ldr	r3, [pc, #200]	; (80f68 <menu+0xe4>)
   80ea0:	781b      	ldrb	r3, [r3, #0]
   80ea2:	429a      	cmp	r2, r3
   80ea4:	d945      	bls.n	80f32 <menu+0xae>
			act_cursor_line--;
   80ea6:	4b2f      	ldr	r3, [pc, #188]	; (80f64 <menu+0xe0>)
   80ea8:	781b      	ldrb	r3, [r3, #0]
   80eaa:	3b01      	subs	r3, #1
   80eac:	b2da      	uxtb	r2, r3
   80eae:	4b2d      	ldr	r3, [pc, #180]	; (80f64 <menu+0xe0>)
   80eb0:	701a      	strb	r2, [r3, #0]
			if (act_cursor_line_on_lcd == 1)
   80eb2:	4b2e      	ldr	r3, [pc, #184]	; (80f6c <menu+0xe8>)
   80eb4:	781b      	ldrb	r3, [r3, #0]
   80eb6:	2b01      	cmp	r3, #1
   80eb8:	d10c      	bne.n	80ed4 <menu+0x50>
				if (act_menu == MENU_MAIN)
   80eba:	4b2d      	ldr	r3, [pc, #180]	; (80f70 <menu+0xec>)
   80ebc:	781b      	ldrb	r3, [r3, #0]
   80ebe:	2b00      	cmp	r3, #0
   80ec0:	d137      	bne.n	80f32 <menu+0xae>
					menu_main_scroll--;
   80ec2:	4b2c      	ldr	r3, [pc, #176]	; (80f74 <menu+0xf0>)
   80ec4:	781b      	ldrb	r3, [r3, #0]
   80ec6:	3b01      	subs	r3, #1
   80ec8:	b2da      	uxtb	r2, r3
   80eca:	4b2a      	ldr	r3, [pc, #168]	; (80f74 <menu+0xf0>)
   80ecc:	701a      	strb	r2, [r3, #0]
					print_menu_main();
   80ece:	4b2a      	ldr	r3, [pc, #168]	; (80f78 <menu+0xf4>)
   80ed0:	4798      	blx	r3
		break;
   80ed2:	e02e      	b.n	80f32 <menu+0xae>
				act_cursor_line_on_lcd--;
   80ed4:	4b25      	ldr	r3, [pc, #148]	; (80f6c <menu+0xe8>)
   80ed6:	781b      	ldrb	r3, [r3, #0]
   80ed8:	3b01      	subs	r3, #1
   80eda:	b2da      	uxtb	r2, r3
   80edc:	4b23      	ldr	r3, [pc, #140]	; (80f6c <menu+0xe8>)
   80ede:	701a      	strb	r2, [r3, #0]
				print_cursor();
   80ee0:	4b26      	ldr	r3, [pc, #152]	; (80f7c <menu+0xf8>)
   80ee2:	4798      	blx	r3
		break;
   80ee4:	e025      	b.n	80f32 <menu+0xae>
		if (act_cursor_line < max_cursor_line)
   80ee6:	4b1f      	ldr	r3, [pc, #124]	; (80f64 <menu+0xe0>)
   80ee8:	781a      	ldrb	r2, [r3, #0]
   80eea:	4b25      	ldr	r3, [pc, #148]	; (80f80 <menu+0xfc>)
   80eec:	781b      	ldrb	r3, [r3, #0]
   80eee:	429a      	cmp	r2, r3
   80ef0:	d221      	bcs.n	80f36 <menu+0xb2>
			act_cursor_line++;
   80ef2:	4b1c      	ldr	r3, [pc, #112]	; (80f64 <menu+0xe0>)
   80ef4:	781b      	ldrb	r3, [r3, #0]
   80ef6:	3301      	adds	r3, #1
   80ef8:	b2da      	uxtb	r2, r3
   80efa:	4b1a      	ldr	r3, [pc, #104]	; (80f64 <menu+0xe0>)
   80efc:	701a      	strb	r2, [r3, #0]
			if (act_cursor_line_on_lcd == 4)
   80efe:	4b1b      	ldr	r3, [pc, #108]	; (80f6c <menu+0xe8>)
   80f00:	781b      	ldrb	r3, [r3, #0]
   80f02:	2b04      	cmp	r3, #4
   80f04:	d10c      	bne.n	80f20 <menu+0x9c>
				if (act_menu == MENU_MAIN)
   80f06:	4b1a      	ldr	r3, [pc, #104]	; (80f70 <menu+0xec>)
   80f08:	781b      	ldrb	r3, [r3, #0]
   80f0a:	2b00      	cmp	r3, #0
   80f0c:	d113      	bne.n	80f36 <menu+0xb2>
					menu_main_scroll++;
   80f0e:	4b19      	ldr	r3, [pc, #100]	; (80f74 <menu+0xf0>)
   80f10:	781b      	ldrb	r3, [r3, #0]
   80f12:	3301      	adds	r3, #1
   80f14:	b2da      	uxtb	r2, r3
   80f16:	4b17      	ldr	r3, [pc, #92]	; (80f74 <menu+0xf0>)
   80f18:	701a      	strb	r2, [r3, #0]
					print_menu_main();
   80f1a:	4b17      	ldr	r3, [pc, #92]	; (80f78 <menu+0xf4>)
   80f1c:	4798      	blx	r3
		break;
   80f1e:	e00a      	b.n	80f36 <menu+0xb2>
				act_cursor_line_on_lcd++;
   80f20:	4b12      	ldr	r3, [pc, #72]	; (80f6c <menu+0xe8>)
   80f22:	781b      	ldrb	r3, [r3, #0]
   80f24:	3301      	adds	r3, #1
   80f26:	b2da      	uxtb	r2, r3
   80f28:	4b10      	ldr	r3, [pc, #64]	; (80f6c <menu+0xe8>)
   80f2a:	701a      	strb	r2, [r3, #0]
				print_cursor();
   80f2c:	4b13      	ldr	r3, [pc, #76]	; (80f7c <menu+0xf8>)
   80f2e:	4798      	blx	r3
		break;
   80f30:	e001      	b.n	80f36 <menu+0xb2>
		break;
   80f32:	bf00      	nop
   80f34:	e000      	b.n	80f38 <menu+0xb4>
		break;
   80f36:	bf00      	nop
	}
	
	switch (act_menu)
   80f38:	4b0d      	ldr	r3, [pc, #52]	; (80f70 <menu+0xec>)
   80f3a:	781b      	ldrb	r3, [r3, #0]
   80f3c:	2b00      	cmp	r3, #0
   80f3e:	d002      	beq.n	80f46 <menu+0xc2>
   80f40:	2b01      	cmp	r3, #1
   80f42:	d005      	beq.n	80f50 <menu+0xcc>
		break;
		case MENU_SETTINGS:
		menu_settings(event1);
		break;
		default:
		break;
   80f44:	e009      	b.n	80f5a <menu+0xd6>
		menu_main(event1);
   80f46:	79fb      	ldrb	r3, [r7, #7]
   80f48:	4618      	mov	r0, r3
   80f4a:	4b0e      	ldr	r3, [pc, #56]	; (80f84 <menu+0x100>)
   80f4c:	4798      	blx	r3
		break;
   80f4e:	e004      	b.n	80f5a <menu+0xd6>
		menu_settings(event1);
   80f50:	79fb      	ldrb	r3, [r7, #7]
   80f52:	4618      	mov	r0, r3
   80f54:	4b0c      	ldr	r3, [pc, #48]	; (80f88 <menu+0x104>)
   80f56:	4798      	blx	r3
		break;
   80f58:	bf00      	nop
	}
}
   80f5a:	bf00      	nop
   80f5c:	3708      	adds	r7, #8
   80f5e:	46bd      	mov	sp, r7
   80f60:	bd80      	pop	{r7, pc}
   80f62:	bf00      	nop
   80f64:	20070190 	.word	0x20070190
   80f68:	20070192 	.word	0x20070192
   80f6c:	2007018e 	.word	0x2007018e
   80f70:	20070b8c 	.word	0x20070b8c
   80f74:	20070b8d 	.word	0x20070b8d
   80f78:	000810d9 	.word	0x000810d9
   80f7c:	00081371 	.word	0x00081371
   80f80:	20070193 	.word	0x20070193
   80f84:	00080f8d 	.word	0x00080f8d
   80f88:	000810c5 	.word	0x000810c5

00080f8c <menu_main>:

void menu_main(event_t event1)
{
   80f8c:	b580      	push	{r7, lr}
   80f8e:	b082      	sub	sp, #8
   80f90:	af00      	add	r7, sp, #0
   80f92:	4603      	mov	r3, r0
   80f94:	71fb      	strb	r3, [r7, #7]
	switch (event1)
   80f96:	79fb      	ldrb	r3, [r7, #7]
   80f98:	2b07      	cmp	r3, #7
   80f9a:	d004      	beq.n	80fa6 <menu_main+0x1a>
   80f9c:	2b0a      	cmp	r3, #10
   80f9e:	d066      	beq.n	8106e <menu_main+0xe2>
   80fa0:	2b04      	cmp	r3, #4
   80fa2:	d052      	beq.n	8104a <menu_main+0xbe>
			}
			print_menu = 1;
		}
		break;
		default:
		break;
   80fa4:	e078      	b.n	81098 <menu_main+0x10c>
		switch (menu_main_column)
   80fa6:	4b43      	ldr	r3, [pc, #268]	; (810b4 <menu_main+0x128>)
   80fa8:	781b      	ldrb	r3, [r3, #0]
   80faa:	2b01      	cmp	r3, #1
   80fac:	d01c      	beq.n	80fe8 <menu_main+0x5c>
   80fae:	2b02      	cmp	r3, #2
   80fb0:	d032      	beq.n	81018 <menu_main+0x8c>
   80fb2:	2b00      	cmp	r3, #0
   80fb4:	d000      	beq.n	80fb8 <menu_main+0x2c>
		break;
   80fb6:	e06f      	b.n	81098 <menu_main+0x10c>
			switch (act_cursor_line)
   80fb8:	4b3f      	ldr	r3, [pc, #252]	; (810b8 <menu_main+0x12c>)
   80fba:	781b      	ldrb	r3, [r3, #0]
   80fbc:	3b02      	subs	r3, #2
   80fbe:	2b06      	cmp	r3, #6
   80fc0:	d810      	bhi.n	80fe4 <menu_main+0x58>
   80fc2:	a201      	add	r2, pc, #4	; (adr r2, 80fc8 <menu_main+0x3c>)
   80fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80fc8:	00080fe5 	.word	0x00080fe5
   80fcc:	00080fe5 	.word	0x00080fe5
   80fd0:	00080fe5 	.word	0x00080fe5
   80fd4:	00080fe5 	.word	0x00080fe5
   80fd8:	00080fe5 	.word	0x00080fe5
   80fdc:	00080fe5 	.word	0x00080fe5
   80fe0:	00080fe5 	.word	0x00080fe5
				break;
   80fe4:	bf00      	nop
			break;
   80fe6:	e02f      	b.n	81048 <menu_main+0xbc>
			switch (act_cursor_line)
   80fe8:	4b33      	ldr	r3, [pc, #204]	; (810b8 <menu_main+0x12c>)
   80fea:	781b      	ldrb	r3, [r3, #0]
   80fec:	3b02      	subs	r3, #2
   80fee:	2b06      	cmp	r3, #6
   80ff0:	d810      	bhi.n	81014 <menu_main+0x88>
   80ff2:	a201      	add	r2, pc, #4	; (adr r2, 80ff8 <menu_main+0x6c>)
   80ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80ff8:	00081015 	.word	0x00081015
   80ffc:	00081015 	.word	0x00081015
   81000:	00081015 	.word	0x00081015
   81004:	00081015 	.word	0x00081015
   81008:	00081015 	.word	0x00081015
   8100c:	00081015 	.word	0x00081015
   81010:	00081015 	.word	0x00081015
				break;
   81014:	bf00      	nop
			break;
   81016:	e017      	b.n	81048 <menu_main+0xbc>
			switch (act_cursor_line)
   81018:	4b27      	ldr	r3, [pc, #156]	; (810b8 <menu_main+0x12c>)
   8101a:	781b      	ldrb	r3, [r3, #0]
   8101c:	3b02      	subs	r3, #2
   8101e:	2b06      	cmp	r3, #6
   81020:	d810      	bhi.n	81044 <menu_main+0xb8>
   81022:	a201      	add	r2, pc, #4	; (adr r2, 81028 <menu_main+0x9c>)
   81024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81028:	00081045 	.word	0x00081045
   8102c:	00081045 	.word	0x00081045
   81030:	00081045 	.word	0x00081045
   81034:	00081045 	.word	0x00081045
   81038:	00081045 	.word	0x00081045
   8103c:	00081045 	.word	0x00081045
   81040:	00081045 	.word	0x00081045
				break;
   81044:	bf00      	nop
			break;
   81046:	bf00      	nop
		break;
   81048:	e026      	b.n	81098 <menu_main+0x10c>
		if (act_cursor_line == 1)
   8104a:	4b1b      	ldr	r3, [pc, #108]	; (810b8 <menu_main+0x12c>)
   8104c:	781b      	ldrb	r3, [r3, #0]
   8104e:	2b01      	cmp	r3, #1
   81050:	d11f      	bne.n	81092 <menu_main+0x106>
			if (menu_main_column >= 1)
   81052:	4b18      	ldr	r3, [pc, #96]	; (810b4 <menu_main+0x128>)
   81054:	781b      	ldrb	r3, [r3, #0]
   81056:	2b00      	cmp	r3, #0
   81058:	d005      	beq.n	81066 <menu_main+0xda>
				menu_main_column--;
   8105a:	4b16      	ldr	r3, [pc, #88]	; (810b4 <menu_main+0x128>)
   8105c:	781b      	ldrb	r3, [r3, #0]
   8105e:	3b01      	subs	r3, #1
   81060:	b2da      	uxtb	r2, r3
   81062:	4b14      	ldr	r3, [pc, #80]	; (810b4 <menu_main+0x128>)
   81064:	701a      	strb	r2, [r3, #0]
			print_menu = 1;
   81066:	4b15      	ldr	r3, [pc, #84]	; (810bc <menu_main+0x130>)
   81068:	2201      	movs	r2, #1
   8106a:	701a      	strb	r2, [r3, #0]
		break;
   8106c:	e011      	b.n	81092 <menu_main+0x106>
		if (act_cursor_line == 1)
   8106e:	4b12      	ldr	r3, [pc, #72]	; (810b8 <menu_main+0x12c>)
   81070:	781b      	ldrb	r3, [r3, #0]
   81072:	2b01      	cmp	r3, #1
   81074:	d10f      	bne.n	81096 <menu_main+0x10a>
			if (menu_main_column <= 1)
   81076:	4b0f      	ldr	r3, [pc, #60]	; (810b4 <menu_main+0x128>)
   81078:	781b      	ldrb	r3, [r3, #0]
   8107a:	2b01      	cmp	r3, #1
   8107c:	d805      	bhi.n	8108a <menu_main+0xfe>
				menu_main_column++;
   8107e:	4b0d      	ldr	r3, [pc, #52]	; (810b4 <menu_main+0x128>)
   81080:	781b      	ldrb	r3, [r3, #0]
   81082:	3301      	adds	r3, #1
   81084:	b2da      	uxtb	r2, r3
   81086:	4b0b      	ldr	r3, [pc, #44]	; (810b4 <menu_main+0x128>)
   81088:	701a      	strb	r2, [r3, #0]
			print_menu = 1;
   8108a:	4b0c      	ldr	r3, [pc, #48]	; (810bc <menu_main+0x130>)
   8108c:	2201      	movs	r2, #1
   8108e:	701a      	strb	r2, [r3, #0]
		break;
   81090:	e001      	b.n	81096 <menu_main+0x10a>
		break;
   81092:	bf00      	nop
   81094:	e000      	b.n	81098 <menu_main+0x10c>
		break;
   81096:	bf00      	nop
	}
	
	if (print_menu)
   81098:	4b08      	ldr	r3, [pc, #32]	; (810bc <menu_main+0x130>)
   8109a:	781b      	ldrb	r3, [r3, #0]
   8109c:	2b00      	cmp	r3, #0
   8109e:	d004      	beq.n	810aa <menu_main+0x11e>
	{
		print_menu = 0;
   810a0:	4b06      	ldr	r3, [pc, #24]	; (810bc <menu_main+0x130>)
   810a2:	2200      	movs	r2, #0
   810a4:	701a      	strb	r2, [r3, #0]
		print_menu_main();
   810a6:	4b06      	ldr	r3, [pc, #24]	; (810c0 <menu_main+0x134>)
   810a8:	4798      	blx	r3
	}
}
   810aa:	bf00      	nop
   810ac:	3708      	adds	r7, #8
   810ae:	46bd      	mov	sp, r7
   810b0:	bd80      	pop	{r7, pc}
   810b2:	bf00      	nop
   810b4:	20070194 	.word	0x20070194
   810b8:	20070190 	.word	0x20070190
   810bc:	2007018c 	.word	0x2007018c
   810c0:	000810d9 	.word	0x000810d9

000810c4 <menu_settings>:

void menu_settings(event_t event1)
{
   810c4:	b480      	push	{r7}
   810c6:	b083      	sub	sp, #12
   810c8:	af00      	add	r7, sp, #0
   810ca:	4603      	mov	r3, r0
   810cc:	71fb      	strb	r3, [r7, #7]
	
}
   810ce:	bf00      	nop
   810d0:	370c      	adds	r7, #12
   810d2:	46bd      	mov	sp, r7
   810d4:	bc80      	pop	{r7}
   810d6:	4770      	bx	lr

000810d8 <print_menu_main>:

void print_menu_main(void)
{
   810d8:	b580      	push	{r7, lr}
   810da:	af00      	add	r7, sp, #0
	lcd_clear();
   810dc:	4b8a      	ldr	r3, [pc, #552]	; (81308 <print_menu_main+0x230>)
   810de:	4798      	blx	r3
	
	switch(menu_main_column)
   810e0:	4b8a      	ldr	r3, [pc, #552]	; (8130c <print_menu_main+0x234>)
   810e2:	781b      	ldrb	r3, [r3, #0]
   810e4:	2b01      	cmp	r3, #1
   810e6:	d068      	beq.n	811ba <print_menu_main+0xe2>
   810e8:	2b02      	cmp	r3, #2
   810ea:	f000 80b7 	beq.w	8125c <print_menu_main+0x184>
   810ee:	2b00      	cmp	r3, #0
   810f0:	f040 8105 	bne.w	812fe <print_menu_main+0x226>
	{
		case 0:
		print_s(1 - menu_main_scroll, 3, "Settings  ");
   810f4:	4b86      	ldr	r3, [pc, #536]	; (81310 <print_menu_main+0x238>)
   810f6:	781b      	ldrb	r3, [r3, #0]
   810f8:	f1c3 0301 	rsb	r3, r3, #1
   810fc:	b2db      	uxtb	r3, r3
   810fe:	4a85      	ldr	r2, [pc, #532]	; (81314 <print_menu_main+0x23c>)
   81100:	2103      	movs	r1, #3
   81102:	4618      	mov	r0, r3
   81104:	4b84      	ldr	r3, [pc, #528]	; (81318 <print_menu_main+0x240>)
   81106:	4798      	blx	r3
		sprintf(sprintf_cache, "Robot ID: %1d", rbt_id);
   81108:	4b84      	ldr	r3, [pc, #528]	; (8131c <print_menu_main+0x244>)
   8110a:	f993 3000 	ldrsb.w	r3, [r3]
   8110e:	461a      	mov	r2, r3
   81110:	4983      	ldr	r1, [pc, #524]	; (81320 <print_menu_main+0x248>)
   81112:	4884      	ldr	r0, [pc, #528]	; (81324 <print_menu_main+0x24c>)
   81114:	4b84      	ldr	r3, [pc, #528]	; (81328 <print_menu_main+0x250>)
   81116:	4798      	blx	r3
		print_s(2 - menu_main_scroll, 1, sprintf_cache);
   81118:	4b7d      	ldr	r3, [pc, #500]	; (81310 <print_menu_main+0x238>)
   8111a:	781b      	ldrb	r3, [r3, #0]
   8111c:	f1c3 0302 	rsb	r3, r3, #2
   81120:	b2db      	uxtb	r3, r3
   81122:	4a80      	ldr	r2, [pc, #512]	; (81324 <print_menu_main+0x24c>)
   81124:	2101      	movs	r1, #1
   81126:	4618      	mov	r0, r3
   81128:	4b7b      	ldr	r3, [pc, #492]	; (81318 <print_menu_main+0x240>)
   8112a:	4798      	blx	r3
		sprintf(sprintf_cache, "Speed: %2d", 15);	//speed_preset
   8112c:	220f      	movs	r2, #15
   8112e:	497f      	ldr	r1, [pc, #508]	; (8132c <print_menu_main+0x254>)
   81130:	487c      	ldr	r0, [pc, #496]	; (81324 <print_menu_main+0x24c>)
   81132:	4b7d      	ldr	r3, [pc, #500]	; (81328 <print_menu_main+0x250>)
   81134:	4798      	blx	r3
		print_s(3 - menu_main_scroll, 1, sprintf_cache);
   81136:	4b76      	ldr	r3, [pc, #472]	; (81310 <print_menu_main+0x238>)
   81138:	781b      	ldrb	r3, [r3, #0]
   8113a:	f1c3 0303 	rsb	r3, r3, #3
   8113e:	b2db      	uxtb	r3, r3
   81140:	4a78      	ldr	r2, [pc, #480]	; (81324 <print_menu_main+0x24c>)
   81142:	2101      	movs	r1, #1
   81144:	4618      	mov	r0, r3
   81146:	4b74      	ldr	r3, [pc, #464]	; (81318 <print_menu_main+0x240>)
   81148:	4798      	blx	r3
		sprintf(sprintf_cache, "WIFI: %1d", 1);	//rpi_tx.info.wifi
   8114a:	2201      	movs	r2, #1
   8114c:	4978      	ldr	r1, [pc, #480]	; (81330 <print_menu_main+0x258>)
   8114e:	4875      	ldr	r0, [pc, #468]	; (81324 <print_menu_main+0x24c>)
   81150:	4b75      	ldr	r3, [pc, #468]	; (81328 <print_menu_main+0x250>)
   81152:	4798      	blx	r3
		print_s(4 - menu_main_scroll, 1, sprintf_cache);
   81154:	4b6e      	ldr	r3, [pc, #440]	; (81310 <print_menu_main+0x238>)
   81156:	781b      	ldrb	r3, [r3, #0]
   81158:	f1c3 0304 	rsb	r3, r3, #4
   8115c:	b2db      	uxtb	r3, r3
   8115e:	4a71      	ldr	r2, [pc, #452]	; (81324 <print_menu_main+0x24c>)
   81160:	2101      	movs	r1, #1
   81162:	4618      	mov	r0, r3
   81164:	4b6c      	ldr	r3, [pc, #432]	; (81318 <print_menu_main+0x240>)
   81166:	4798      	blx	r3
		print_s(5 - menu_main_scroll, 1, "Calibrate");
   81168:	4b69      	ldr	r3, [pc, #420]	; (81310 <print_menu_main+0x238>)
   8116a:	781b      	ldrb	r3, [r3, #0]
   8116c:	f1c3 0305 	rsb	r3, r3, #5
   81170:	b2db      	uxtb	r3, r3
   81172:	4a70      	ldr	r2, [pc, #448]	; (81334 <print_menu_main+0x25c>)
   81174:	2101      	movs	r1, #1
   81176:	4618      	mov	r0, r3
   81178:	4b67      	ldr	r3, [pc, #412]	; (81318 <print_menu_main+0x240>)
   8117a:	4798      	blx	r3
		print_s(6 - menu_main_scroll, 1, "Set field size ref");
   8117c:	4b64      	ldr	r3, [pc, #400]	; (81310 <print_menu_main+0x238>)
   8117e:	781b      	ldrb	r3, [r3, #0]
   81180:	f1c3 0306 	rsb	r3, r3, #6
   81184:	b2db      	uxtb	r3, r3
   81186:	4a6c      	ldr	r2, [pc, #432]	; (81338 <print_menu_main+0x260>)
   81188:	2101      	movs	r1, #1
   8118a:	4618      	mov	r0, r3
   8118c:	4b62      	ldr	r3, [pc, #392]	; (81318 <print_menu_main+0x240>)
   8118e:	4798      	blx	r3
		print_s(7 - menu_main_scroll, 1, "");
   81190:	4b5f      	ldr	r3, [pc, #380]	; (81310 <print_menu_main+0x238>)
   81192:	781b      	ldrb	r3, [r3, #0]
   81194:	f1c3 0307 	rsb	r3, r3, #7
   81198:	b2db      	uxtb	r3, r3
   8119a:	4a68      	ldr	r2, [pc, #416]	; (8133c <print_menu_main+0x264>)
   8119c:	2101      	movs	r1, #1
   8119e:	4618      	mov	r0, r3
   811a0:	4b5d      	ldr	r3, [pc, #372]	; (81318 <print_menu_main+0x240>)
   811a2:	4798      	blx	r3
		print_s(8 - menu_main_scroll, 1, "");
   811a4:	4b5a      	ldr	r3, [pc, #360]	; (81310 <print_menu_main+0x238>)
   811a6:	781b      	ldrb	r3, [r3, #0]
   811a8:	f1c3 0308 	rsb	r3, r3, #8
   811ac:	b2db      	uxtb	r3, r3
   811ae:	4a63      	ldr	r2, [pc, #396]	; (8133c <print_menu_main+0x264>)
   811b0:	2101      	movs	r1, #1
   811b2:	4618      	mov	r0, r3
   811b4:	4b58      	ldr	r3, [pc, #352]	; (81318 <print_menu_main+0x240>)
   811b6:	4798      	blx	r3
		break;
   811b8:	e0a1      	b.n	812fe <print_menu_main+0x226>
		case 1:
		print_s(1 - menu_main_scroll, 3, "  Match  ");
   811ba:	4b55      	ldr	r3, [pc, #340]	; (81310 <print_menu_main+0x238>)
   811bc:	781b      	ldrb	r3, [r3, #0]
   811be:	f1c3 0301 	rsb	r3, r3, #1
   811c2:	b2db      	uxtb	r3, r3
   811c4:	4a5e      	ldr	r2, [pc, #376]	; (81340 <print_menu_main+0x268>)
   811c6:	2103      	movs	r1, #3
   811c8:	4618      	mov	r0, r3
   811ca:	4b53      	ldr	r3, [pc, #332]	; (81318 <print_menu_main+0x240>)
   811cc:	4798      	blx	r3
		print_s(2 - menu_main_scroll, 1, "Start match");
   811ce:	4b50      	ldr	r3, [pc, #320]	; (81310 <print_menu_main+0x238>)
   811d0:	781b      	ldrb	r3, [r3, #0]
   811d2:	f1c3 0302 	rsb	r3, r3, #2
   811d6:	b2db      	uxtb	r3, r3
   811d8:	4a5a      	ldr	r2, [pc, #360]	; (81344 <print_menu_main+0x26c>)
   811da:	2101      	movs	r1, #1
   811dc:	4618      	mov	r0, r3
   811de:	4b4e      	ldr	r3, [pc, #312]	; (81318 <print_menu_main+0x240>)
   811e0:	4798      	blx	r3
		print_s(3 - menu_main_scroll, 1, "Sensor values");
   811e2:	4b4b      	ldr	r3, [pc, #300]	; (81310 <print_menu_main+0x238>)
   811e4:	781b      	ldrb	r3, [r3, #0]
   811e6:	f1c3 0303 	rsb	r3, r3, #3
   811ea:	b2db      	uxtb	r3, r3
   811ec:	4a56      	ldr	r2, [pc, #344]	; (81348 <print_menu_main+0x270>)
   811ee:	2101      	movs	r1, #1
   811f0:	4618      	mov	r0, r3
   811f2:	4b49      	ldr	r3, [pc, #292]	; (81318 <print_menu_main+0x240>)
   811f4:	4798      	blx	r3
		print_s(4 - menu_main_scroll, 1, "Drive angle pid");
   811f6:	4b46      	ldr	r3, [pc, #280]	; (81310 <print_menu_main+0x238>)
   811f8:	781b      	ldrb	r3, [r3, #0]
   811fa:	f1c3 0304 	rsb	r3, r3, #4
   811fe:	b2db      	uxtb	r3, r3
   81200:	4a52      	ldr	r2, [pc, #328]	; (8134c <print_menu_main+0x274>)
   81202:	2101      	movs	r1, #1
   81204:	4618      	mov	r0, r3
   81206:	4b44      	ldr	r3, [pc, #272]	; (81318 <print_menu_main+0x240>)
   81208:	4798      	blx	r3
		print_s(5 - menu_main_scroll, 1, "");
   8120a:	4b41      	ldr	r3, [pc, #260]	; (81310 <print_menu_main+0x238>)
   8120c:	781b      	ldrb	r3, [r3, #0]
   8120e:	f1c3 0305 	rsb	r3, r3, #5
   81212:	b2db      	uxtb	r3, r3
   81214:	4a49      	ldr	r2, [pc, #292]	; (8133c <print_menu_main+0x264>)
   81216:	2101      	movs	r1, #1
   81218:	4618      	mov	r0, r3
   8121a:	4b3f      	ldr	r3, [pc, #252]	; (81318 <print_menu_main+0x240>)
   8121c:	4798      	blx	r3
		print_s(6 - menu_main_scroll, 1, "");
   8121e:	4b3c      	ldr	r3, [pc, #240]	; (81310 <print_menu_main+0x238>)
   81220:	781b      	ldrb	r3, [r3, #0]
   81222:	f1c3 0306 	rsb	r3, r3, #6
   81226:	b2db      	uxtb	r3, r3
   81228:	4a44      	ldr	r2, [pc, #272]	; (8133c <print_menu_main+0x264>)
   8122a:	2101      	movs	r1, #1
   8122c:	4618      	mov	r0, r3
   8122e:	4b3a      	ldr	r3, [pc, #232]	; (81318 <print_menu_main+0x240>)
   81230:	4798      	blx	r3
		print_s(7 - menu_main_scroll, 1, "");
   81232:	4b37      	ldr	r3, [pc, #220]	; (81310 <print_menu_main+0x238>)
   81234:	781b      	ldrb	r3, [r3, #0]
   81236:	f1c3 0307 	rsb	r3, r3, #7
   8123a:	b2db      	uxtb	r3, r3
   8123c:	4a3f      	ldr	r2, [pc, #252]	; (8133c <print_menu_main+0x264>)
   8123e:	2101      	movs	r1, #1
   81240:	4618      	mov	r0, r3
   81242:	4b35      	ldr	r3, [pc, #212]	; (81318 <print_menu_main+0x240>)
   81244:	4798      	blx	r3
		print_s(8 - menu_main_scroll, 1, "");
   81246:	4b32      	ldr	r3, [pc, #200]	; (81310 <print_menu_main+0x238>)
   81248:	781b      	ldrb	r3, [r3, #0]
   8124a:	f1c3 0308 	rsb	r3, r3, #8
   8124e:	b2db      	uxtb	r3, r3
   81250:	4a3a      	ldr	r2, [pc, #232]	; (8133c <print_menu_main+0x264>)
   81252:	2101      	movs	r1, #1
   81254:	4618      	mov	r0, r3
   81256:	4b30      	ldr	r3, [pc, #192]	; (81318 <print_menu_main+0x240>)
   81258:	4798      	blx	r3
		break;
   8125a:	e050      	b.n	812fe <print_menu_main+0x226>
		case 2:
		print_s(1 - menu_main_scroll, 3, "  Tests");
   8125c:	4b2c      	ldr	r3, [pc, #176]	; (81310 <print_menu_main+0x238>)
   8125e:	781b      	ldrb	r3, [r3, #0]
   81260:	f1c3 0301 	rsb	r3, r3, #1
   81264:	b2db      	uxtb	r3, r3
   81266:	4a3a      	ldr	r2, [pc, #232]	; (81350 <print_menu_main+0x278>)
   81268:	2103      	movs	r1, #3
   8126a:	4618      	mov	r0, r3
   8126c:	4b2a      	ldr	r3, [pc, #168]	; (81318 <print_menu_main+0x240>)
   8126e:	4798      	blx	r3
		print_s(2 - menu_main_scroll, 1, "Turn to start");
   81270:	4b27      	ldr	r3, [pc, #156]	; (81310 <print_menu_main+0x238>)
   81272:	781b      	ldrb	r3, [r3, #0]
   81274:	f1c3 0302 	rsb	r3, r3, #2
   81278:	b2db      	uxtb	r3, r3
   8127a:	4a36      	ldr	r2, [pc, #216]	; (81354 <print_menu_main+0x27c>)
   8127c:	2101      	movs	r1, #1
   8127e:	4618      	mov	r0, r3
   81280:	4b25      	ldr	r3, [pc, #148]	; (81318 <print_menu_main+0x240>)
   81282:	4798      	blx	r3
		print_s(3 - menu_main_scroll, 1, "Move to middle");
   81284:	4b22      	ldr	r3, [pc, #136]	; (81310 <print_menu_main+0x238>)
   81286:	781b      	ldrb	r3, [r3, #0]
   81288:	f1c3 0303 	rsb	r3, r3, #3
   8128c:	b2db      	uxtb	r3, r3
   8128e:	4a32      	ldr	r2, [pc, #200]	; (81358 <print_menu_main+0x280>)
   81290:	2101      	movs	r1, #1
   81292:	4618      	mov	r0, r3
   81294:	4b20      	ldr	r3, [pc, #128]	; (81318 <print_menu_main+0x240>)
   81296:	4798      	blx	r3
		print_s(4 - menu_main_scroll, 1, "Move to ball");
   81298:	4b1d      	ldr	r3, [pc, #116]	; (81310 <print_menu_main+0x238>)
   8129a:	781b      	ldrb	r3, [r3, #0]
   8129c:	f1c3 0304 	rsb	r3, r3, #4
   812a0:	b2db      	uxtb	r3, r3
   812a2:	4a2e      	ldr	r2, [pc, #184]	; (8135c <print_menu_main+0x284>)
   812a4:	2101      	movs	r1, #1
   812a6:	4618      	mov	r0, r3
   812a8:	4b1b      	ldr	r3, [pc, #108]	; (81318 <print_menu_main+0x240>)
   812aa:	4798      	blx	r3
		print_s(5 - menu_main_scroll, 1, "RPI");
   812ac:	4b18      	ldr	r3, [pc, #96]	; (81310 <print_menu_main+0x238>)
   812ae:	781b      	ldrb	r3, [r3, #0]
   812b0:	f1c3 0305 	rsb	r3, r3, #5
   812b4:	b2db      	uxtb	r3, r3
   812b6:	4a2a      	ldr	r2, [pc, #168]	; (81360 <print_menu_main+0x288>)
   812b8:	2101      	movs	r1, #1
   812ba:	4618      	mov	r0, r3
   812bc:	4b16      	ldr	r3, [pc, #88]	; (81318 <print_menu_main+0x240>)
   812be:	4798      	blx	r3
		print_s(6 - menu_main_scroll, 1, "Stop on line");
   812c0:	4b13      	ldr	r3, [pc, #76]	; (81310 <print_menu_main+0x238>)
   812c2:	781b      	ldrb	r3, [r3, #0]
   812c4:	f1c3 0306 	rsb	r3, r3, #6
   812c8:	b2db      	uxtb	r3, r3
   812ca:	4a26      	ldr	r2, [pc, #152]	; (81364 <print_menu_main+0x28c>)
   812cc:	2101      	movs	r1, #1
   812ce:	4618      	mov	r0, r3
   812d0:	4b11      	ldr	r3, [pc, #68]	; (81318 <print_menu_main+0x240>)
   812d2:	4798      	blx	r3
		print_s(7 - menu_main_scroll, 1, "Encoder test");
   812d4:	4b0e      	ldr	r3, [pc, #56]	; (81310 <print_menu_main+0x238>)
   812d6:	781b      	ldrb	r3, [r3, #0]
   812d8:	f1c3 0307 	rsb	r3, r3, #7
   812dc:	b2db      	uxtb	r3, r3
   812de:	4a22      	ldr	r2, [pc, #136]	; (81368 <print_menu_main+0x290>)
   812e0:	2101      	movs	r1, #1
   812e2:	4618      	mov	r0, r3
   812e4:	4b0c      	ldr	r3, [pc, #48]	; (81318 <print_menu_main+0x240>)
   812e6:	4798      	blx	r3
		print_s(8 - menu_main_scroll, 1, "");
   812e8:	4b09      	ldr	r3, [pc, #36]	; (81310 <print_menu_main+0x238>)
   812ea:	781b      	ldrb	r3, [r3, #0]
   812ec:	f1c3 0308 	rsb	r3, r3, #8
   812f0:	b2db      	uxtb	r3, r3
   812f2:	4a12      	ldr	r2, [pc, #72]	; (8133c <print_menu_main+0x264>)
   812f4:	2101      	movs	r1, #1
   812f6:	4618      	mov	r0, r3
   812f8:	4b07      	ldr	r3, [pc, #28]	; (81318 <print_menu_main+0x240>)
   812fa:	4798      	blx	r3
		break;
   812fc:	bf00      	nop
	}
	
	print_cursor();
   812fe:	4b1b      	ldr	r3, [pc, #108]	; (8136c <print_menu_main+0x294>)
   81300:	4798      	blx	r3
}
   81302:	bf00      	nop
   81304:	bd80      	pop	{r7, pc}
   81306:	bf00      	nop
   81308:	00080be1 	.word	0x00080be1
   8130c:	20070194 	.word	0x20070194
   81310:	20070b8d 	.word	0x20070b8d
   81314:	000874a0 	.word	0x000874a0
   81318:	00080c01 	.word	0x00080c01
   8131c:	2007018d 	.word	0x2007018d
   81320:	000874ac 	.word	0x000874ac
   81324:	20070bf8 	.word	0x20070bf8
   81328:	00082ce1 	.word	0x00082ce1
   8132c:	000874bc 	.word	0x000874bc
   81330:	000874c8 	.word	0x000874c8
   81334:	000874d4 	.word	0x000874d4
   81338:	000874e0 	.word	0x000874e0
   8133c:	000874f4 	.word	0x000874f4
   81340:	000874f8 	.word	0x000874f8
   81344:	00087504 	.word	0x00087504
   81348:	00087510 	.word	0x00087510
   8134c:	00087520 	.word	0x00087520
   81350:	00087530 	.word	0x00087530
   81354:	00087538 	.word	0x00087538
   81358:	00087548 	.word	0x00087548
   8135c:	00087558 	.word	0x00087558
   81360:	00087568 	.word	0x00087568
   81364:	0008756c 	.word	0x0008756c
   81368:	0008757c 	.word	0x0008757c
   8136c:	00081371 	.word	0x00081371

00081370 <print_cursor>:

void print_cursor(void)
{
   81370:	b580      	push	{r7, lr}
   81372:	af00      	add	r7, sp, #0
	if (act_menu == MENU_MAIN && act_cursor_line == 1)
   81374:	4b39      	ldr	r3, [pc, #228]	; (8145c <print_cursor+0xec>)
   81376:	781b      	ldrb	r3, [r3, #0]
   81378:	2b00      	cmp	r3, #0
   8137a:	d133      	bne.n	813e4 <print_cursor+0x74>
   8137c:	4b38      	ldr	r3, [pc, #224]	; (81460 <print_cursor+0xf0>)
   8137e:	781b      	ldrb	r3, [r3, #0]
   81380:	2b01      	cmp	r3, #1
   81382:	d12f      	bne.n	813e4 <print_cursor+0x74>
	{
		switch (menu_main_column)
   81384:	4b37      	ldr	r3, [pc, #220]	; (81464 <print_cursor+0xf4>)
   81386:	781b      	ldrb	r3, [r3, #0]
   81388:	2b01      	cmp	r3, #1
   8138a:	d00f      	beq.n	813ac <print_cursor+0x3c>
   8138c:	2b02      	cmp	r3, #2
   8138e:	d01d      	beq.n	813cc <print_cursor+0x5c>
   81390:	2b00      	cmp	r3, #0
   81392:	d000      	beq.n	81396 <print_cursor+0x26>
			case 2:
			print_s(1, 3, "<");
			print_s(2, 0, " ");
			break;
			default:
			break;
   81394:	e025      	b.n	813e2 <print_cursor+0x72>
			print_s(1, 12, ">");
   81396:	4a34      	ldr	r2, [pc, #208]	; (81468 <print_cursor+0xf8>)
   81398:	210c      	movs	r1, #12
   8139a:	2001      	movs	r0, #1
   8139c:	4b33      	ldr	r3, [pc, #204]	; (8146c <print_cursor+0xfc>)
   8139e:	4798      	blx	r3
			print_s(2, 0, " ");
   813a0:	4a33      	ldr	r2, [pc, #204]	; (81470 <print_cursor+0x100>)
   813a2:	2100      	movs	r1, #0
   813a4:	2002      	movs	r0, #2
   813a6:	4b31      	ldr	r3, [pc, #196]	; (8146c <print_cursor+0xfc>)
   813a8:	4798      	blx	r3
			break;
   813aa:	e01a      	b.n	813e2 <print_cursor+0x72>
			print_s(1, 3, "<");
   813ac:	4a31      	ldr	r2, [pc, #196]	; (81474 <print_cursor+0x104>)
   813ae:	2103      	movs	r1, #3
   813b0:	2001      	movs	r0, #1
   813b2:	4b2e      	ldr	r3, [pc, #184]	; (8146c <print_cursor+0xfc>)
   813b4:	4798      	blx	r3
			print_s(1, 11, ">");
   813b6:	4a2c      	ldr	r2, [pc, #176]	; (81468 <print_cursor+0xf8>)
   813b8:	210b      	movs	r1, #11
   813ba:	2001      	movs	r0, #1
   813bc:	4b2b      	ldr	r3, [pc, #172]	; (8146c <print_cursor+0xfc>)
   813be:	4798      	blx	r3
			print_s(2, 0, " ");
   813c0:	4a2b      	ldr	r2, [pc, #172]	; (81470 <print_cursor+0x100>)
   813c2:	2100      	movs	r1, #0
   813c4:	2002      	movs	r0, #2
   813c6:	4b29      	ldr	r3, [pc, #164]	; (8146c <print_cursor+0xfc>)
   813c8:	4798      	blx	r3
			break;
   813ca:	e00a      	b.n	813e2 <print_cursor+0x72>
			print_s(1, 3, "<");
   813cc:	4a29      	ldr	r2, [pc, #164]	; (81474 <print_cursor+0x104>)
   813ce:	2103      	movs	r1, #3
   813d0:	2001      	movs	r0, #1
   813d2:	4b26      	ldr	r3, [pc, #152]	; (8146c <print_cursor+0xfc>)
   813d4:	4798      	blx	r3
			print_s(2, 0, " ");
   813d6:	4a26      	ldr	r2, [pc, #152]	; (81470 <print_cursor+0x100>)
   813d8:	2100      	movs	r1, #0
   813da:	2002      	movs	r0, #2
   813dc:	4b23      	ldr	r3, [pc, #140]	; (8146c <print_cursor+0xfc>)
   813de:	4798      	blx	r3
			break;
   813e0:	bf00      	nop
		}
	}
   813e2:	e031      	b.n	81448 <print_cursor+0xd8>
	else
	{
		if (prev_cursor_line == 1)
   813e4:	4b24      	ldr	r3, [pc, #144]	; (81478 <print_cursor+0x108>)
   813e6:	781b      	ldrb	r3, [r3, #0]
   813e8:	2b01      	cmp	r3, #1
   813ea:	d11f      	bne.n	8142c <print_cursor+0xbc>
		{
			switch (menu_main_column)
   813ec:	4b1d      	ldr	r3, [pc, #116]	; (81464 <print_cursor+0xf4>)
   813ee:	781b      	ldrb	r3, [r3, #0]
   813f0:	2b01      	cmp	r3, #1
   813f2:	d00a      	beq.n	8140a <print_cursor+0x9a>
   813f4:	2b02      	cmp	r3, #2
   813f6:	d013      	beq.n	81420 <print_cursor+0xb0>
   813f8:	2b00      	cmp	r3, #0
   813fa:	d000      	beq.n	813fe <print_cursor+0x8e>
				break;
				case 2:
				print_s(1, 3, " ");
				break;
				default:
				break;
   813fc:	e016      	b.n	8142c <print_cursor+0xbc>
				print_s(1, 12, " ");
   813fe:	4a1c      	ldr	r2, [pc, #112]	; (81470 <print_cursor+0x100>)
   81400:	210c      	movs	r1, #12
   81402:	2001      	movs	r0, #1
   81404:	4b19      	ldr	r3, [pc, #100]	; (8146c <print_cursor+0xfc>)
   81406:	4798      	blx	r3
				break;
   81408:	e010      	b.n	8142c <print_cursor+0xbc>
				print_s(1, 3, " ");
   8140a:	4a19      	ldr	r2, [pc, #100]	; (81470 <print_cursor+0x100>)
   8140c:	2103      	movs	r1, #3
   8140e:	2001      	movs	r0, #1
   81410:	4b16      	ldr	r3, [pc, #88]	; (8146c <print_cursor+0xfc>)
   81412:	4798      	blx	r3
				print_s(1, 11, " ");
   81414:	4a16      	ldr	r2, [pc, #88]	; (81470 <print_cursor+0x100>)
   81416:	210b      	movs	r1, #11
   81418:	2001      	movs	r0, #1
   8141a:	4b14      	ldr	r3, [pc, #80]	; (8146c <print_cursor+0xfc>)
   8141c:	4798      	blx	r3
				break;
   8141e:	e005      	b.n	8142c <print_cursor+0xbc>
				print_s(1, 3, " ");
   81420:	4a13      	ldr	r2, [pc, #76]	; (81470 <print_cursor+0x100>)
   81422:	2103      	movs	r1, #3
   81424:	2001      	movs	r0, #1
   81426:	4b11      	ldr	r3, [pc, #68]	; (8146c <print_cursor+0xfc>)
   81428:	4798      	blx	r3
				break;
   8142a:	bf00      	nop
			}
		}
		
		print_s(prev_cursor_line_on_lcd, 0, " ");
   8142c:	4b13      	ldr	r3, [pc, #76]	; (8147c <print_cursor+0x10c>)
   8142e:	781b      	ldrb	r3, [r3, #0]
   81430:	4a0f      	ldr	r2, [pc, #60]	; (81470 <print_cursor+0x100>)
   81432:	2100      	movs	r1, #0
   81434:	4618      	mov	r0, r3
   81436:	4b0d      	ldr	r3, [pc, #52]	; (8146c <print_cursor+0xfc>)
   81438:	4798      	blx	r3
		print_s(act_cursor_line_on_lcd, 0, ">");
   8143a:	4b11      	ldr	r3, [pc, #68]	; (81480 <print_cursor+0x110>)
   8143c:	781b      	ldrb	r3, [r3, #0]
   8143e:	4a0a      	ldr	r2, [pc, #40]	; (81468 <print_cursor+0xf8>)
   81440:	2100      	movs	r1, #0
   81442:	4618      	mov	r0, r3
   81444:	4b09      	ldr	r3, [pc, #36]	; (8146c <print_cursor+0xfc>)
   81446:	4798      	blx	r3
	}
	
	prev_cursor_line = act_cursor_line;
   81448:	4b05      	ldr	r3, [pc, #20]	; (81460 <print_cursor+0xf0>)
   8144a:	781a      	ldrb	r2, [r3, #0]
   8144c:	4b0a      	ldr	r3, [pc, #40]	; (81478 <print_cursor+0x108>)
   8144e:	701a      	strb	r2, [r3, #0]
	prev_cursor_line_on_lcd = act_cursor_line_on_lcd;
   81450:	4b0b      	ldr	r3, [pc, #44]	; (81480 <print_cursor+0x110>)
   81452:	781a      	ldrb	r2, [r3, #0]
   81454:	4b09      	ldr	r3, [pc, #36]	; (8147c <print_cursor+0x10c>)
   81456:	701a      	strb	r2, [r3, #0]
}
   81458:	bf00      	nop
   8145a:	bd80      	pop	{r7, pc}
   8145c:	20070b8c 	.word	0x20070b8c
   81460:	20070190 	.word	0x20070190
   81464:	20070194 	.word	0x20070194
   81468:	0008758c 	.word	0x0008758c
   8146c:	00080c01 	.word	0x00080c01
   81470:	00087590 	.word	0x00087590
   81474:	00087594 	.word	0x00087594
   81478:	20070191 	.word	0x20070191
   8147c:	2007018f 	.word	0x2007018f
   81480:	2007018e 	.word	0x2007018e

00081484 <button_events>:

event_t button_events(void)
{
   81484:	b580      	push	{r7, lr}
   81486:	b082      	sub	sp, #8
   81488:	af00      	add	r7, sp, #0
	event_t nextEvent = EVENT_NO_EVENT;
   8148a:	2300      	movs	r3, #0
   8148c:	71fb      	strb	r3, [r7, #7]

	if (getTicks() >= (ticks_button_update + 30))
   8148e:	4b88      	ldr	r3, [pc, #544]	; (816b0 <button_events+0x22c>)
   81490:	4798      	blx	r3
   81492:	4602      	mov	r2, r0
   81494:	4b87      	ldr	r3, [pc, #540]	; (816b4 <button_events+0x230>)
   81496:	681b      	ldr	r3, [r3, #0]
   81498:	331e      	adds	r3, #30
   8149a:	429a      	cmp	r2, r3
   8149c:	f0c0 814a 	bcc.w	81734 <button_events+0x2b0>
	{
		ticks_button_update = getTicks();
   814a0:	4b83      	ldr	r3, [pc, #524]	; (816b0 <button_events+0x22c>)
   814a2:	4798      	blx	r3
   814a4:	4602      	mov	r2, r0
   814a6:	4b83      	ldr	r3, [pc, #524]	; (816b4 <button_events+0x230>)
   814a8:	601a      	str	r2, [r3, #0]
		
		pb_up_act = ioport_get_pin_level(PB_UP);
   814aa:	2060      	movs	r0, #96	; 0x60
   814ac:	4b82      	ldr	r3, [pc, #520]	; (816b8 <button_events+0x234>)
   814ae:	4798      	blx	r3
   814b0:	4603      	mov	r3, r0
   814b2:	461a      	mov	r2, r3
   814b4:	4b81      	ldr	r3, [pc, #516]	; (816bc <button_events+0x238>)
   814b6:	701a      	strb	r2, [r3, #0]
		pb_left_act = ioport_get_pin_level(PB_LEFT);
   814b8:	2061      	movs	r0, #97	; 0x61
   814ba:	4b7f      	ldr	r3, [pc, #508]	; (816b8 <button_events+0x234>)
   814bc:	4798      	blx	r3
   814be:	4603      	mov	r3, r0
   814c0:	461a      	mov	r2, r3
   814c2:	4b7f      	ldr	r3, [pc, #508]	; (816c0 <button_events+0x23c>)
   814c4:	701a      	strb	r2, [r3, #0]
		pb_mid_act = ioport_get_pin_level(PB_MID);
   814c6:	2062      	movs	r0, #98	; 0x62
   814c8:	4b7b      	ldr	r3, [pc, #492]	; (816b8 <button_events+0x234>)
   814ca:	4798      	blx	r3
   814cc:	4603      	mov	r3, r0
   814ce:	461a      	mov	r2, r3
   814d0:	4b7c      	ldr	r3, [pc, #496]	; (816c4 <button_events+0x240>)
   814d2:	701a      	strb	r2, [r3, #0]
		pb_right_act = ioport_get_pin_level(PB_RIGHT);
   814d4:	2063      	movs	r0, #99	; 0x63
   814d6:	4b78      	ldr	r3, [pc, #480]	; (816b8 <button_events+0x234>)
   814d8:	4798      	blx	r3
   814da:	4603      	mov	r3, r0
   814dc:	461a      	mov	r2, r3
   814de:	4b7a      	ldr	r3, [pc, #488]	; (816c8 <button_events+0x244>)
   814e0:	701a      	strb	r2, [r3, #0]
		pb_down_act = ioport_get_pin_level(PB_DOWN);
   814e2:	2064      	movs	r0, #100	; 0x64
   814e4:	4b74      	ldr	r3, [pc, #464]	; (816b8 <button_events+0x234>)
   814e6:	4798      	blx	r3
   814e8:	4603      	mov	r3, r0
   814ea:	461a      	mov	r2, r3
   814ec:	4b77      	ldr	r3, [pc, #476]	; (816cc <button_events+0x248>)
   814ee:	701a      	strb	r2, [r3, #0]
		pb_return_act = ioport_get_pin_level(PB_RETURN);
   814f0:	2065      	movs	r0, #101	; 0x65
   814f2:	4b71      	ldr	r3, [pc, #452]	; (816b8 <button_events+0x234>)
   814f4:	4798      	blx	r3
   814f6:	4603      	mov	r3, r0
   814f8:	461a      	mov	r2, r3
   814fa:	4b75      	ldr	r3, [pc, #468]	; (816d0 <button_events+0x24c>)
   814fc:	701a      	strb	r2, [r3, #0]
		
		if (pb_up_act != pb_up_prev && pb_up_act == 0)
   814fe:	4b6f      	ldr	r3, [pc, #444]	; (816bc <button_events+0x238>)
   81500:	781a      	ldrb	r2, [r3, #0]
   81502:	4b74      	ldr	r3, [pc, #464]	; (816d4 <button_events+0x250>)
   81504:	781b      	ldrb	r3, [r3, #0]
   81506:	429a      	cmp	r2, r3
   81508:	d006      	beq.n	81518 <button_events+0x94>
   8150a:	4b6c      	ldr	r3, [pc, #432]	; (816bc <button_events+0x238>)
   8150c:	781b      	ldrb	r3, [r3, #0]
   8150e:	2b00      	cmp	r3, #0
   81510:	d102      	bne.n	81518 <button_events+0x94>
		{
			nextEvent = EVENT_BUTTON_UP_P;
   81512:	2301      	movs	r3, #1
   81514:	71fb      	strb	r3, [r7, #7]
   81516:	e018      	b.n	8154a <button_events+0xc6>
		}
		else if (pb_up_act != pb_up_prev && pb_up_act == 1)
   81518:	4b68      	ldr	r3, [pc, #416]	; (816bc <button_events+0x238>)
   8151a:	781a      	ldrb	r2, [r3, #0]
   8151c:	4b6d      	ldr	r3, [pc, #436]	; (816d4 <button_events+0x250>)
   8151e:	781b      	ldrb	r3, [r3, #0]
   81520:	429a      	cmp	r2, r3
   81522:	d006      	beq.n	81532 <button_events+0xae>
   81524:	4b65      	ldr	r3, [pc, #404]	; (816bc <button_events+0x238>)
   81526:	781b      	ldrb	r3, [r3, #0]
   81528:	2b01      	cmp	r3, #1
   8152a:	d102      	bne.n	81532 <button_events+0xae>
		{
			nextEvent = EVENT_BUTTON_UP_R;
   8152c:	2303      	movs	r3, #3
   8152e:	71fb      	strb	r3, [r7, #7]
   81530:	e00b      	b.n	8154a <button_events+0xc6>
		}
		else if (pb_up_act == pb_up_prev && pb_up_act == 0)
   81532:	4b62      	ldr	r3, [pc, #392]	; (816bc <button_events+0x238>)
   81534:	781a      	ldrb	r2, [r3, #0]
   81536:	4b67      	ldr	r3, [pc, #412]	; (816d4 <button_events+0x250>)
   81538:	781b      	ldrb	r3, [r3, #0]
   8153a:	429a      	cmp	r2, r3
   8153c:	d105      	bne.n	8154a <button_events+0xc6>
   8153e:	4b5f      	ldr	r3, [pc, #380]	; (816bc <button_events+0x238>)
   81540:	781b      	ldrb	r3, [r3, #0]
   81542:	2b00      	cmp	r3, #0
   81544:	d101      	bne.n	8154a <button_events+0xc6>
		{
			nextEvent = EVENT_BUTTON_UP_H;
   81546:	2302      	movs	r3, #2
   81548:	71fb      	strb	r3, [r7, #7]
		}
		
		if (pb_left_act != pb_left_prev && pb_left_act == 0)
   8154a:	4b5d      	ldr	r3, [pc, #372]	; (816c0 <button_events+0x23c>)
   8154c:	781a      	ldrb	r2, [r3, #0]
   8154e:	4b62      	ldr	r3, [pc, #392]	; (816d8 <button_events+0x254>)
   81550:	781b      	ldrb	r3, [r3, #0]
   81552:	429a      	cmp	r2, r3
   81554:	d006      	beq.n	81564 <button_events+0xe0>
   81556:	4b5a      	ldr	r3, [pc, #360]	; (816c0 <button_events+0x23c>)
   81558:	781b      	ldrb	r3, [r3, #0]
   8155a:	2b00      	cmp	r3, #0
   8155c:	d102      	bne.n	81564 <button_events+0xe0>
		{
			nextEvent = EVENT_BUTTON_LEFT_P;
   8155e:	2304      	movs	r3, #4
   81560:	71fb      	strb	r3, [r7, #7]
   81562:	e018      	b.n	81596 <button_events+0x112>
		}
		else if (pb_left_act != pb_left_prev && pb_left_act == 1)
   81564:	4b56      	ldr	r3, [pc, #344]	; (816c0 <button_events+0x23c>)
   81566:	781a      	ldrb	r2, [r3, #0]
   81568:	4b5b      	ldr	r3, [pc, #364]	; (816d8 <button_events+0x254>)
   8156a:	781b      	ldrb	r3, [r3, #0]
   8156c:	429a      	cmp	r2, r3
   8156e:	d006      	beq.n	8157e <button_events+0xfa>
   81570:	4b53      	ldr	r3, [pc, #332]	; (816c0 <button_events+0x23c>)
   81572:	781b      	ldrb	r3, [r3, #0]
   81574:	2b01      	cmp	r3, #1
   81576:	d102      	bne.n	8157e <button_events+0xfa>
		{
			nextEvent = EVENT_BUTTON_LEFT_R;
   81578:	2306      	movs	r3, #6
   8157a:	71fb      	strb	r3, [r7, #7]
   8157c:	e00b      	b.n	81596 <button_events+0x112>
		}
		else if (pb_left_act == pb_left_prev && pb_left_act == 0)
   8157e:	4b50      	ldr	r3, [pc, #320]	; (816c0 <button_events+0x23c>)
   81580:	781a      	ldrb	r2, [r3, #0]
   81582:	4b55      	ldr	r3, [pc, #340]	; (816d8 <button_events+0x254>)
   81584:	781b      	ldrb	r3, [r3, #0]
   81586:	429a      	cmp	r2, r3
   81588:	d105      	bne.n	81596 <button_events+0x112>
   8158a:	4b4d      	ldr	r3, [pc, #308]	; (816c0 <button_events+0x23c>)
   8158c:	781b      	ldrb	r3, [r3, #0]
   8158e:	2b00      	cmp	r3, #0
   81590:	d101      	bne.n	81596 <button_events+0x112>
		{
			nextEvent = EVENT_BUTTON_LEFT_H;
   81592:	2305      	movs	r3, #5
   81594:	71fb      	strb	r3, [r7, #7]
		}
		
		if (pb_mid_act != pb_mid_prev && pb_mid_act == 0)
   81596:	4b4b      	ldr	r3, [pc, #300]	; (816c4 <button_events+0x240>)
   81598:	781a      	ldrb	r2, [r3, #0]
   8159a:	4b50      	ldr	r3, [pc, #320]	; (816dc <button_events+0x258>)
   8159c:	781b      	ldrb	r3, [r3, #0]
   8159e:	429a      	cmp	r2, r3
   815a0:	d006      	beq.n	815b0 <button_events+0x12c>
   815a2:	4b48      	ldr	r3, [pc, #288]	; (816c4 <button_events+0x240>)
   815a4:	781b      	ldrb	r3, [r3, #0]
   815a6:	2b00      	cmp	r3, #0
   815a8:	d102      	bne.n	815b0 <button_events+0x12c>
		{
			nextEvent = EVENT_BUTTON_MID_P;
   815aa:	2307      	movs	r3, #7
   815ac:	71fb      	strb	r3, [r7, #7]
   815ae:	e018      	b.n	815e2 <button_events+0x15e>
		}
		else if (pb_mid_act != pb_mid_prev && pb_mid_act == 1)
   815b0:	4b44      	ldr	r3, [pc, #272]	; (816c4 <button_events+0x240>)
   815b2:	781a      	ldrb	r2, [r3, #0]
   815b4:	4b49      	ldr	r3, [pc, #292]	; (816dc <button_events+0x258>)
   815b6:	781b      	ldrb	r3, [r3, #0]
   815b8:	429a      	cmp	r2, r3
   815ba:	d006      	beq.n	815ca <button_events+0x146>
   815bc:	4b41      	ldr	r3, [pc, #260]	; (816c4 <button_events+0x240>)
   815be:	781b      	ldrb	r3, [r3, #0]
   815c0:	2b01      	cmp	r3, #1
   815c2:	d102      	bne.n	815ca <button_events+0x146>
		{
			nextEvent = EVENT_BUTTON_MID_R;
   815c4:	2309      	movs	r3, #9
   815c6:	71fb      	strb	r3, [r7, #7]
   815c8:	e00b      	b.n	815e2 <button_events+0x15e>
		}
		else if (pb_mid_act == pb_mid_prev && pb_mid_act == 0)
   815ca:	4b3e      	ldr	r3, [pc, #248]	; (816c4 <button_events+0x240>)
   815cc:	781a      	ldrb	r2, [r3, #0]
   815ce:	4b43      	ldr	r3, [pc, #268]	; (816dc <button_events+0x258>)
   815d0:	781b      	ldrb	r3, [r3, #0]
   815d2:	429a      	cmp	r2, r3
   815d4:	d105      	bne.n	815e2 <button_events+0x15e>
   815d6:	4b3b      	ldr	r3, [pc, #236]	; (816c4 <button_events+0x240>)
   815d8:	781b      	ldrb	r3, [r3, #0]
   815da:	2b00      	cmp	r3, #0
   815dc:	d101      	bne.n	815e2 <button_events+0x15e>
		{
			nextEvent = EVENT_BUTTON_MID_H;
   815de:	2308      	movs	r3, #8
   815e0:	71fb      	strb	r3, [r7, #7]
		}
		
		if (pb_right_act != pb_right_prev && pb_right_act == 0)
   815e2:	4b39      	ldr	r3, [pc, #228]	; (816c8 <button_events+0x244>)
   815e4:	781a      	ldrb	r2, [r3, #0]
   815e6:	4b3e      	ldr	r3, [pc, #248]	; (816e0 <button_events+0x25c>)
   815e8:	781b      	ldrb	r3, [r3, #0]
   815ea:	429a      	cmp	r2, r3
   815ec:	d006      	beq.n	815fc <button_events+0x178>
   815ee:	4b36      	ldr	r3, [pc, #216]	; (816c8 <button_events+0x244>)
   815f0:	781b      	ldrb	r3, [r3, #0]
   815f2:	2b00      	cmp	r3, #0
   815f4:	d102      	bne.n	815fc <button_events+0x178>
		{
			nextEvent = EVENT_BUTTON_RIGHT_P;
   815f6:	230a      	movs	r3, #10
   815f8:	71fb      	strb	r3, [r7, #7]
   815fa:	e018      	b.n	8162e <button_events+0x1aa>
		}
		else if (pb_right_act != pb_right_prev && pb_right_act == 1)
   815fc:	4b32      	ldr	r3, [pc, #200]	; (816c8 <button_events+0x244>)
   815fe:	781a      	ldrb	r2, [r3, #0]
   81600:	4b37      	ldr	r3, [pc, #220]	; (816e0 <button_events+0x25c>)
   81602:	781b      	ldrb	r3, [r3, #0]
   81604:	429a      	cmp	r2, r3
   81606:	d006      	beq.n	81616 <button_events+0x192>
   81608:	4b2f      	ldr	r3, [pc, #188]	; (816c8 <button_events+0x244>)
   8160a:	781b      	ldrb	r3, [r3, #0]
   8160c:	2b01      	cmp	r3, #1
   8160e:	d102      	bne.n	81616 <button_events+0x192>
		{
			nextEvent = EVENT_BUTTON_RIGHT_R;
   81610:	230c      	movs	r3, #12
   81612:	71fb      	strb	r3, [r7, #7]
   81614:	e00b      	b.n	8162e <button_events+0x1aa>
		}
		else if (pb_right_act == pb_right_prev && pb_right_act == 0)
   81616:	4b2c      	ldr	r3, [pc, #176]	; (816c8 <button_events+0x244>)
   81618:	781a      	ldrb	r2, [r3, #0]
   8161a:	4b31      	ldr	r3, [pc, #196]	; (816e0 <button_events+0x25c>)
   8161c:	781b      	ldrb	r3, [r3, #0]
   8161e:	429a      	cmp	r2, r3
   81620:	d105      	bne.n	8162e <button_events+0x1aa>
   81622:	4b29      	ldr	r3, [pc, #164]	; (816c8 <button_events+0x244>)
   81624:	781b      	ldrb	r3, [r3, #0]
   81626:	2b00      	cmp	r3, #0
   81628:	d101      	bne.n	8162e <button_events+0x1aa>
		{
			nextEvent = EVENT_BUTTON_RIGHT_H;
   8162a:	230b      	movs	r3, #11
   8162c:	71fb      	strb	r3, [r7, #7]
		}
		
		if (pb_down_act != pb_down_prev && pb_down_act == 0)
   8162e:	4b27      	ldr	r3, [pc, #156]	; (816cc <button_events+0x248>)
   81630:	781a      	ldrb	r2, [r3, #0]
   81632:	4b2c      	ldr	r3, [pc, #176]	; (816e4 <button_events+0x260>)
   81634:	781b      	ldrb	r3, [r3, #0]
   81636:	429a      	cmp	r2, r3
   81638:	d006      	beq.n	81648 <button_events+0x1c4>
   8163a:	4b24      	ldr	r3, [pc, #144]	; (816cc <button_events+0x248>)
   8163c:	781b      	ldrb	r3, [r3, #0]
   8163e:	2b00      	cmp	r3, #0
   81640:	d102      	bne.n	81648 <button_events+0x1c4>
		{
			nextEvent = EVENT_BUTTON_DOWN_P;
   81642:	230d      	movs	r3, #13
   81644:	71fb      	strb	r3, [r7, #7]
   81646:	e018      	b.n	8167a <button_events+0x1f6>
		}
		else if (pb_down_act != pb_down_prev && pb_down_act == 1)
   81648:	4b20      	ldr	r3, [pc, #128]	; (816cc <button_events+0x248>)
   8164a:	781a      	ldrb	r2, [r3, #0]
   8164c:	4b25      	ldr	r3, [pc, #148]	; (816e4 <button_events+0x260>)
   8164e:	781b      	ldrb	r3, [r3, #0]
   81650:	429a      	cmp	r2, r3
   81652:	d006      	beq.n	81662 <button_events+0x1de>
   81654:	4b1d      	ldr	r3, [pc, #116]	; (816cc <button_events+0x248>)
   81656:	781b      	ldrb	r3, [r3, #0]
   81658:	2b01      	cmp	r3, #1
   8165a:	d102      	bne.n	81662 <button_events+0x1de>
		{
			nextEvent = EVENT_BUTTON_DOWN_R;
   8165c:	230f      	movs	r3, #15
   8165e:	71fb      	strb	r3, [r7, #7]
   81660:	e00b      	b.n	8167a <button_events+0x1f6>
		}
		else if (pb_down_act == pb_down_prev && pb_down_act == 0)
   81662:	4b1a      	ldr	r3, [pc, #104]	; (816cc <button_events+0x248>)
   81664:	781a      	ldrb	r2, [r3, #0]
   81666:	4b1f      	ldr	r3, [pc, #124]	; (816e4 <button_events+0x260>)
   81668:	781b      	ldrb	r3, [r3, #0]
   8166a:	429a      	cmp	r2, r3
   8166c:	d105      	bne.n	8167a <button_events+0x1f6>
   8166e:	4b17      	ldr	r3, [pc, #92]	; (816cc <button_events+0x248>)
   81670:	781b      	ldrb	r3, [r3, #0]
   81672:	2b00      	cmp	r3, #0
   81674:	d101      	bne.n	8167a <button_events+0x1f6>
		{
			nextEvent = EVENT_BUTTON_DOWN_H;
   81676:	230e      	movs	r3, #14
   81678:	71fb      	strb	r3, [r7, #7]
		}
		
		if (pb_return_act != pb_return_prev && pb_return_act == 0)
   8167a:	4b15      	ldr	r3, [pc, #84]	; (816d0 <button_events+0x24c>)
   8167c:	781a      	ldrb	r2, [r3, #0]
   8167e:	4b1a      	ldr	r3, [pc, #104]	; (816e8 <button_events+0x264>)
   81680:	781b      	ldrb	r3, [r3, #0]
   81682:	429a      	cmp	r2, r3
   81684:	d006      	beq.n	81694 <button_events+0x210>
   81686:	4b12      	ldr	r3, [pc, #72]	; (816d0 <button_events+0x24c>)
   81688:	781b      	ldrb	r3, [r3, #0]
   8168a:	2b00      	cmp	r3, #0
   8168c:	d102      	bne.n	81694 <button_events+0x210>
		{
			nextEvent = EVENT_BUTTON_RETURN_P;
   8168e:	2310      	movs	r3, #16
   81690:	71fb      	strb	r3, [r7, #7]
   81692:	e037      	b.n	81704 <button_events+0x280>
		}
		else if (pb_return_act != pb_return_prev && pb_return_act == 1)
   81694:	4b0e      	ldr	r3, [pc, #56]	; (816d0 <button_events+0x24c>)
   81696:	781a      	ldrb	r2, [r3, #0]
   81698:	4b13      	ldr	r3, [pc, #76]	; (816e8 <button_events+0x264>)
   8169a:	781b      	ldrb	r3, [r3, #0]
   8169c:	429a      	cmp	r2, r3
   8169e:	d025      	beq.n	816ec <button_events+0x268>
   816a0:	4b0b      	ldr	r3, [pc, #44]	; (816d0 <button_events+0x24c>)
   816a2:	781b      	ldrb	r3, [r3, #0]
   816a4:	2b01      	cmp	r3, #1
   816a6:	d121      	bne.n	816ec <button_events+0x268>
		{
			nextEvent = EVENT_BUTTON_RETURN_R;
   816a8:	2312      	movs	r3, #18
   816aa:	71fb      	strb	r3, [r7, #7]
   816ac:	e02a      	b.n	81704 <button_events+0x280>
   816ae:	bf00      	nop
   816b0:	000817f9 	.word	0x000817f9
   816b4:	20070be4 	.word	0x20070be4
   816b8:	00080e35 	.word	0x00080e35
   816bc:	20070c0d 	.word	0x20070c0d
   816c0:	20070bf4 	.word	0x20070bf4
   816c4:	20070c0c 	.word	0x20070c0c
   816c8:	20070c0e 	.word	0x20070c0e
   816cc:	20070bf0 	.word	0x20070bf0
   816d0:	20070bec 	.word	0x20070bec
   816d4:	20070bf1 	.word	0x20070bf1
   816d8:	20070bef 	.word	0x20070bef
   816dc:	20070bed 	.word	0x20070bed
   816e0:	20070bf2 	.word	0x20070bf2
   816e4:	20070bee 	.word	0x20070bee
   816e8:	20070bf3 	.word	0x20070bf3
		}
		else if (pb_return_act == pb_up_prev && pb_return_act == 0)
   816ec:	4b14      	ldr	r3, [pc, #80]	; (81740 <button_events+0x2bc>)
   816ee:	781a      	ldrb	r2, [r3, #0]
   816f0:	4b14      	ldr	r3, [pc, #80]	; (81744 <button_events+0x2c0>)
   816f2:	781b      	ldrb	r3, [r3, #0]
   816f4:	429a      	cmp	r2, r3
   816f6:	d105      	bne.n	81704 <button_events+0x280>
   816f8:	4b11      	ldr	r3, [pc, #68]	; (81740 <button_events+0x2bc>)
   816fa:	781b      	ldrb	r3, [r3, #0]
   816fc:	2b00      	cmp	r3, #0
   816fe:	d101      	bne.n	81704 <button_events+0x280>
		{
			nextEvent = EVENT_BUTTON_RETURN_H;
   81700:	2311      	movs	r3, #17
   81702:	71fb      	strb	r3, [r7, #7]
		}
		
		pb_up_prev = pb_up_act;
   81704:	4b10      	ldr	r3, [pc, #64]	; (81748 <button_events+0x2c4>)
   81706:	781a      	ldrb	r2, [r3, #0]
   81708:	4b0e      	ldr	r3, [pc, #56]	; (81744 <button_events+0x2c0>)
   8170a:	701a      	strb	r2, [r3, #0]
		pb_left_prev = pb_left_act;
   8170c:	4b0f      	ldr	r3, [pc, #60]	; (8174c <button_events+0x2c8>)
   8170e:	781a      	ldrb	r2, [r3, #0]
   81710:	4b0f      	ldr	r3, [pc, #60]	; (81750 <button_events+0x2cc>)
   81712:	701a      	strb	r2, [r3, #0]
		pb_mid_prev = pb_mid_act;
   81714:	4b0f      	ldr	r3, [pc, #60]	; (81754 <button_events+0x2d0>)
   81716:	781a      	ldrb	r2, [r3, #0]
   81718:	4b0f      	ldr	r3, [pc, #60]	; (81758 <button_events+0x2d4>)
   8171a:	701a      	strb	r2, [r3, #0]
		pb_right_prev = pb_right_act;
   8171c:	4b0f      	ldr	r3, [pc, #60]	; (8175c <button_events+0x2d8>)
   8171e:	781a      	ldrb	r2, [r3, #0]
   81720:	4b0f      	ldr	r3, [pc, #60]	; (81760 <button_events+0x2dc>)
   81722:	701a      	strb	r2, [r3, #0]
		pb_down_prev = pb_down_act;
   81724:	4b0f      	ldr	r3, [pc, #60]	; (81764 <button_events+0x2e0>)
   81726:	781a      	ldrb	r2, [r3, #0]
   81728:	4b0f      	ldr	r3, [pc, #60]	; (81768 <button_events+0x2e4>)
   8172a:	701a      	strb	r2, [r3, #0]
		pb_return_prev = pb_return_act;
   8172c:	4b04      	ldr	r3, [pc, #16]	; (81740 <button_events+0x2bc>)
   8172e:	781a      	ldrb	r2, [r3, #0]
   81730:	4b0e      	ldr	r3, [pc, #56]	; (8176c <button_events+0x2e8>)
   81732:	701a      	strb	r2, [r3, #0]
	}

	return nextEvent;
   81734:	79fb      	ldrb	r3, [r7, #7]
}
   81736:	4618      	mov	r0, r3
   81738:	3708      	adds	r7, #8
   8173a:	46bd      	mov	sp, r7
   8173c:	bd80      	pop	{r7, pc}
   8173e:	bf00      	nop
   81740:	20070bec 	.word	0x20070bec
   81744:	20070bf1 	.word	0x20070bf1
   81748:	20070c0d 	.word	0x20070c0d
   8174c:	20070bf4 	.word	0x20070bf4
   81750:	20070bef 	.word	0x20070bef
   81754:	20070c0c 	.word	0x20070c0c
   81758:	20070bed 	.word	0x20070bed
   8175c:	20070c0e 	.word	0x20070c0e
   81760:	20070bf2 	.word	0x20070bf2
   81764:	20070bf0 	.word	0x20070bf0
   81768:	20070bee 	.word	0x20070bee
   8176c:	20070bf3 	.word	0x20070bf3

00081770 <ioport_set_pin_level>:
{
   81770:	b480      	push	{r7}
   81772:	b08b      	sub	sp, #44	; 0x2c
   81774:	af00      	add	r7, sp, #0
   81776:	6078      	str	r0, [r7, #4]
   81778:	460b      	mov	r3, r1
   8177a:	70fb      	strb	r3, [r7, #3]
   8177c:	687b      	ldr	r3, [r7, #4]
   8177e:	627b      	str	r3, [r7, #36]	; 0x24
   81780:	78fb      	ldrb	r3, [r7, #3]
   81782:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   81786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81788:	61fb      	str	r3, [r7, #28]
   8178a:	69fb      	ldr	r3, [r7, #28]
   8178c:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   8178e:	69bb      	ldr	r3, [r7, #24]
   81790:	095b      	lsrs	r3, r3, #5
   81792:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   81794:	697b      	ldr	r3, [r7, #20]
   81796:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8179a:	f203 7307 	addw	r3, r3, #1799	; 0x707
   8179e:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   817a0:	613b      	str	r3, [r7, #16]
	if (level) {
   817a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   817a6:	2b00      	cmp	r3, #0
   817a8:	d009      	beq.n	817be <ioport_set_pin_level+0x4e>
   817aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   817ac:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   817ae:	68fb      	ldr	r3, [r7, #12]
   817b0:	f003 031f 	and.w	r3, r3, #31
   817b4:	2201      	movs	r2, #1
   817b6:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   817b8:	693b      	ldr	r3, [r7, #16]
   817ba:	631a      	str	r2, [r3, #48]	; 0x30
}
   817bc:	e008      	b.n	817d0 <ioport_set_pin_level+0x60>
   817be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   817c0:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
   817c2:	68bb      	ldr	r3, [r7, #8]
   817c4:	f003 031f 	and.w	r3, r3, #31
   817c8:	2201      	movs	r2, #1
   817ca:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   817cc:	693b      	ldr	r3, [r7, #16]
   817ce:	635a      	str	r2, [r3, #52]	; 0x34
   817d0:	bf00      	nop
   817d2:	372c      	adds	r7, #44	; 0x2c
   817d4:	46bd      	mov	sp, r7
   817d6:	bc80      	pop	{r7}
   817d8:	4770      	bx	lr
	...

000817dc <SysTick_Handler>:
#include "string.h"

static uint32_t g_ul_ms_ticks = 0;

void SysTick_Handler(void)
{
   817dc:	b480      	push	{r7}
   817de:	af00      	add	r7, sp, #0
	g_ul_ms_ticks++;
   817e0:	4b04      	ldr	r3, [pc, #16]	; (817f4 <SysTick_Handler+0x18>)
   817e2:	681b      	ldr	r3, [r3, #0]
   817e4:	3301      	adds	r3, #1
   817e6:	4a03      	ldr	r2, [pc, #12]	; (817f4 <SysTick_Handler+0x18>)
   817e8:	6013      	str	r3, [r2, #0]
}
   817ea:	bf00      	nop
   817ec:	46bd      	mov	sp, r7
   817ee:	bc80      	pop	{r7}
   817f0:	4770      	bx	lr
   817f2:	bf00      	nop
   817f4:	20070b90 	.word	0x20070b90

000817f8 <getTicks>:

uint32_t getTicks(void)
{
   817f8:	b480      	push	{r7}
   817fa:	af00      	add	r7, sp, #0
	return g_ul_ms_ticks;
   817fc:	4b02      	ldr	r3, [pc, #8]	; (81808 <getTicks+0x10>)
   817fe:	681b      	ldr	r3, [r3, #0]
}
   81800:	4618      	mov	r0, r3
   81802:	46bd      	mov	sp, r7
   81804:	bc80      	pop	{r7}
   81806:	4770      	bx	lr
   81808:	20070b90 	.word	0x20070b90

0008180c <mdelay>:

void mdelay(uint32_t ul_dly_ticks)
{
   8180c:	b480      	push	{r7}
   8180e:	b085      	sub	sp, #20
   81810:	af00      	add	r7, sp, #0
   81812:	6078      	str	r0, [r7, #4]
	uint32_t ul_cur_ticks;

	ul_cur_ticks = g_ul_ms_ticks;
   81814:	4b07      	ldr	r3, [pc, #28]	; (81834 <mdelay+0x28>)
   81816:	681b      	ldr	r3, [r3, #0]
   81818:	60fb      	str	r3, [r7, #12]
	while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
   8181a:	bf00      	nop
   8181c:	4b05      	ldr	r3, [pc, #20]	; (81834 <mdelay+0x28>)
   8181e:	681a      	ldr	r2, [r3, #0]
   81820:	68fb      	ldr	r3, [r7, #12]
   81822:	1ad2      	subs	r2, r2, r3
   81824:	687b      	ldr	r3, [r7, #4]
   81826:	429a      	cmp	r2, r3
   81828:	d3f8      	bcc.n	8181c <mdelay+0x10>
}
   8182a:	bf00      	nop
   8182c:	3714      	adds	r7, #20
   8182e:	46bd      	mov	sp, r7
   81830:	bc80      	pop	{r7}
   81832:	4770      	bx	lr
   81834:	20070b90 	.word	0x20070b90

00081838 <update_comm>:

void update_comm(void)
{
   81838:	b580      	push	{r7, lr}
   8183a:	af00      	add	r7, sp, #0
	if ((getTicks() - ticks_comm) > 5)
   8183c:	4b0b      	ldr	r3, [pc, #44]	; (8186c <update_comm+0x34>)
   8183e:	4798      	blx	r3
   81840:	4602      	mov	r2, r0
   81842:	4b0b      	ldr	r3, [pc, #44]	; (81870 <update_comm+0x38>)
   81844:	681b      	ldr	r3, [r3, #0]
   81846:	1ad3      	subs	r3, r2, r3
   81848:	2b05      	cmp	r3, #5
   8184a:	d90c      	bls.n	81866 <update_comm+0x2e>
	{
		ticks_comm = getTicks();
   8184c:	4b07      	ldr	r3, [pc, #28]	; (8186c <update_comm+0x34>)
   8184e:	4798      	blx	r3
   81850:	4602      	mov	r2, r0
   81852:	4b07      	ldr	r3, [pc, #28]	; (81870 <update_comm+0x38>)
   81854:	601a      	str	r2, [r3, #0]
		
		memcpy(&sens_buf, &mts, sizeof(mts));
   81856:	4b07      	ldr	r3, [pc, #28]	; (81874 <update_comm+0x3c>)
   81858:	781a      	ldrb	r2, [r3, #0]
   8185a:	4b07      	ldr	r3, [pc, #28]	; (81878 <update_comm+0x40>)
   8185c:	701a      	strb	r2, [r3, #0]
		spi_master_transfer(&sens_buf, sizeof(sens_buf));
   8185e:	2101      	movs	r1, #1
   81860:	4805      	ldr	r0, [pc, #20]	; (81878 <update_comm+0x40>)
   81862:	4b06      	ldr	r3, [pc, #24]	; (8187c <update_comm+0x44>)
   81864:	4798      	blx	r3
	}
}
   81866:	bf00      	nop
   81868:	bd80      	pop	{r7, pc}
   8186a:	bf00      	nop
   8186c:	000817f9 	.word	0x000817f9
   81870:	20070be0 	.word	0x20070be0
   81874:	20070bd4 	.word	0x20070bd4
   81878:	20070bd0 	.word	0x20070bd0
   8187c:	000805c1 	.word	0x000805c1

00081880 <update_heartbeat>:

void update_heartbeat(void)
{
   81880:	b580      	push	{r7, lr}
   81882:	af00      	add	r7, sp, #0
	if (heart_state)
   81884:	4b20      	ldr	r3, [pc, #128]	; (81908 <update_heartbeat+0x88>)
   81886:	781b      	ldrb	r3, [r3, #0]
   81888:	2b00      	cmp	r3, #0
   8188a:	d01d      	beq.n	818c8 <update_heartbeat+0x48>
	{
		if (getTicks() >= (ticks_heartbeat + 100))
   8188c:	4b1f      	ldr	r3, [pc, #124]	; (8190c <update_heartbeat+0x8c>)
   8188e:	4798      	blx	r3
   81890:	4602      	mov	r2, r0
   81892:	4b1f      	ldr	r3, [pc, #124]	; (81910 <update_heartbeat+0x90>)
   81894:	681b      	ldr	r3, [r3, #0]
   81896:	3364      	adds	r3, #100	; 0x64
   81898:	429a      	cmp	r2, r3
   8189a:	d333      	bcc.n	81904 <update_heartbeat+0x84>
		{
			ticks_heartbeat = getTicks();
   8189c:	4b1b      	ldr	r3, [pc, #108]	; (8190c <update_heartbeat+0x8c>)
   8189e:	4798      	blx	r3
   818a0:	4602      	mov	r2, r0
   818a2:	4b1b      	ldr	r3, [pc, #108]	; (81910 <update_heartbeat+0x90>)
   818a4:	601a      	str	r2, [r3, #0]
			ioport_set_pin_level(LED_ONBOARD, 0);
   818a6:	2100      	movs	r1, #0
   818a8:	206a      	movs	r0, #106	; 0x6a
   818aa:	4b1a      	ldr	r3, [pc, #104]	; (81914 <update_heartbeat+0x94>)
   818ac:	4798      	blx	r3
			ioport_set_pin_level(LED_M1, 0);
   818ae:	2100      	movs	r1, #0
   818b0:	2067      	movs	r0, #103	; 0x67
   818b2:	4b18      	ldr	r3, [pc, #96]	; (81914 <update_heartbeat+0x94>)
   818b4:	4798      	blx	r3
			mts.ibit.heartbeat = 0;
   818b6:	4a18      	ldr	r2, [pc, #96]	; (81918 <update_heartbeat+0x98>)
   818b8:	7813      	ldrb	r3, [r2, #0]
   818ba:	f36f 0300 	bfc	r3, #0, #1
   818be:	7013      	strb	r3, [r2, #0]
			heart_state = 0;
   818c0:	4b11      	ldr	r3, [pc, #68]	; (81908 <update_heartbeat+0x88>)
   818c2:	2200      	movs	r2, #0
   818c4:	701a      	strb	r2, [r3, #0]
			ioport_set_pin_level(LED_M1, 1);
			mts.ibit.heartbeat = 1;
			heart_state = 1;
		}
	}
}
   818c6:	e01d      	b.n	81904 <update_heartbeat+0x84>
		if (getTicks() >= (ticks_heartbeat + 900))
   818c8:	4b10      	ldr	r3, [pc, #64]	; (8190c <update_heartbeat+0x8c>)
   818ca:	4798      	blx	r3
   818cc:	4602      	mov	r2, r0
   818ce:	4b10      	ldr	r3, [pc, #64]	; (81910 <update_heartbeat+0x90>)
   818d0:	681b      	ldr	r3, [r3, #0]
   818d2:	f503 7361 	add.w	r3, r3, #900	; 0x384
   818d6:	429a      	cmp	r2, r3
   818d8:	d314      	bcc.n	81904 <update_heartbeat+0x84>
			ticks_heartbeat = getTicks();
   818da:	4b0c      	ldr	r3, [pc, #48]	; (8190c <update_heartbeat+0x8c>)
   818dc:	4798      	blx	r3
   818de:	4602      	mov	r2, r0
   818e0:	4b0b      	ldr	r3, [pc, #44]	; (81910 <update_heartbeat+0x90>)
   818e2:	601a      	str	r2, [r3, #0]
			ioport_set_pin_level(LED_ONBOARD, 1);
   818e4:	2101      	movs	r1, #1
   818e6:	206a      	movs	r0, #106	; 0x6a
   818e8:	4b0a      	ldr	r3, [pc, #40]	; (81914 <update_heartbeat+0x94>)
   818ea:	4798      	blx	r3
			ioport_set_pin_level(LED_M1, 1);
   818ec:	2101      	movs	r1, #1
   818ee:	2067      	movs	r0, #103	; 0x67
   818f0:	4b08      	ldr	r3, [pc, #32]	; (81914 <update_heartbeat+0x94>)
   818f2:	4798      	blx	r3
			mts.ibit.heartbeat = 1;
   818f4:	4a08      	ldr	r2, [pc, #32]	; (81918 <update_heartbeat+0x98>)
   818f6:	7813      	ldrb	r3, [r2, #0]
   818f8:	f043 0301 	orr.w	r3, r3, #1
   818fc:	7013      	strb	r3, [r2, #0]
			heart_state = 1;
   818fe:	4b02      	ldr	r3, [pc, #8]	; (81908 <update_heartbeat+0x88>)
   81900:	2201      	movs	r2, #1
   81902:	701a      	strb	r2, [r3, #0]
}
   81904:	bf00      	nop
   81906:	bd80      	pop	{r7, pc}
   81908:	20070bdc 	.word	0x20070bdc
   8190c:	000817f9 	.word	0x000817f9
   81910:	20070be8 	.word	0x20070be8
   81914:	00081771 	.word	0x00081771
   81918:	20070bd4 	.word	0x20070bd4

0008191c <osc_enable>:
{
   8191c:	b580      	push	{r7, lr}
   8191e:	b082      	sub	sp, #8
   81920:	af00      	add	r7, sp, #0
   81922:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   81924:	687b      	ldr	r3, [r7, #4]
   81926:	2b07      	cmp	r3, #7
   81928:	d831      	bhi.n	8198e <osc_enable+0x72>
   8192a:	a201      	add	r2, pc, #4	; (adr r2, 81930 <osc_enable+0x14>)
   8192c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81930:	0008198d 	.word	0x0008198d
   81934:	00081951 	.word	0x00081951
   81938:	00081959 	.word	0x00081959
   8193c:	00081961 	.word	0x00081961
   81940:	00081969 	.word	0x00081969
   81944:	00081971 	.word	0x00081971
   81948:	00081979 	.word	0x00081979
   8194c:	00081983 	.word	0x00081983
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
   81950:	2000      	movs	r0, #0
   81952:	4b11      	ldr	r3, [pc, #68]	; (81998 <osc_enable+0x7c>)
   81954:	4798      	blx	r3
		break;
   81956:	e01a      	b.n	8198e <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
   81958:	2001      	movs	r0, #1
   8195a:	4b0f      	ldr	r3, [pc, #60]	; (81998 <osc_enable+0x7c>)
   8195c:	4798      	blx	r3
		break;
   8195e:	e016      	b.n	8198e <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
   81960:	2000      	movs	r0, #0
   81962:	4b0e      	ldr	r3, [pc, #56]	; (8199c <osc_enable+0x80>)
   81964:	4798      	blx	r3
		break;
   81966:	e012      	b.n	8198e <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
   81968:	2010      	movs	r0, #16
   8196a:	4b0c      	ldr	r3, [pc, #48]	; (8199c <osc_enable+0x80>)
   8196c:	4798      	blx	r3
		break;
   8196e:	e00e      	b.n	8198e <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
   81970:	2020      	movs	r0, #32
   81972:	4b0a      	ldr	r3, [pc, #40]	; (8199c <osc_enable+0x80>)
   81974:	4798      	blx	r3
		break;
   81976:	e00a      	b.n	8198e <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   81978:	213e      	movs	r1, #62	; 0x3e
   8197a:	2000      	movs	r0, #0
   8197c:	4b08      	ldr	r3, [pc, #32]	; (819a0 <osc_enable+0x84>)
   8197e:	4798      	blx	r3
		break;
   81980:	e005      	b.n	8198e <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
   81982:	213e      	movs	r1, #62	; 0x3e
   81984:	2001      	movs	r0, #1
   81986:	4b06      	ldr	r3, [pc, #24]	; (819a0 <osc_enable+0x84>)
   81988:	4798      	blx	r3
		break;
   8198a:	e000      	b.n	8198e <osc_enable+0x72>
		break;
   8198c:	bf00      	nop
}
   8198e:	bf00      	nop
   81990:	3708      	adds	r7, #8
   81992:	46bd      	mov	sp, r7
   81994:	bd80      	pop	{r7, pc}
   81996:	bf00      	nop
   81998:	00081f59 	.word	0x00081f59
   8199c:	00081fc5 	.word	0x00081fc5
   819a0:	00082035 	.word	0x00082035

000819a4 <osc_is_ready>:
{
   819a4:	b580      	push	{r7, lr}
   819a6:	b082      	sub	sp, #8
   819a8:	af00      	add	r7, sp, #0
   819aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   819ac:	687b      	ldr	r3, [r7, #4]
   819ae:	2b07      	cmp	r3, #7
   819b0:	d826      	bhi.n	81a00 <osc_is_ready+0x5c>
   819b2:	a201      	add	r2, pc, #4	; (adr r2, 819b8 <osc_is_ready+0x14>)
   819b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   819b8:	000819d9 	.word	0x000819d9
   819bc:	000819dd 	.word	0x000819dd
   819c0:	000819dd 	.word	0x000819dd
   819c4:	000819ef 	.word	0x000819ef
   819c8:	000819ef 	.word	0x000819ef
   819cc:	000819ef 	.word	0x000819ef
   819d0:	000819ef 	.word	0x000819ef
   819d4:	000819ef 	.word	0x000819ef
		return 1;
   819d8:	2301      	movs	r3, #1
   819da:	e012      	b.n	81a02 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
   819dc:	4b0b      	ldr	r3, [pc, #44]	; (81a0c <osc_is_ready+0x68>)
   819de:	4798      	blx	r3
   819e0:	4603      	mov	r3, r0
   819e2:	2b00      	cmp	r3, #0
   819e4:	bf14      	ite	ne
   819e6:	2301      	movne	r3, #1
   819e8:	2300      	moveq	r3, #0
   819ea:	b2db      	uxtb	r3, r3
   819ec:	e009      	b.n	81a02 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
   819ee:	4b08      	ldr	r3, [pc, #32]	; (81a10 <osc_is_ready+0x6c>)
   819f0:	4798      	blx	r3
   819f2:	4603      	mov	r3, r0
   819f4:	2b00      	cmp	r3, #0
   819f6:	bf14      	ite	ne
   819f8:	2301      	movne	r3, #1
   819fa:	2300      	moveq	r3, #0
   819fc:	b2db      	uxtb	r3, r3
   819fe:	e000      	b.n	81a02 <osc_is_ready+0x5e>
	return 0;
   81a00:	2300      	movs	r3, #0
}
   81a02:	4618      	mov	r0, r3
   81a04:	3708      	adds	r7, #8
   81a06:	46bd      	mov	sp, r7
   81a08:	bd80      	pop	{r7, pc}
   81a0a:	bf00      	nop
   81a0c:	00081f91 	.word	0x00081f91
   81a10:	000820ad 	.word	0x000820ad

00081a14 <osc_get_rate>:
{
   81a14:	b480      	push	{r7}
   81a16:	b083      	sub	sp, #12
   81a18:	af00      	add	r7, sp, #0
   81a1a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   81a1c:	687b      	ldr	r3, [r7, #4]
   81a1e:	2b07      	cmp	r3, #7
   81a20:	d825      	bhi.n	81a6e <osc_get_rate+0x5a>
   81a22:	a201      	add	r2, pc, #4	; (adr r2, 81a28 <osc_get_rate+0x14>)
   81a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81a28:	00081a49 	.word	0x00081a49
   81a2c:	00081a4f 	.word	0x00081a4f
   81a30:	00081a55 	.word	0x00081a55
   81a34:	00081a5b 	.word	0x00081a5b
   81a38:	00081a5f 	.word	0x00081a5f
   81a3c:	00081a63 	.word	0x00081a63
   81a40:	00081a67 	.word	0x00081a67
   81a44:	00081a6b 	.word	0x00081a6b
		return OSC_SLCK_32K_RC_HZ;
   81a48:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   81a4c:	e010      	b.n	81a70 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
   81a4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   81a52:	e00d      	b.n	81a70 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
   81a54:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   81a58:	e00a      	b.n	81a70 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
   81a5a:	4b08      	ldr	r3, [pc, #32]	; (81a7c <osc_get_rate+0x68>)
   81a5c:	e008      	b.n	81a70 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
   81a5e:	4b08      	ldr	r3, [pc, #32]	; (81a80 <osc_get_rate+0x6c>)
   81a60:	e006      	b.n	81a70 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
   81a62:	4b08      	ldr	r3, [pc, #32]	; (81a84 <osc_get_rate+0x70>)
   81a64:	e004      	b.n	81a70 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
   81a66:	4b07      	ldr	r3, [pc, #28]	; (81a84 <osc_get_rate+0x70>)
   81a68:	e002      	b.n	81a70 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
   81a6a:	4b06      	ldr	r3, [pc, #24]	; (81a84 <osc_get_rate+0x70>)
   81a6c:	e000      	b.n	81a70 <osc_get_rate+0x5c>
	return 0;
   81a6e:	2300      	movs	r3, #0
}
   81a70:	4618      	mov	r0, r3
   81a72:	370c      	adds	r7, #12
   81a74:	46bd      	mov	sp, r7
   81a76:	bc80      	pop	{r7}
   81a78:	4770      	bx	lr
   81a7a:	bf00      	nop
   81a7c:	003d0900 	.word	0x003d0900
   81a80:	007a1200 	.word	0x007a1200
   81a84:	00b71b00 	.word	0x00b71b00

00081a88 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   81a88:	b580      	push	{r7, lr}
   81a8a:	b082      	sub	sp, #8
   81a8c:	af00      	add	r7, sp, #0
   81a8e:	4603      	mov	r3, r0
   81a90:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
   81a92:	bf00      	nop
   81a94:	79fb      	ldrb	r3, [r7, #7]
   81a96:	4618      	mov	r0, r3
   81a98:	4b05      	ldr	r3, [pc, #20]	; (81ab0 <osc_wait_ready+0x28>)
   81a9a:	4798      	blx	r3
   81a9c:	4603      	mov	r3, r0
   81a9e:	f083 0301 	eor.w	r3, r3, #1
   81aa2:	b2db      	uxtb	r3, r3
   81aa4:	2b00      	cmp	r3, #0
   81aa6:	d1f5      	bne.n	81a94 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
   81aa8:	bf00      	nop
   81aaa:	3708      	adds	r7, #8
   81aac:	46bd      	mov	sp, r7
   81aae:	bd80      	pop	{r7, pc}
   81ab0:	000819a5 	.word	0x000819a5

00081ab4 <pll_config_init>:
 * \note The SAM3X PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
   81ab4:	b580      	push	{r7, lr}
   81ab6:	b086      	sub	sp, #24
   81ab8:	af00      	add	r7, sp, #0
   81aba:	60f8      	str	r0, [r7, #12]
   81abc:	607a      	str	r2, [r7, #4]
   81abe:	603b      	str	r3, [r7, #0]
   81ac0:	460b      	mov	r3, r1
   81ac2:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
   81ac4:	687b      	ldr	r3, [r7, #4]
   81ac6:	2b00      	cmp	r3, #0
   81ac8:	d107      	bne.n	81ada <pll_config_init+0x26>
   81aca:	683b      	ldr	r3, [r7, #0]
   81acc:	2b00      	cmp	r3, #0
   81ace:	d104      	bne.n	81ada <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
   81ad0:	68fb      	ldr	r3, [r7, #12]
   81ad2:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
   81ad6:	601a      	str	r2, [r3, #0]
   81ad8:	e019      	b.n	81b0e <pll_config_init+0x5a>
	} else { /* PLLA */
		/* Calculate internal VCO frequency */
		vco_hz = osc_get_rate(e_src) / ul_div;
   81ada:	7afb      	ldrb	r3, [r7, #11]
   81adc:	4618      	mov	r0, r3
   81ade:	4b0e      	ldr	r3, [pc, #56]	; (81b18 <pll_config_init+0x64>)
   81ae0:	4798      	blx	r3
   81ae2:	4602      	mov	r2, r0
   81ae4:	687b      	ldr	r3, [r7, #4]
   81ae6:	fbb2 f3f3 	udiv	r3, r2, r3
   81aea:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_INPUT_MIN_HZ);
		Assert(vco_hz <= PLL_INPUT_MAX_HZ);

		vco_hz *= ul_mul;
   81aec:	697b      	ldr	r3, [r7, #20]
   81aee:	683a      	ldr	r2, [r7, #0]
   81af0:	fb02 f303 	mul.w	r3, r2, r3
   81af4:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
		Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

		/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
   81af6:	683b      	ldr	r3, [r7, #0]
   81af8:	3b01      	subs	r3, #1
   81afa:	041a      	lsls	r2, r3, #16
   81afc:	4b07      	ldr	r3, [pc, #28]	; (81b1c <pll_config_init+0x68>)
   81afe:	4013      	ands	r3, r2
   81b00:	687a      	ldr	r2, [r7, #4]
   81b02:	b2d2      	uxtb	r2, r2
   81b04:	4313      	orrs	r3, r2
   81b06:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
   81b0a:	68fb      	ldr	r3, [r7, #12]
   81b0c:	601a      	str	r2, [r3, #0]
	}
}
   81b0e:	bf00      	nop
   81b10:	3718      	adds	r7, #24
   81b12:	46bd      	mov	sp, r7
   81b14:	bd80      	pop	{r7, pc}
   81b16:	bf00      	nop
   81b18:	00081a15 	.word	0x00081a15
   81b1c:	07ff0000 	.word	0x07ff0000

00081b20 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
   81b20:	b580      	push	{r7, lr}
   81b22:	b082      	sub	sp, #8
   81b24:	af00      	add	r7, sp, #0
   81b26:	6078      	str	r0, [r7, #4]
   81b28:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
   81b2a:	683b      	ldr	r3, [r7, #0]
   81b2c:	2b00      	cmp	r3, #0
   81b2e:	d108      	bne.n	81b42 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
   81b30:	4b09      	ldr	r3, [pc, #36]	; (81b58 <pll_enable+0x38>)
   81b32:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   81b34:	4a09      	ldr	r2, [pc, #36]	; (81b5c <pll_enable+0x3c>)
   81b36:	687b      	ldr	r3, [r7, #4]
   81b38:	681b      	ldr	r3, [r3, #0]
   81b3a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   81b3e:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
   81b40:	e005      	b.n	81b4e <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   81b42:	4a06      	ldr	r2, [pc, #24]	; (81b5c <pll_enable+0x3c>)
   81b44:	687b      	ldr	r3, [r7, #4]
   81b46:	681b      	ldr	r3, [r3, #0]
   81b48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   81b4c:	61d3      	str	r3, [r2, #28]
}
   81b4e:	bf00      	nop
   81b50:	3708      	adds	r7, #8
   81b52:	46bd      	mov	sp, r7
   81b54:	bd80      	pop	{r7, pc}
   81b56:	bf00      	nop
   81b58:	000820c5 	.word	0x000820c5
   81b5c:	400e0600 	.word	0x400e0600

00081b60 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
   81b60:	b580      	push	{r7, lr}
   81b62:	b082      	sub	sp, #8
   81b64:	af00      	add	r7, sp, #0
   81b66:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
   81b68:	687b      	ldr	r3, [r7, #4]
   81b6a:	2b00      	cmp	r3, #0
   81b6c:	d103      	bne.n	81b76 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
   81b6e:	4b05      	ldr	r3, [pc, #20]	; (81b84 <pll_is_locked+0x24>)
   81b70:	4798      	blx	r3
   81b72:	4603      	mov	r3, r0
   81b74:	e002      	b.n	81b7c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
   81b76:	4b04      	ldr	r3, [pc, #16]	; (81b88 <pll_is_locked+0x28>)
   81b78:	4798      	blx	r3
   81b7a:	4603      	mov	r3, r0
	}
}
   81b7c:	4618      	mov	r0, r3
   81b7e:	3708      	adds	r7, #8
   81b80:	46bd      	mov	sp, r7
   81b82:	bd80      	pop	{r7, pc}
   81b84:	000820dd 	.word	0x000820dd
   81b88:	000820f5 	.word	0x000820f5

00081b8c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
   81b8c:	b580      	push	{r7, lr}
   81b8e:	b082      	sub	sp, #8
   81b90:	af00      	add	r7, sp, #0
   81b92:	4603      	mov	r3, r0
   81b94:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   81b96:	79fb      	ldrb	r3, [r7, #7]
   81b98:	3b03      	subs	r3, #3
   81b9a:	2b04      	cmp	r3, #4
   81b9c:	d808      	bhi.n	81bb0 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
   81b9e:	79fb      	ldrb	r3, [r7, #7]
   81ba0:	4618      	mov	r0, r3
   81ba2:	4b06      	ldr	r3, [pc, #24]	; (81bbc <pll_enable_source+0x30>)
   81ba4:	4798      	blx	r3
		osc_wait_ready(e_src);
   81ba6:	79fb      	ldrb	r3, [r7, #7]
   81ba8:	4618      	mov	r0, r3
   81baa:	4b05      	ldr	r3, [pc, #20]	; (81bc0 <pll_enable_source+0x34>)
   81bac:	4798      	blx	r3
		break;
   81bae:	e000      	b.n	81bb2 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
   81bb0:	bf00      	nop
	}
}
   81bb2:	bf00      	nop
   81bb4:	3708      	adds	r7, #8
   81bb6:	46bd      	mov	sp, r7
   81bb8:	bd80      	pop	{r7, pc}
   81bba:	bf00      	nop
   81bbc:	0008191d 	.word	0x0008191d
   81bc0:	00081a89 	.word	0x00081a89

00081bc4 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
   81bc4:	b580      	push	{r7, lr}
   81bc6:	b082      	sub	sp, #8
   81bc8:	af00      	add	r7, sp, #0
   81bca:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   81bcc:	bf00      	nop
   81bce:	6878      	ldr	r0, [r7, #4]
   81bd0:	4b04      	ldr	r3, [pc, #16]	; (81be4 <pll_wait_for_lock+0x20>)
   81bd2:	4798      	blx	r3
   81bd4:	4603      	mov	r3, r0
   81bd6:	2b00      	cmp	r3, #0
   81bd8:	d0f9      	beq.n	81bce <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
   81bda:	2300      	movs	r3, #0
}
   81bdc:	4618      	mov	r0, r3
   81bde:	3708      	adds	r7, #8
   81be0:	46bd      	mov	sp, r7
   81be2:	bd80      	pop	{r7, pc}
   81be4:	00081b61 	.word	0x00081b61

00081be8 <sysclk_get_main_hz>:
{
   81be8:	b580      	push	{r7, lr}
   81bea:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   81bec:	2006      	movs	r0, #6
   81bee:	4b04      	ldr	r3, [pc, #16]	; (81c00 <sysclk_get_main_hz+0x18>)
   81bf0:	4798      	blx	r3
   81bf2:	4602      	mov	r2, r0
   81bf4:	4613      	mov	r3, r2
   81bf6:	00db      	lsls	r3, r3, #3
   81bf8:	1a9b      	subs	r3, r3, r2
   81bfa:	005b      	lsls	r3, r3, #1
}
   81bfc:	4618      	mov	r0, r3
   81bfe:	bd80      	pop	{r7, pc}
   81c00:	00081a15 	.word	0x00081a15

00081c04 <sysclk_get_cpu_hz>:
{
   81c04:	b580      	push	{r7, lr}
   81c06:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   81c08:	4b02      	ldr	r3, [pc, #8]	; (81c14 <sysclk_get_cpu_hz+0x10>)
   81c0a:	4798      	blx	r3
   81c0c:	4603      	mov	r3, r0
   81c0e:	085b      	lsrs	r3, r3, #1
}
   81c10:	4618      	mov	r0, r3
   81c12:	bd80      	pop	{r7, pc}
   81c14:	00081be9 	.word	0x00081be9

00081c18 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   81c18:	b590      	push	{r4, r7, lr}
   81c1a:	b083      	sub	sp, #12
   81c1c:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   81c1e:	4811      	ldr	r0, [pc, #68]	; (81c64 <sysclk_init+0x4c>)
   81c20:	4b11      	ldr	r3, [pc, #68]	; (81c68 <sysclk_init+0x50>)
   81c22:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
   81c24:	2006      	movs	r0, #6
   81c26:	4b11      	ldr	r3, [pc, #68]	; (81c6c <sysclk_init+0x54>)
   81c28:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
   81c2a:	1d38      	adds	r0, r7, #4
   81c2c:	230e      	movs	r3, #14
   81c2e:	2201      	movs	r2, #1
   81c30:	2106      	movs	r1, #6
   81c32:	4c0f      	ldr	r4, [pc, #60]	; (81c70 <sysclk_init+0x58>)
   81c34:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
   81c36:	1d3b      	adds	r3, r7, #4
   81c38:	2100      	movs	r1, #0
   81c3a:	4618      	mov	r0, r3
   81c3c:	4b0d      	ldr	r3, [pc, #52]	; (81c74 <sysclk_init+0x5c>)
   81c3e:	4798      	blx	r3
		pll_wait_for_lock(0);
   81c40:	2000      	movs	r0, #0
   81c42:	4b0d      	ldr	r3, [pc, #52]	; (81c78 <sysclk_init+0x60>)
   81c44:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   81c46:	2010      	movs	r0, #16
   81c48:	4b0c      	ldr	r3, [pc, #48]	; (81c7c <sysclk_init+0x64>)
   81c4a:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   81c4c:	4b0c      	ldr	r3, [pc, #48]	; (81c80 <sysclk_init+0x68>)
   81c4e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   81c50:	4b0c      	ldr	r3, [pc, #48]	; (81c84 <sysclk_init+0x6c>)
   81c52:	4798      	blx	r3
   81c54:	4603      	mov	r3, r0
   81c56:	4618      	mov	r0, r3
   81c58:	4b03      	ldr	r3, [pc, #12]	; (81c68 <sysclk_init+0x50>)
   81c5a:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
   81c5c:	bf00      	nop
   81c5e:	370c      	adds	r7, #12
   81c60:	46bd      	mov	sp, r7
   81c62:	bd90      	pop	{r4, r7, pc}
   81c64:	0501bd00 	.word	0x0501bd00
   81c68:	200700d1 	.word	0x200700d1
   81c6c:	00081b8d 	.word	0x00081b8d
   81c70:	00081ab5 	.word	0x00081ab5
   81c74:	00081b21 	.word	0x00081b21
   81c78:	00081bc5 	.word	0x00081bc5
   81c7c:	00081ed9 	.word	0x00081ed9
   81c80:	000825bd 	.word	0x000825bd
   81c84:	00081c05 	.word	0x00081c05

00081c88 <dmac_init>:
 *
 * \param[in,out] p_dmac Module hardware register base address pointer
 */
void dmac_init(
		Dmac *p_dmac)
{
   81c88:	b580      	push	{r7, lr}
   81c8a:	b082      	sub	sp, #8
   81c8c:	af00      	add	r7, sp, #0
   81c8e:	6078      	str	r0, [r7, #4]
	dmac_disable(p_dmac);
   81c90:	6878      	ldr	r0, [r7, #4]
   81c92:	4b03      	ldr	r3, [pc, #12]	; (81ca0 <dmac_init+0x18>)
   81c94:	4798      	blx	r3
}
   81c96:	bf00      	nop
   81c98:	3708      	adds	r7, #8
   81c9a:	46bd      	mov	sp, r7
   81c9c:	bd80      	pop	{r7, pc}
   81c9e:	bf00      	nop
   81ca0:	00081ce3 	.word	0x00081ce3

00081ca4 <dmac_set_priority_mode>:
 * \param[in] mode       \ref dmac_priority_mode_t "Priority mode"
 */
void dmac_set_priority_mode(
		Dmac *p_dmac,
		dmac_priority_mode_t mode)
{
   81ca4:	b480      	push	{r7}
   81ca6:	b083      	sub	sp, #12
   81ca8:	af00      	add	r7, sp, #0
   81caa:	6078      	str	r0, [r7, #4]
   81cac:	460b      	mov	r3, r1
   81cae:	70fb      	strb	r3, [r7, #3]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_GCFG = (p_dmac->DMAC_GCFG & (~DMAC_GCFG_ARB_CFG)) | mode;
   81cb0:	687b      	ldr	r3, [r7, #4]
   81cb2:	681b      	ldr	r3, [r3, #0]
   81cb4:	f023 0210 	bic.w	r2, r3, #16
   81cb8:	78fb      	ldrb	r3, [r7, #3]
   81cba:	431a      	orrs	r2, r3
   81cbc:	687b      	ldr	r3, [r7, #4]
   81cbe:	601a      	str	r2, [r3, #0]
}
   81cc0:	bf00      	nop
   81cc2:	370c      	adds	r7, #12
   81cc4:	46bd      	mov	sp, r7
   81cc6:	bc80      	pop	{r7}
   81cc8:	4770      	bx	lr

00081cca <dmac_enable>:
 *
 * \param[out] p_dmac Module hardware register base address pointer
 */
void dmac_enable(
		Dmac *p_dmac)
{
   81cca:	b480      	push	{r7}
   81ccc:	b083      	sub	sp, #12
   81cce:	af00      	add	r7, sp, #0
   81cd0:	6078      	str	r0, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_EN = DMAC_EN_ENABLE;
   81cd2:	687b      	ldr	r3, [r7, #4]
   81cd4:	2201      	movs	r2, #1
   81cd6:	605a      	str	r2, [r3, #4]
}
   81cd8:	bf00      	nop
   81cda:	370c      	adds	r7, #12
   81cdc:	46bd      	mov	sp, r7
   81cde:	bc80      	pop	{r7}
   81ce0:	4770      	bx	lr

00081ce2 <dmac_disable>:
 *
 * \param[in,out] p_dmac Module hardware register base address pointer
 */
void dmac_disable(
		Dmac *p_dmac)
{
   81ce2:	b480      	push	{r7}
   81ce4:	b083      	sub	sp, #12
   81ce6:	af00      	add	r7, sp, #0
   81ce8:	6078      	str	r0, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_EN &= (~DMAC_EN_ENABLE);
   81cea:	687b      	ldr	r3, [r7, #4]
   81cec:	685b      	ldr	r3, [r3, #4]
   81cee:	f023 0201 	bic.w	r2, r3, #1
   81cf2:	687b      	ldr	r3, [r7, #4]
   81cf4:	605a      	str	r2, [r3, #4]
}
   81cf6:	bf00      	nop
   81cf8:	370c      	adds	r7, #12
   81cfa:	46bd      	mov	sp, r7
   81cfc:	bc80      	pop	{r7}
   81cfe:	4770      	bx	lr

00081d00 <dmac_enable_interrupt>:
 * </table>
 */
void dmac_enable_interrupt(
		Dmac *p_dmac,
		uint32_t ul_mask)
{
   81d00:	b480      	push	{r7}
   81d02:	b083      	sub	sp, #12
   81d04:	af00      	add	r7, sp, #0
   81d06:	6078      	str	r0, [r7, #4]
   81d08:	6039      	str	r1, [r7, #0]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_EBCIER = ul_mask;
   81d0a:	687b      	ldr	r3, [r7, #4]
   81d0c:	683a      	ldr	r2, [r7, #0]
   81d0e:	619a      	str	r2, [r3, #24]
}
   81d10:	bf00      	nop
   81d12:	370c      	adds	r7, #12
   81d14:	46bd      	mov	sp, r7
   81d16:	bc80      	pop	{r7}
   81d18:	4770      	bx	lr

00081d1a <dmac_get_status>:
 * Buffer Transfer and Chained Buffer Transfer Status Register" in the
 * device-specific datasheet for more information.
 */
uint32_t dmac_get_status(
		Dmac *p_dmac)
{
   81d1a:	b480      	push	{r7}
   81d1c:	b083      	sub	sp, #12
   81d1e:	af00      	add	r7, sp, #0
   81d20:	6078      	str	r0, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	
	return p_dmac->DMAC_EBCISR;
   81d22:	687b      	ldr	r3, [r7, #4]
   81d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
   81d26:	4618      	mov	r0, r3
   81d28:	370c      	adds	r7, #12
   81d2a:	46bd      	mov	sp, r7
   81d2c:	bc80      	pop	{r7}
   81d2e:	4770      	bx	lr

00081d30 <dmac_channel_enable>:
 * \param[in] ul_num  DMA Channel number (range 0 to 3)
 */
void dmac_channel_enable(
		Dmac *p_dmac,
		uint32_t ul_num)
{
   81d30:	b480      	push	{r7}
   81d32:	b083      	sub	sp, #12
   81d34:	af00      	add	r7, sp, #0
   81d36:	6078      	str	r0, [r7, #4]
   81d38:	6039      	str	r1, [r7, #0]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CHER = DMAC_CHER_ENA0 << ul_num;
   81d3a:	2201      	movs	r2, #1
   81d3c:	683b      	ldr	r3, [r7, #0]
   81d3e:	409a      	lsls	r2, r3
   81d40:	687b      	ldr	r3, [r7, #4]
   81d42:	629a      	str	r2, [r3, #40]	; 0x28
}
   81d44:	bf00      	nop
   81d46:	370c      	adds	r7, #12
   81d48:	46bd      	mov	sp, r7
   81d4a:	bc80      	pop	{r7}
   81d4c:	4770      	bx	lr

00081d4e <dmac_channel_disable>:
 * \param[in] ul_num  DMA Channel number (range 0 to 3)
 */
void dmac_channel_disable(
		Dmac *p_dmac,
		uint32_t ul_num)
{
   81d4e:	b480      	push	{r7}
   81d50:	b083      	sub	sp, #12
   81d52:	af00      	add	r7, sp, #0
   81d54:	6078      	str	r0, [r7, #4]
   81d56:	6039      	str	r1, [r7, #0]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CHDR = DMAC_CHDR_DIS0 << ul_num;
   81d58:	2201      	movs	r2, #1
   81d5a:	683b      	ldr	r3, [r7, #0]
   81d5c:	409a      	lsls	r2, r3
   81d5e:	687b      	ldr	r3, [r7, #4]
   81d60:	62da      	str	r2, [r3, #44]	; 0x2c
}
   81d62:	bf00      	nop
   81d64:	370c      	adds	r7, #12
   81d66:	46bd      	mov	sp, r7
   81d68:	bc80      	pop	{r7}
   81d6a:	4770      	bx	lr

00081d6c <dmac_channel_set_source_addr>:
 */
void dmac_channel_set_source_addr(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_addr)
{
   81d6c:	b480      	push	{r7}
   81d6e:	b085      	sub	sp, #20
   81d70:	af00      	add	r7, sp, #0
   81d72:	60f8      	str	r0, [r7, #12]
   81d74:	60b9      	str	r1, [r7, #8]
   81d76:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_SADDR = ul_addr;
   81d78:	68f9      	ldr	r1, [r7, #12]
   81d7a:	68ba      	ldr	r2, [r7, #8]
   81d7c:	4613      	mov	r3, r2
   81d7e:	009b      	lsls	r3, r3, #2
   81d80:	4413      	add	r3, r2
   81d82:	00db      	lsls	r3, r3, #3
   81d84:	440b      	add	r3, r1
   81d86:	333c      	adds	r3, #60	; 0x3c
   81d88:	687a      	ldr	r2, [r7, #4]
   81d8a:	601a      	str	r2, [r3, #0]
}
   81d8c:	bf00      	nop
   81d8e:	3714      	adds	r7, #20
   81d90:	46bd      	mov	sp, r7
   81d92:	bc80      	pop	{r7}
   81d94:	4770      	bx	lr

00081d96 <dmac_channel_set_destination_addr>:
 */
void dmac_channel_set_destination_addr(
		Dmac *p_dmac, 
		uint32_t ul_num,
		uint32_t ul_addr)
{
   81d96:	b480      	push	{r7}
   81d98:	b085      	sub	sp, #20
   81d9a:	af00      	add	r7, sp, #0
   81d9c:	60f8      	str	r0, [r7, #12]
   81d9e:	60b9      	str	r1, [r7, #8]
   81da0:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_DADDR = ul_addr;
   81da2:	68f9      	ldr	r1, [r7, #12]
   81da4:	68ba      	ldr	r2, [r7, #8]
   81da6:	4613      	mov	r3, r2
   81da8:	009b      	lsls	r3, r3, #2
   81daa:	4413      	add	r3, r2
   81dac:	00db      	lsls	r3, r3, #3
   81dae:	440b      	add	r3, r1
   81db0:	3340      	adds	r3, #64	; 0x40
   81db2:	687a      	ldr	r2, [r7, #4]
   81db4:	601a      	str	r2, [r3, #0]
}
   81db6:	bf00      	nop
   81db8:	3714      	adds	r7, #20
   81dba:	46bd      	mov	sp, r7
   81dbc:	bc80      	pop	{r7}
   81dbe:	4770      	bx	lr

00081dc0 <dmac_channel_set_descriptor_addr>:
 */
void dmac_channel_set_descriptor_addr(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_desc)
{
   81dc0:	b480      	push	{r7}
   81dc2:	b085      	sub	sp, #20
   81dc4:	af00      	add	r7, sp, #0
   81dc6:	60f8      	str	r0, [r7, #12]
   81dc8:	60b9      	str	r1, [r7, #8]
   81dca:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_DSCR = ul_desc;
   81dcc:	68f9      	ldr	r1, [r7, #12]
   81dce:	68ba      	ldr	r2, [r7, #8]
   81dd0:	4613      	mov	r3, r2
   81dd2:	009b      	lsls	r3, r3, #2
   81dd4:	4413      	add	r3, r2
   81dd6:	00db      	lsls	r3, r3, #3
   81dd8:	440b      	add	r3, r1
   81dda:	3344      	adds	r3, #68	; 0x44
   81ddc:	687a      	ldr	r2, [r7, #4]
   81dde:	601a      	str	r2, [r3, #0]
}
   81de0:	bf00      	nop
   81de2:	3714      	adds	r7, #20
   81de4:	46bd      	mov	sp, r7
   81de6:	bc80      	pop	{r7}
   81de8:	4770      	bx	lr

00081dea <dmac_channel_set_ctrlA>:
 */
void dmac_channel_set_ctrlA(
		Dmac *p_dmac, 
		uint32_t ul_num, 
		uint32_t ul_ctrlA)
{
   81dea:	b480      	push	{r7}
   81dec:	b085      	sub	sp, #20
   81dee:	af00      	add	r7, sp, #0
   81df0:	60f8      	str	r0, [r7, #12]
   81df2:	60b9      	str	r1, [r7, #8]
   81df4:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CTRLA = ul_ctrlA;
   81df6:	68f9      	ldr	r1, [r7, #12]
   81df8:	68ba      	ldr	r2, [r7, #8]
   81dfa:	4613      	mov	r3, r2
   81dfc:	009b      	lsls	r3, r3, #2
   81dfe:	4413      	add	r3, r2
   81e00:	00db      	lsls	r3, r3, #3
   81e02:	440b      	add	r3, r1
   81e04:	3348      	adds	r3, #72	; 0x48
   81e06:	687a      	ldr	r2, [r7, #4]
   81e08:	601a      	str	r2, [r3, #0]
}
   81e0a:	bf00      	nop
   81e0c:	3714      	adds	r7, #20
   81e0e:	46bd      	mov	sp, r7
   81e10:	bc80      	pop	{r7}
   81e12:	4770      	bx	lr

00081e14 <dmac_channel_set_ctrlB>:
 */
void dmac_channel_set_ctrlB(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_ctrlB)
{
   81e14:	b480      	push	{r7}
   81e16:	b085      	sub	sp, #20
   81e18:	af00      	add	r7, sp, #0
   81e1a:	60f8      	str	r0, [r7, #12]
   81e1c:	60b9      	str	r1, [r7, #8]
   81e1e:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CTRLB = ul_ctrlB;
   81e20:	68f9      	ldr	r1, [r7, #12]
   81e22:	68ba      	ldr	r2, [r7, #8]
   81e24:	4613      	mov	r3, r2
   81e26:	009b      	lsls	r3, r3, #2
   81e28:	4413      	add	r3, r2
   81e2a:	00db      	lsls	r3, r3, #3
   81e2c:	440b      	add	r3, r1
   81e2e:	334c      	adds	r3, #76	; 0x4c
   81e30:	687a      	ldr	r2, [r7, #4]
   81e32:	601a      	str	r2, [r3, #0]
}
   81e34:	bf00      	nop
   81e36:	3714      	adds	r7, #20
   81e38:	46bd      	mov	sp, r7
   81e3a:	bc80      	pop	{r7}
   81e3c:	4770      	bx	lr

00081e3e <dmac_channel_set_configuration>:
 */
void dmac_channel_set_configuration(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_cfg)
{
   81e3e:	b480      	push	{r7}
   81e40:	b085      	sub	sp, #20
   81e42:	af00      	add	r7, sp, #0
   81e44:	60f8      	str	r0, [r7, #12]
   81e46:	60b9      	str	r1, [r7, #8]
   81e48:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CFG = ul_cfg;
   81e4a:	68f9      	ldr	r1, [r7, #12]
   81e4c:	68ba      	ldr	r2, [r7, #8]
   81e4e:	4613      	mov	r3, r2
   81e50:	009b      	lsls	r3, r3, #2
   81e52:	4413      	add	r3, r2
   81e54:	00db      	lsls	r3, r3, #3
   81e56:	440b      	add	r3, r1
   81e58:	3350      	adds	r3, #80	; 0x50
   81e5a:	687a      	ldr	r2, [r7, #4]
   81e5c:	601a      	str	r2, [r3, #0]
}
   81e5e:	bf00      	nop
   81e60:	3714      	adds	r7, #20
   81e62:	46bd      	mov	sp, r7
   81e64:	bc80      	pop	{r7}
   81e66:	4770      	bx	lr

00081e68 <dmac_channel_single_buf_transfer_init>:
 */
void dmac_channel_single_buf_transfer_init(
		Dmac *p_dmac,
		uint32_t ul_num,
		dma_transfer_descriptor_t *p_desc)
{
   81e68:	b580      	push	{r7, lr}
   81e6a:	b084      	sub	sp, #16
   81e6c:	af00      	add	r7, sp, #0
   81e6e:	60f8      	str	r0, [r7, #12]
   81e70:	60b9      	str	r1, [r7, #8]
   81e72:	607a      	str	r2, [r7, #4]
	Assert(p_dmac);
	Assert(ul_num<=3);
	Assert(p_desc);
	
	/* Clear any pending interrupts */
	p_dmac->DMAC_EBCISR;
   81e74:	68fb      	ldr	r3, [r7, #12]
   81e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24

	dmac_channel_set_source_addr(p_dmac, ul_num, p_desc->ul_source_addr);
   81e78:	687b      	ldr	r3, [r7, #4]
   81e7a:	681b      	ldr	r3, [r3, #0]
   81e7c:	461a      	mov	r2, r3
   81e7e:	68b9      	ldr	r1, [r7, #8]
   81e80:	68f8      	ldr	r0, [r7, #12]
   81e82:	4b10      	ldr	r3, [pc, #64]	; (81ec4 <dmac_channel_single_buf_transfer_init+0x5c>)
   81e84:	4798      	blx	r3
	dmac_channel_set_destination_addr(p_dmac, ul_num,
   81e86:	687b      	ldr	r3, [r7, #4]
   81e88:	685b      	ldr	r3, [r3, #4]
   81e8a:	461a      	mov	r2, r3
   81e8c:	68b9      	ldr	r1, [r7, #8]
   81e8e:	68f8      	ldr	r0, [r7, #12]
   81e90:	4b0d      	ldr	r3, [pc, #52]	; (81ec8 <dmac_channel_single_buf_transfer_init+0x60>)
   81e92:	4798      	blx	r3
			p_desc->ul_destination_addr);
	dmac_channel_set_descriptor_addr(p_dmac, ul_num, 0);
   81e94:	2200      	movs	r2, #0
   81e96:	68b9      	ldr	r1, [r7, #8]
   81e98:	68f8      	ldr	r0, [r7, #12]
   81e9a:	4b0c      	ldr	r3, [pc, #48]	; (81ecc <dmac_channel_single_buf_transfer_init+0x64>)
   81e9c:	4798      	blx	r3
	dmac_channel_set_ctrlA(p_dmac, ul_num, p_desc->ul_ctrlA);
   81e9e:	687b      	ldr	r3, [r7, #4]
   81ea0:	689b      	ldr	r3, [r3, #8]
   81ea2:	461a      	mov	r2, r3
   81ea4:	68b9      	ldr	r1, [r7, #8]
   81ea6:	68f8      	ldr	r0, [r7, #12]
   81ea8:	4b09      	ldr	r3, [pc, #36]	; (81ed0 <dmac_channel_single_buf_transfer_init+0x68>)
   81eaa:	4798      	blx	r3
	dmac_channel_set_ctrlB(p_dmac, ul_num, p_desc->ul_ctrlB);
   81eac:	687b      	ldr	r3, [r7, #4]
   81eae:	68db      	ldr	r3, [r3, #12]
   81eb0:	461a      	mov	r2, r3
   81eb2:	68b9      	ldr	r1, [r7, #8]
   81eb4:	68f8      	ldr	r0, [r7, #12]
   81eb6:	4b07      	ldr	r3, [pc, #28]	; (81ed4 <dmac_channel_single_buf_transfer_init+0x6c>)
   81eb8:	4798      	blx	r3
}
   81eba:	bf00      	nop
   81ebc:	3710      	adds	r7, #16
   81ebe:	46bd      	mov	sp, r7
   81ec0:	bd80      	pop	{r7, pc}
   81ec2:	bf00      	nop
   81ec4:	00081d6d 	.word	0x00081d6d
   81ec8:	00081d97 	.word	0x00081d97
   81ecc:	00081dc1 	.word	0x00081dc1
   81ed0:	00081deb 	.word	0x00081deb
   81ed4:	00081e15 	.word	0x00081e15

00081ed8 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
   81ed8:	b480      	push	{r7}
   81eda:	b085      	sub	sp, #20
   81edc:	af00      	add	r7, sp, #0
   81ede:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   81ee0:	491c      	ldr	r1, [pc, #112]	; (81f54 <pmc_switch_mck_to_pllack+0x7c>)
   81ee2:	4b1c      	ldr	r3, [pc, #112]	; (81f54 <pmc_switch_mck_to_pllack+0x7c>)
   81ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81ee6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
   81eea:	687b      	ldr	r3, [r7, #4]
   81eec:	4313      	orrs	r3, r2
   81eee:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81ef0:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81ef4:	60fb      	str	r3, [r7, #12]
   81ef6:	e007      	b.n	81f08 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81ef8:	68fb      	ldr	r3, [r7, #12]
   81efa:	2b00      	cmp	r3, #0
   81efc:	d101      	bne.n	81f02 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
   81efe:	2301      	movs	r3, #1
   81f00:	e023      	b.n	81f4a <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
   81f02:	68fb      	ldr	r3, [r7, #12]
   81f04:	3b01      	subs	r3, #1
   81f06:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81f08:	4b12      	ldr	r3, [pc, #72]	; (81f54 <pmc_switch_mck_to_pllack+0x7c>)
   81f0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81f0c:	f003 0308 	and.w	r3, r3, #8
   81f10:	2b00      	cmp	r3, #0
   81f12:	d0f1      	beq.n	81ef8 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   81f14:	4a0f      	ldr	r2, [pc, #60]	; (81f54 <pmc_switch_mck_to_pllack+0x7c>)
   81f16:	4b0f      	ldr	r3, [pc, #60]	; (81f54 <pmc_switch_mck_to_pllack+0x7c>)
   81f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81f1a:	f023 0303 	bic.w	r3, r3, #3
   81f1e:	f043 0302 	orr.w	r3, r3, #2
   81f22:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81f24:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81f28:	60fb      	str	r3, [r7, #12]
   81f2a:	e007      	b.n	81f3c <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81f2c:	68fb      	ldr	r3, [r7, #12]
   81f2e:	2b00      	cmp	r3, #0
   81f30:	d101      	bne.n	81f36 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
   81f32:	2301      	movs	r3, #1
   81f34:	e009      	b.n	81f4a <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
   81f36:	68fb      	ldr	r3, [r7, #12]
   81f38:	3b01      	subs	r3, #1
   81f3a:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81f3c:	4b05      	ldr	r3, [pc, #20]	; (81f54 <pmc_switch_mck_to_pllack+0x7c>)
   81f3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81f40:	f003 0308 	and.w	r3, r3, #8
   81f44:	2b00      	cmp	r3, #0
   81f46:	d0f1      	beq.n	81f2c <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
   81f48:	2300      	movs	r3, #0
}
   81f4a:	4618      	mov	r0, r3
   81f4c:	3714      	adds	r7, #20
   81f4e:	46bd      	mov	sp, r7
   81f50:	bc80      	pop	{r7}
   81f52:	4770      	bx	lr
   81f54:	400e0600 	.word	0x400e0600

00081f58 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
   81f58:	b480      	push	{r7}
   81f5a:	b083      	sub	sp, #12
   81f5c:	af00      	add	r7, sp, #0
   81f5e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
   81f60:	687b      	ldr	r3, [r7, #4]
   81f62:	2b01      	cmp	r3, #1
   81f64:	d107      	bne.n	81f76 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
   81f66:	4a08      	ldr	r2, [pc, #32]	; (81f88 <pmc_switch_sclk_to_32kxtal+0x30>)
   81f68:	4b07      	ldr	r3, [pc, #28]	; (81f88 <pmc_switch_sclk_to_32kxtal+0x30>)
   81f6a:	689b      	ldr	r3, [r3, #8]
   81f6c:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   81f70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81f74:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
   81f76:	4b04      	ldr	r3, [pc, #16]	; (81f88 <pmc_switch_sclk_to_32kxtal+0x30>)
   81f78:	4a04      	ldr	r2, [pc, #16]	; (81f8c <pmc_switch_sclk_to_32kxtal+0x34>)
   81f7a:	601a      	str	r2, [r3, #0]
}
   81f7c:	bf00      	nop
   81f7e:	370c      	adds	r7, #12
   81f80:	46bd      	mov	sp, r7
   81f82:	bc80      	pop	{r7}
   81f84:	4770      	bx	lr
   81f86:	bf00      	nop
   81f88:	400e1a10 	.word	0x400e1a10
   81f8c:	a5000008 	.word	0xa5000008

00081f90 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
   81f90:	b480      	push	{r7}
   81f92:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
   81f94:	4b09      	ldr	r3, [pc, #36]	; (81fbc <pmc_osc_is_ready_32kxtal+0x2c>)
   81f96:	695b      	ldr	r3, [r3, #20]
   81f98:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
   81f9c:	2b00      	cmp	r3, #0
   81f9e:	d007      	beq.n	81fb0 <pmc_osc_is_ready_32kxtal+0x20>
   81fa0:	4b07      	ldr	r3, [pc, #28]	; (81fc0 <pmc_osc_is_ready_32kxtal+0x30>)
   81fa2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81fa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
   81fa8:	2b00      	cmp	r3, #0
   81faa:	d001      	beq.n	81fb0 <pmc_osc_is_ready_32kxtal+0x20>
   81fac:	2301      	movs	r3, #1
   81fae:	e000      	b.n	81fb2 <pmc_osc_is_ready_32kxtal+0x22>
   81fb0:	2300      	movs	r3, #0
}
   81fb2:	4618      	mov	r0, r3
   81fb4:	46bd      	mov	sp, r7
   81fb6:	bc80      	pop	{r7}
   81fb8:	4770      	bx	lr
   81fba:	bf00      	nop
   81fbc:	400e1a10 	.word	0x400e1a10
   81fc0:	400e0600 	.word	0x400e0600

00081fc4 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
   81fc4:	b480      	push	{r7}
   81fc6:	b083      	sub	sp, #12
   81fc8:	af00      	add	r7, sp, #0
   81fca:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
   81fcc:	4a18      	ldr	r2, [pc, #96]	; (82030 <pmc_switch_mainck_to_fastrc+0x6c>)
   81fce:	4b18      	ldr	r3, [pc, #96]	; (82030 <pmc_switch_mainck_to_fastrc+0x6c>)
   81fd0:	6a1b      	ldr	r3, [r3, #32]
   81fd2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81fd6:	f043 0308 	orr.w	r3, r3, #8
   81fda:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   81fdc:	bf00      	nop
   81fde:	4b14      	ldr	r3, [pc, #80]	; (82030 <pmc_switch_mainck_to_fastrc+0x6c>)
   81fe0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   81fe6:	2b00      	cmp	r3, #0
   81fe8:	d0f9      	beq.n	81fde <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   81fea:	4911      	ldr	r1, [pc, #68]	; (82030 <pmc_switch_mainck_to_fastrc+0x6c>)
   81fec:	4b10      	ldr	r3, [pc, #64]	; (82030 <pmc_switch_mainck_to_fastrc+0x6c>)
   81fee:	6a1b      	ldr	r3, [r3, #32]
   81ff0:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   81ff4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
   81ff8:	687a      	ldr	r2, [r7, #4]
   81ffa:	4313      	orrs	r3, r2
   81ffc:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   82000:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   82002:	bf00      	nop
   82004:	4b0a      	ldr	r3, [pc, #40]	; (82030 <pmc_switch_mainck_to_fastrc+0x6c>)
   82006:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82008:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   8200c:	2b00      	cmp	r3, #0
   8200e:	d0f9      	beq.n	82004 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
   82010:	4a07      	ldr	r2, [pc, #28]	; (82030 <pmc_switch_mainck_to_fastrc+0x6c>)
   82012:	4b07      	ldr	r3, [pc, #28]	; (82030 <pmc_switch_mainck_to_fastrc+0x6c>)
   82014:	6a1b      	ldr	r3, [r3, #32]
   82016:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
   8201a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   8201e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   82022:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
   82024:	bf00      	nop
   82026:	370c      	adds	r7, #12
   82028:	46bd      	mov	sp, r7
   8202a:	bc80      	pop	{r7}
   8202c:	4770      	bx	lr
   8202e:	bf00      	nop
   82030:	400e0600 	.word	0x400e0600

00082034 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
   82034:	b480      	push	{r7}
   82036:	b083      	sub	sp, #12
   82038:	af00      	add	r7, sp, #0
   8203a:	6078      	str	r0, [r7, #4]
   8203c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   8203e:	687b      	ldr	r3, [r7, #4]
   82040:	2b00      	cmp	r3, #0
   82042:	d008      	beq.n	82056 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   82044:	4916      	ldr	r1, [pc, #88]	; (820a0 <pmc_switch_mainck_to_xtal+0x6c>)
   82046:	4b16      	ldr	r3, [pc, #88]	; (820a0 <pmc_switch_mainck_to_xtal+0x6c>)
   82048:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8204a:	4a16      	ldr	r2, [pc, #88]	; (820a4 <pmc_switch_mainck_to_xtal+0x70>)
   8204c:	401a      	ands	r2, r3
   8204e:	4b16      	ldr	r3, [pc, #88]	; (820a8 <pmc_switch_mainck_to_xtal+0x74>)
   82050:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   82052:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
   82054:	e01e      	b.n	82094 <pmc_switch_mainck_to_xtal+0x60>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82056:	4912      	ldr	r1, [pc, #72]	; (820a0 <pmc_switch_mainck_to_xtal+0x6c>)
   82058:	4b11      	ldr	r3, [pc, #68]	; (820a0 <pmc_switch_mainck_to_xtal+0x6c>)
   8205a:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8205c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   82060:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   82064:	683a      	ldr	r2, [r7, #0]
   82066:	0212      	lsls	r2, r2, #8
   82068:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8206a:	4313      	orrs	r3, r2
   8206c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   82070:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82074:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   82076:	bf00      	nop
   82078:	4b09      	ldr	r3, [pc, #36]	; (820a0 <pmc_switch_mainck_to_xtal+0x6c>)
   8207a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8207c:	f003 0301 	and.w	r3, r3, #1
   82080:	2b00      	cmp	r3, #0
   82082:	d0f9      	beq.n	82078 <pmc_switch_mainck_to_xtal+0x44>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   82084:	4a06      	ldr	r2, [pc, #24]	; (820a0 <pmc_switch_mainck_to_xtal+0x6c>)
   82086:	4b06      	ldr	r3, [pc, #24]	; (820a0 <pmc_switch_mainck_to_xtal+0x6c>)
   82088:	6a1b      	ldr	r3, [r3, #32]
   8208a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   8208e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   82092:	6213      	str	r3, [r2, #32]
}
   82094:	bf00      	nop
   82096:	370c      	adds	r7, #12
   82098:	46bd      	mov	sp, r7
   8209a:	bc80      	pop	{r7}
   8209c:	4770      	bx	lr
   8209e:	bf00      	nop
   820a0:	400e0600 	.word	0x400e0600
   820a4:	fec8fffc 	.word	0xfec8fffc
   820a8:	01370002 	.word	0x01370002

000820ac <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
   820ac:	b480      	push	{r7}
   820ae:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   820b0:	4b03      	ldr	r3, [pc, #12]	; (820c0 <pmc_osc_is_ready_mainck+0x14>)
   820b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   820b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
   820b8:	4618      	mov	r0, r3
   820ba:	46bd      	mov	sp, r7
   820bc:	bc80      	pop	{r7}
   820be:	4770      	bx	lr
   820c0:	400e0600 	.word	0x400e0600

000820c4 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
   820c4:	b480      	push	{r7}
   820c6:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   820c8:	4b03      	ldr	r3, [pc, #12]	; (820d8 <pmc_disable_pllack+0x14>)
   820ca:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   820ce:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
   820d0:	bf00      	nop
   820d2:	46bd      	mov	sp, r7
   820d4:	bc80      	pop	{r7}
   820d6:	4770      	bx	lr
   820d8:	400e0600 	.word	0x400e0600

000820dc <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
   820dc:	b480      	push	{r7}
   820de:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   820e0:	4b03      	ldr	r3, [pc, #12]	; (820f0 <pmc_is_locked_pllack+0x14>)
   820e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   820e4:	f003 0302 	and.w	r3, r3, #2
}
   820e8:	4618      	mov	r0, r3
   820ea:	46bd      	mov	sp, r7
   820ec:	bc80      	pop	{r7}
   820ee:	4770      	bx	lr
   820f0:	400e0600 	.word	0x400e0600

000820f4 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
   820f4:	b480      	push	{r7}
   820f6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   820f8:	4b03      	ldr	r3, [pc, #12]	; (82108 <pmc_is_locked_upll+0x14>)
   820fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   820fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
   82100:	4618      	mov	r0, r3
   82102:	46bd      	mov	sp, r7
   82104:	bc80      	pop	{r7}
   82106:	4770      	bx	lr
   82108:	400e0600 	.word	0x400e0600

0008210c <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
   8210c:	b480      	push	{r7}
   8210e:	b083      	sub	sp, #12
   82110:	af00      	add	r7, sp, #0
   82112:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
   82114:	687b      	ldr	r3, [r7, #4]
   82116:	2b2c      	cmp	r3, #44	; 0x2c
   82118:	d901      	bls.n	8211e <pmc_enable_periph_clk+0x12>
		return 1;
   8211a:	2301      	movs	r3, #1
   8211c:	e02f      	b.n	8217e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
   8211e:	687b      	ldr	r3, [r7, #4]
   82120:	2b1f      	cmp	r3, #31
   82122:	d813      	bhi.n	8214c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   82124:	4b18      	ldr	r3, [pc, #96]	; (82188 <pmc_enable_periph_clk+0x7c>)
   82126:	699a      	ldr	r2, [r3, #24]
   82128:	2101      	movs	r1, #1
   8212a:	687b      	ldr	r3, [r7, #4]
   8212c:	fa01 f303 	lsl.w	r3, r1, r3
   82130:	401a      	ands	r2, r3
   82132:	2101      	movs	r1, #1
   82134:	687b      	ldr	r3, [r7, #4]
   82136:	fa01 f303 	lsl.w	r3, r1, r3
   8213a:	429a      	cmp	r2, r3
   8213c:	d01e      	beq.n	8217c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
   8213e:	4a12      	ldr	r2, [pc, #72]	; (82188 <pmc_enable_periph_clk+0x7c>)
   82140:	2101      	movs	r1, #1
   82142:	687b      	ldr	r3, [r7, #4]
   82144:	fa01 f303 	lsl.w	r3, r1, r3
   82148:	6113      	str	r3, [r2, #16]
   8214a:	e017      	b.n	8217c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   8214c:	687b      	ldr	r3, [r7, #4]
   8214e:	3b20      	subs	r3, #32
   82150:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82152:	4b0d      	ldr	r3, [pc, #52]	; (82188 <pmc_enable_periph_clk+0x7c>)
   82154:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   82158:	2101      	movs	r1, #1
   8215a:	687b      	ldr	r3, [r7, #4]
   8215c:	fa01 f303 	lsl.w	r3, r1, r3
   82160:	401a      	ands	r2, r3
   82162:	2101      	movs	r1, #1
   82164:	687b      	ldr	r3, [r7, #4]
   82166:	fa01 f303 	lsl.w	r3, r1, r3
   8216a:	429a      	cmp	r2, r3
   8216c:	d006      	beq.n	8217c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
   8216e:	4a06      	ldr	r2, [pc, #24]	; (82188 <pmc_enable_periph_clk+0x7c>)
   82170:	2101      	movs	r1, #1
   82172:	687b      	ldr	r3, [r7, #4]
   82174:	fa01 f303 	lsl.w	r3, r1, r3
   82178:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
   8217c:	2300      	movs	r3, #0
}
   8217e:	4618      	mov	r0, r3
   82180:	370c      	adds	r7, #12
   82182:	46bd      	mov	sp, r7
   82184:	bc80      	pop	{r7}
   82186:	4770      	bx	lr
   82188:	400e0600 	.word	0x400e0600

0008218c <sysclk_enable_peripheral_clock>:
{
   8218c:	b580      	push	{r7, lr}
   8218e:	b082      	sub	sp, #8
   82190:	af00      	add	r7, sp, #0
   82192:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   82194:	6878      	ldr	r0, [r7, #4]
   82196:	4b03      	ldr	r3, [pc, #12]	; (821a4 <sysclk_enable_peripheral_clock+0x18>)
   82198:	4798      	blx	r3
}
   8219a:	bf00      	nop
   8219c:	3708      	adds	r7, #8
   8219e:	46bd      	mov	sp, r7
   821a0:	bd80      	pop	{r7, pc}
   821a2:	bf00      	nop
   821a4:	0008210d 	.word	0x0008210d

000821a8 <ioport_init>:
{
   821a8:	b580      	push	{r7, lr}
   821aa:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
   821ac:	200b      	movs	r0, #11
   821ae:	4b06      	ldr	r3, [pc, #24]	; (821c8 <ioport_init+0x20>)
   821b0:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
   821b2:	200c      	movs	r0, #12
   821b4:	4b04      	ldr	r3, [pc, #16]	; (821c8 <ioport_init+0x20>)
   821b6:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
   821b8:	200d      	movs	r0, #13
   821ba:	4b03      	ldr	r3, [pc, #12]	; (821c8 <ioport_init+0x20>)
   821bc:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
   821be:	200e      	movs	r0, #14
   821c0:	4b01      	ldr	r3, [pc, #4]	; (821c8 <ioport_init+0x20>)
   821c2:	4798      	blx	r3
}
   821c4:	bf00      	nop
   821c6:	bd80      	pop	{r7, pc}
   821c8:	0008218d 	.word	0x0008218d

000821cc <ioport_disable_pin>:
{
   821cc:	b480      	push	{r7}
   821ce:	b089      	sub	sp, #36	; 0x24
   821d0:	af00      	add	r7, sp, #0
   821d2:	6078      	str	r0, [r7, #4]
   821d4:	687b      	ldr	r3, [r7, #4]
   821d6:	61fb      	str	r3, [r7, #28]
   821d8:	69fb      	ldr	r3, [r7, #28]
   821da:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   821dc:	69bb      	ldr	r3, [r7, #24]
   821de:	095a      	lsrs	r2, r3, #5
   821e0:	69fb      	ldr	r3, [r7, #28]
   821e2:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
   821e4:	697b      	ldr	r3, [r7, #20]
   821e6:	f003 031f 	and.w	r3, r3, #31
   821ea:	2101      	movs	r1, #1
   821ec:	fa01 f303 	lsl.w	r3, r1, r3
   821f0:	613a      	str	r2, [r7, #16]
   821f2:	60fb      	str	r3, [r7, #12]
   821f4:	693b      	ldr	r3, [r7, #16]
   821f6:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   821f8:	68bb      	ldr	r3, [r7, #8]
   821fa:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   821fe:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82202:	025b      	lsls	r3, r3, #9
   82204:	461a      	mov	r2, r3
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   82206:	68fb      	ldr	r3, [r7, #12]
   82208:	6053      	str	r3, [r2, #4]
}
   8220a:	bf00      	nop
   8220c:	3724      	adds	r7, #36	; 0x24
   8220e:	46bd      	mov	sp, r7
   82210:	bc80      	pop	{r7}
   82212:	4770      	bx	lr

00082214 <ioport_set_pin_mode>:
{
   82214:	b480      	push	{r7}
   82216:	b08d      	sub	sp, #52	; 0x34
   82218:	af00      	add	r7, sp, #0
   8221a:	6078      	str	r0, [r7, #4]
   8221c:	6039      	str	r1, [r7, #0]
   8221e:	687b      	ldr	r3, [r7, #4]
   82220:	62fb      	str	r3, [r7, #44]	; 0x2c
   82222:	683b      	ldr	r3, [r7, #0]
   82224:	62bb      	str	r3, [r7, #40]	; 0x28
   82226:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   82228:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
   8222a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8222c:	095a      	lsrs	r2, r3, #5
   8222e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   82230:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
   82232:	6a3b      	ldr	r3, [r7, #32]
   82234:	f003 031f 	and.w	r3, r3, #31
   82238:	2101      	movs	r1, #1
   8223a:	fa01 f303 	lsl.w	r3, r1, r3
   8223e:	61fa      	str	r2, [r7, #28]
   82240:	61bb      	str	r3, [r7, #24]
   82242:	6abb      	ldr	r3, [r7, #40]	; 0x28
   82244:	617b      	str	r3, [r7, #20]
   82246:	69fb      	ldr	r3, [r7, #28]
   82248:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   8224a:	693b      	ldr	r3, [r7, #16]
   8224c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   82250:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82254:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_port_to_base(port);
   82256:	60fb      	str	r3, [r7, #12]
	if (mode & IOPORT_MODE_PULLUP) {
   82258:	697b      	ldr	r3, [r7, #20]
   8225a:	f003 0308 	and.w	r3, r3, #8
   8225e:	2b00      	cmp	r3, #0
   82260:	d003      	beq.n	8226a <ioport_set_pin_mode+0x56>
		base->PIO_PUER = mask;
   82262:	68fb      	ldr	r3, [r7, #12]
   82264:	69ba      	ldr	r2, [r7, #24]
   82266:	665a      	str	r2, [r3, #100]	; 0x64
   82268:	e002      	b.n	82270 <ioport_set_pin_mode+0x5c>
		base->PIO_PUDR = mask;
   8226a:	68fb      	ldr	r3, [r7, #12]
   8226c:	69ba      	ldr	r2, [r7, #24]
   8226e:	661a      	str	r2, [r3, #96]	; 0x60
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
   82270:	697b      	ldr	r3, [r7, #20]
   82272:	f003 0320 	and.w	r3, r3, #32
   82276:	2b00      	cmp	r3, #0
   82278:	d003      	beq.n	82282 <ioport_set_pin_mode+0x6e>
		base->PIO_MDER = mask;
   8227a:	68fb      	ldr	r3, [r7, #12]
   8227c:	69ba      	ldr	r2, [r7, #24]
   8227e:	651a      	str	r2, [r3, #80]	; 0x50
   82280:	e002      	b.n	82288 <ioport_set_pin_mode+0x74>
		base->PIO_MDDR = mask;
   82282:	68fb      	ldr	r3, [r7, #12]
   82284:	69ba      	ldr	r2, [r7, #24]
   82286:	655a      	str	r2, [r3, #84]	; 0x54
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
   82288:	697b      	ldr	r3, [r7, #20]
   8228a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   8228e:	2b00      	cmp	r3, #0
   82290:	d003      	beq.n	8229a <ioport_set_pin_mode+0x86>
		base->PIO_IFER = mask;
   82292:	68fb      	ldr	r3, [r7, #12]
   82294:	69ba      	ldr	r2, [r7, #24]
   82296:	621a      	str	r2, [r3, #32]
   82298:	e002      	b.n	822a0 <ioport_set_pin_mode+0x8c>
		base->PIO_IFDR = mask;
   8229a:	68fb      	ldr	r3, [r7, #12]
   8229c:	69ba      	ldr	r2, [r7, #24]
   8229e:	625a      	str	r2, [r3, #36]	; 0x24
	if (mode & IOPORT_MODE_DEBOUNCE) {
   822a0:	697b      	ldr	r3, [r7, #20]
   822a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
   822a6:	2b00      	cmp	r3, #0
   822a8:	d004      	beq.n	822b4 <ioport_set_pin_mode+0xa0>
		base->PIO_DIFSR = mask;
   822aa:	68fb      	ldr	r3, [r7, #12]
   822ac:	69ba      	ldr	r2, [r7, #24]
   822ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
   822b2:	e003      	b.n	822bc <ioport_set_pin_mode+0xa8>
		base->PIO_SCIFSR = mask;
   822b4:	68fb      	ldr	r3, [r7, #12]
   822b6:	69ba      	ldr	r2, [r7, #24]
   822b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if (mode & IOPORT_MODE_MUX_BIT0) {
   822bc:	697b      	ldr	r3, [r7, #20]
   822be:	f003 0301 	and.w	r3, r3, #1
   822c2:	2b00      	cmp	r3, #0
   822c4:	d006      	beq.n	822d4 <ioport_set_pin_mode+0xc0>
		base->PIO_ABSR |= mask;
   822c6:	68fb      	ldr	r3, [r7, #12]
   822c8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   822ca:	69bb      	ldr	r3, [r7, #24]
   822cc:	431a      	orrs	r2, r3
   822ce:	68fb      	ldr	r3, [r7, #12]
   822d0:	671a      	str	r2, [r3, #112]	; 0x70
}
   822d2:	e006      	b.n	822e2 <ioport_set_pin_mode+0xce>
		base->PIO_ABSR &= ~mask;
   822d4:	68fb      	ldr	r3, [r7, #12]
   822d6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   822d8:	69bb      	ldr	r3, [r7, #24]
   822da:	43db      	mvns	r3, r3
   822dc:	401a      	ands	r2, r3
   822de:	68fb      	ldr	r3, [r7, #12]
   822e0:	671a      	str	r2, [r3, #112]	; 0x70
   822e2:	bf00      	nop
   822e4:	3734      	adds	r7, #52	; 0x34
   822e6:	46bd      	mov	sp, r7
   822e8:	bc80      	pop	{r7}
   822ea:	4770      	bx	lr

000822ec <ioport_set_pin_dir>:
{
   822ec:	b480      	push	{r7}
   822ee:	b08d      	sub	sp, #52	; 0x34
   822f0:	af00      	add	r7, sp, #0
   822f2:	6078      	str	r0, [r7, #4]
   822f4:	460b      	mov	r3, r1
   822f6:	70fb      	strb	r3, [r7, #3]
   822f8:	687b      	ldr	r3, [r7, #4]
   822fa:	62fb      	str	r3, [r7, #44]	; 0x2c
   822fc:	78fb      	ldrb	r3, [r7, #3]
   822fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
   82302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   82304:	627b      	str	r3, [r7, #36]	; 0x24
   82306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82308:	623b      	str	r3, [r7, #32]
	return pin >> 5;
   8230a:	6a3b      	ldr	r3, [r7, #32]
   8230c:	095b      	lsrs	r3, r3, #5
   8230e:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   82310:	69fb      	ldr	r3, [r7, #28]
   82312:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   82316:	f203 7307 	addw	r3, r3, #1799	; 0x707
   8231a:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   8231c:	61bb      	str	r3, [r7, #24]
	if (dir == IOPORT_DIR_OUTPUT) {
   8231e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
   82322:	2b01      	cmp	r3, #1
   82324:	d109      	bne.n	8233a <ioport_set_pin_dir+0x4e>
   82326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   82328:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
   8232a:	697b      	ldr	r3, [r7, #20]
   8232c:	f003 031f 	and.w	r3, r3, #31
   82330:	2201      	movs	r2, #1
   82332:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   82334:	69bb      	ldr	r3, [r7, #24]
   82336:	611a      	str	r2, [r3, #16]
   82338:	e00c      	b.n	82354 <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
   8233a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
   8233e:	2b00      	cmp	r3, #0
   82340:	d108      	bne.n	82354 <ioport_set_pin_dir+0x68>
   82342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   82344:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
   82346:	693b      	ldr	r3, [r7, #16]
   82348:	f003 031f 	and.w	r3, r3, #31
   8234c:	2201      	movs	r2, #1
   8234e:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   82350:	69bb      	ldr	r3, [r7, #24]
   82352:	615a      	str	r2, [r3, #20]
   82354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   82356:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   82358:	68fb      	ldr	r3, [r7, #12]
   8235a:	f003 031f 	and.w	r3, r3, #31
   8235e:	2201      	movs	r2, #1
   82360:	409a      	lsls	r2, r3
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   82362:	69bb      	ldr	r3, [r7, #24]
   82364:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
   82368:	bf00      	nop
   8236a:	3734      	adds	r7, #52	; 0x34
   8236c:	46bd      	mov	sp, r7
   8236e:	bc80      	pop	{r7}
   82370:	4770      	bx	lr

00082372 <ioport_set_pin_level>:
{
   82372:	b480      	push	{r7}
   82374:	b08b      	sub	sp, #44	; 0x2c
   82376:	af00      	add	r7, sp, #0
   82378:	6078      	str	r0, [r7, #4]
   8237a:	460b      	mov	r3, r1
   8237c:	70fb      	strb	r3, [r7, #3]
   8237e:	687b      	ldr	r3, [r7, #4]
   82380:	627b      	str	r3, [r7, #36]	; 0x24
   82382:	78fb      	ldrb	r3, [r7, #3]
   82384:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   82388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8238a:	61fb      	str	r3, [r7, #28]
   8238c:	69fb      	ldr	r3, [r7, #28]
   8238e:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   82390:	69bb      	ldr	r3, [r7, #24]
   82392:	095b      	lsrs	r3, r3, #5
   82394:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   82396:	697b      	ldr	r3, [r7, #20]
   82398:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8239c:	f203 7307 	addw	r3, r3, #1799	; 0x707
   823a0:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   823a2:	613b      	str	r3, [r7, #16]
	if (level) {
   823a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   823a8:	2b00      	cmp	r3, #0
   823aa:	d009      	beq.n	823c0 <ioport_set_pin_level+0x4e>
   823ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   823ae:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   823b0:	68fb      	ldr	r3, [r7, #12]
   823b2:	f003 031f 	and.w	r3, r3, #31
   823b6:	2201      	movs	r2, #1
   823b8:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   823ba:	693b      	ldr	r3, [r7, #16]
   823bc:	631a      	str	r2, [r3, #48]	; 0x30
}
   823be:	e008      	b.n	823d2 <ioport_set_pin_level+0x60>
   823c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   823c2:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
   823c4:	68bb      	ldr	r3, [r7, #8]
   823c6:	f003 031f 	and.w	r3, r3, #31
   823ca:	2201      	movs	r2, #1
   823cc:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   823ce:	693b      	ldr	r3, [r7, #16]
   823d0:	635a      	str	r2, [r3, #52]	; 0x34
   823d2:	bf00      	nop
   823d4:	372c      	adds	r7, #44	; 0x2c
   823d6:	46bd      	mov	sp, r7
   823d8:	bc80      	pop	{r7}
   823da:	4770      	bx	lr

000823dc <board_init>:
#include "asf.h"
#include "board.h"
#include "conf_board.h"

void board_init(void)
{
   823dc:	b580      	push	{r7, lr}
   823de:	af00      	add	r7, sp, #0
	#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   823e0:	4b44      	ldr	r3, [pc, #272]	; (824f4 <board_init+0x118>)
   823e2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   823e6:	605a      	str	r2, [r3, #4]
	#endif
	
	ioport_init();
   823e8:	4b43      	ldr	r3, [pc, #268]	; (824f8 <board_init+0x11c>)
   823ea:	4798      	blx	r3
	
	/* Configure LED pins */
	ioport_set_pin_dir(LED_ONBOARD, IOPORT_DIR_OUTPUT);
   823ec:	2101      	movs	r1, #1
   823ee:	206a      	movs	r0, #106	; 0x6a
   823f0:	4b42      	ldr	r3, [pc, #264]	; (824fc <board_init+0x120>)
   823f2:	4798      	blx	r3
	ioport_set_pin_level(LED_ONBOARD, 0);
   823f4:	2100      	movs	r1, #0
   823f6:	206a      	movs	r0, #106	; 0x6a
   823f8:	4b41      	ldr	r3, [pc, #260]	; (82500 <board_init+0x124>)
   823fa:	4798      	blx	r3
	ioport_set_pin_dir(LED_M1, IOPORT_DIR_OUTPUT);
   823fc:	2101      	movs	r1, #1
   823fe:	2067      	movs	r0, #103	; 0x67
   82400:	4b3e      	ldr	r3, [pc, #248]	; (824fc <board_init+0x120>)
   82402:	4798      	blx	r3
	ioport_set_pin_level(LED_M1, 0);
   82404:	2100      	movs	r1, #0
   82406:	2067      	movs	r0, #103	; 0x67
   82408:	4b3d      	ldr	r3, [pc, #244]	; (82500 <board_init+0x124>)
   8240a:	4798      	blx	r3
	ioport_set_pin_dir(LED_M2, IOPORT_DIR_OUTPUT);
   8240c:	2101      	movs	r1, #1
   8240e:	2068      	movs	r0, #104	; 0x68
   82410:	4b3a      	ldr	r3, [pc, #232]	; (824fc <board_init+0x120>)
   82412:	4798      	blx	r3
	ioport_set_pin_level(LED_M2, 0);
   82414:	2100      	movs	r1, #0
   82416:	2068      	movs	r0, #104	; 0x68
   82418:	4b39      	ldr	r3, [pc, #228]	; (82500 <board_init+0x124>)
   8241a:	4798      	blx	r3
	ioport_set_pin_dir(LED_M3, IOPORT_DIR_OUTPUT);
   8241c:	2101      	movs	r1, #1
   8241e:	2069      	movs	r0, #105	; 0x69
   82420:	4b36      	ldr	r3, [pc, #216]	; (824fc <board_init+0x120>)
   82422:	4798      	blx	r3
	ioport_set_pin_level(LED_M3, 0);
   82424:	2100      	movs	r1, #0
   82426:	2069      	movs	r0, #105	; 0x69
   82428:	4b35      	ldr	r3, [pc, #212]	; (82500 <board_init+0x124>)
   8242a:	4798      	blx	r3
	ioport_set_pin_dir(LED_BAT, IOPORT_DIR_OUTPUT);
   8242c:	2101      	movs	r1, #1
   8242e:	2066      	movs	r0, #102	; 0x66
   82430:	4b32      	ldr	r3, [pc, #200]	; (824fc <board_init+0x120>)
   82432:	4798      	blx	r3
	ioport_set_pin_level(LED_BAT, 0);
   82434:	2100      	movs	r1, #0
   82436:	2066      	movs	r0, #102	; 0x66
   82438:	4b31      	ldr	r3, [pc, #196]	; (82500 <board_init+0x124>)
   8243a:	4798      	blx	r3
	
	/* Configure pushbutton pins */
	ioport_set_pin_dir(PB_UP, IOPORT_DIR_INPUT);
   8243c:	2100      	movs	r1, #0
   8243e:	2060      	movs	r0, #96	; 0x60
   82440:	4b2e      	ldr	r3, [pc, #184]	; (824fc <board_init+0x120>)
   82442:	4798      	blx	r3
	ioport_set_pin_mode(PB_UP, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   82444:	2188      	movs	r1, #136	; 0x88
   82446:	2060      	movs	r0, #96	; 0x60
   82448:	4b2e      	ldr	r3, [pc, #184]	; (82504 <board_init+0x128>)
   8244a:	4798      	blx	r3
	ioport_set_pin_dir(PB_LEFT, IOPORT_DIR_INPUT);
   8244c:	2100      	movs	r1, #0
   8244e:	2061      	movs	r0, #97	; 0x61
   82450:	4b2a      	ldr	r3, [pc, #168]	; (824fc <board_init+0x120>)
   82452:	4798      	blx	r3
	ioport_set_pin_mode(PB_LEFT, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   82454:	2188      	movs	r1, #136	; 0x88
   82456:	2061      	movs	r0, #97	; 0x61
   82458:	4b2a      	ldr	r3, [pc, #168]	; (82504 <board_init+0x128>)
   8245a:	4798      	blx	r3
	ioport_set_pin_dir(PB_MID, IOPORT_DIR_INPUT);
   8245c:	2100      	movs	r1, #0
   8245e:	2062      	movs	r0, #98	; 0x62
   82460:	4b26      	ldr	r3, [pc, #152]	; (824fc <board_init+0x120>)
   82462:	4798      	blx	r3
	ioport_set_pin_mode(PB_MID, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   82464:	2188      	movs	r1, #136	; 0x88
   82466:	2062      	movs	r0, #98	; 0x62
   82468:	4b26      	ldr	r3, [pc, #152]	; (82504 <board_init+0x128>)
   8246a:	4798      	blx	r3
	ioport_set_pin_dir(PB_RIGHT, IOPORT_DIR_INPUT);
   8246c:	2100      	movs	r1, #0
   8246e:	2063      	movs	r0, #99	; 0x63
   82470:	4b22      	ldr	r3, [pc, #136]	; (824fc <board_init+0x120>)
   82472:	4798      	blx	r3
	ioport_set_pin_mode(PB_RIGHT, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   82474:	2188      	movs	r1, #136	; 0x88
   82476:	2063      	movs	r0, #99	; 0x63
   82478:	4b22      	ldr	r3, [pc, #136]	; (82504 <board_init+0x128>)
   8247a:	4798      	blx	r3
	ioport_set_pin_dir(PB_DOWN, IOPORT_DIR_INPUT);
   8247c:	2100      	movs	r1, #0
   8247e:	2064      	movs	r0, #100	; 0x64
   82480:	4b1e      	ldr	r3, [pc, #120]	; (824fc <board_init+0x120>)
   82482:	4798      	blx	r3
	ioport_set_pin_mode(PB_DOWN, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   82484:	2188      	movs	r1, #136	; 0x88
   82486:	2064      	movs	r0, #100	; 0x64
   82488:	4b1e      	ldr	r3, [pc, #120]	; (82504 <board_init+0x128>)
   8248a:	4798      	blx	r3
	ioport_set_pin_dir(PB_RETURN, IOPORT_DIR_INPUT);
   8248c:	2100      	movs	r1, #0
   8248e:	2065      	movs	r0, #101	; 0x65
   82490:	4b1a      	ldr	r3, [pc, #104]	; (824fc <board_init+0x120>)
   82492:	4798      	blx	r3
	ioport_set_pin_mode(PB_RETURN, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   82494:	2188      	movs	r1, #136	; 0x88
   82496:	2065      	movs	r0, #101	; 0x65
   82498:	4b1a      	ldr	r3, [pc, #104]	; (82504 <board_init+0x128>)
   8249a:	4798      	blx	r3
	
	/* Configure I2C pins */
	ioport_set_pin_mode(I2C0_DATA, IOPORT_MODE_MUX_A);
   8249c:	2100      	movs	r1, #0
   8249e:	2011      	movs	r0, #17
   824a0:	4b18      	ldr	r3, [pc, #96]	; (82504 <board_init+0x128>)
   824a2:	4798      	blx	r3
	ioport_disable_pin(I2C0_DATA);
   824a4:	2011      	movs	r0, #17
   824a6:	4b18      	ldr	r3, [pc, #96]	; (82508 <board_init+0x12c>)
   824a8:	4798      	blx	r3
	ioport_set_pin_mode(I2C0_CLK, IOPORT_MODE_MUX_A);
   824aa:	2100      	movs	r1, #0
   824ac:	2012      	movs	r0, #18
   824ae:	4b15      	ldr	r3, [pc, #84]	; (82504 <board_init+0x128>)
   824b0:	4798      	blx	r3
	ioport_disable_pin(I2C0_CLK);
   824b2:	2012      	movs	r0, #18
   824b4:	4b14      	ldr	r3, [pc, #80]	; (82508 <board_init+0x12c>)
   824b6:	4798      	blx	r3
	
	/* Configure SPI pins */
	ioport_set_pin_mode(SPI1_MISO, IOPORT_MODE_MUX_A);
   824b8:	2100      	movs	r1, #0
   824ba:	200c      	movs	r0, #12
   824bc:	4b11      	ldr	r3, [pc, #68]	; (82504 <board_init+0x128>)
   824be:	4798      	blx	r3
	ioport_disable_pin(SPI1_MISO);
   824c0:	200c      	movs	r0, #12
   824c2:	4b11      	ldr	r3, [pc, #68]	; (82508 <board_init+0x12c>)
   824c4:	4798      	blx	r3
	ioport_set_pin_mode(SPI1_MOSI, IOPORT_MODE_MUX_A);
   824c6:	2100      	movs	r1, #0
   824c8:	200d      	movs	r0, #13
   824ca:	4b0e      	ldr	r3, [pc, #56]	; (82504 <board_init+0x128>)
   824cc:	4798      	blx	r3
	ioport_disable_pin(SPI1_MOSI);
   824ce:	200d      	movs	r0, #13
   824d0:	4b0d      	ldr	r3, [pc, #52]	; (82508 <board_init+0x12c>)
   824d2:	4798      	blx	r3
	ioport_set_pin_mode(SPI1_SPCK, IOPORT_MODE_MUX_A);
   824d4:	2100      	movs	r1, #0
   824d6:	2010      	movs	r0, #16
   824d8:	4b0a      	ldr	r3, [pc, #40]	; (82504 <board_init+0x128>)
   824da:	4798      	blx	r3
	ioport_disable_pin(SPI1_SPCK);
   824dc:	2010      	movs	r0, #16
   824de:	4b0a      	ldr	r3, [pc, #40]	; (82508 <board_init+0x12c>)
   824e0:	4798      	blx	r3
	ioport_set_pin_mode(SPI1_NPCS0, IOPORT_MODE_MUX_A);
   824e2:	2100      	movs	r1, #0
   824e4:	200e      	movs	r0, #14
   824e6:	4b07      	ldr	r3, [pc, #28]	; (82504 <board_init+0x128>)
   824e8:	4798      	blx	r3
	ioport_disable_pin(SPI1_NPCS0);
   824ea:	200e      	movs	r0, #14
   824ec:	4b06      	ldr	r3, [pc, #24]	; (82508 <board_init+0x12c>)
   824ee:	4798      	blx	r3
}
   824f0:	bf00      	nop
   824f2:	bd80      	pop	{r7, pc}
   824f4:	400e1a50 	.word	0x400e1a50
   824f8:	000821a9 	.word	0x000821a9
   824fc:	000822ed 	.word	0x000822ed
   82500:	00082373 	.word	0x00082373
   82504:	00082215 	.word	0x00082215
   82508:	000821cd 	.word	0x000821cd

0008250c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   8250c:	b480      	push	{r7}
   8250e:	af00      	add	r7, sp, #0
	while (1) {
   82510:	e7fe      	b.n	82510 <Dummy_Handler+0x4>
	...

00082514 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   82514:	b580      	push	{r7, lr}
   82516:	b082      	sub	sp, #8
   82518:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
   8251a:	4b1e      	ldr	r3, [pc, #120]	; (82594 <Reset_Handler+0x80>)
   8251c:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
   8251e:	4b1e      	ldr	r3, [pc, #120]	; (82598 <Reset_Handler+0x84>)
   82520:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
   82522:	687a      	ldr	r2, [r7, #4]
   82524:	683b      	ldr	r3, [r7, #0]
   82526:	429a      	cmp	r2, r3
   82528:	d00c      	beq.n	82544 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
   8252a:	e007      	b.n	8253c <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
   8252c:	683b      	ldr	r3, [r7, #0]
   8252e:	1d1a      	adds	r2, r3, #4
   82530:	603a      	str	r2, [r7, #0]
   82532:	687a      	ldr	r2, [r7, #4]
   82534:	1d11      	adds	r1, r2, #4
   82536:	6079      	str	r1, [r7, #4]
   82538:	6812      	ldr	r2, [r2, #0]
   8253a:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
   8253c:	683b      	ldr	r3, [r7, #0]
   8253e:	4a17      	ldr	r2, [pc, #92]	; (8259c <Reset_Handler+0x88>)
   82540:	4293      	cmp	r3, r2
   82542:	d3f3      	bcc.n	8252c <Reset_Handler+0x18>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82544:	4b16      	ldr	r3, [pc, #88]	; (825a0 <Reset_Handler+0x8c>)
   82546:	603b      	str	r3, [r7, #0]
   82548:	e004      	b.n	82554 <Reset_Handler+0x40>
		*pDest++ = 0;
   8254a:	683b      	ldr	r3, [r7, #0]
   8254c:	1d1a      	adds	r2, r3, #4
   8254e:	603a      	str	r2, [r7, #0]
   82550:	2200      	movs	r2, #0
   82552:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
   82554:	683b      	ldr	r3, [r7, #0]
   82556:	4a13      	ldr	r2, [pc, #76]	; (825a4 <Reset_Handler+0x90>)
   82558:	4293      	cmp	r3, r2
   8255a:	d3f6      	bcc.n	8254a <Reset_Handler+0x36>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
   8255c:	4b12      	ldr	r3, [pc, #72]	; (825a8 <Reset_Handler+0x94>)
   8255e:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   82560:	4a12      	ldr	r2, [pc, #72]	; (825ac <Reset_Handler+0x98>)
   82562:	687b      	ldr	r3, [r7, #4]
   82564:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   82568:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8256c:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   8256e:	687b      	ldr	r3, [r7, #4]
   82570:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   82574:	d309      	bcc.n	8258a <Reset_Handler+0x76>
   82576:	687b      	ldr	r3, [r7, #4]
   82578:	4a0d      	ldr	r2, [pc, #52]	; (825b0 <Reset_Handler+0x9c>)
   8257a:	4293      	cmp	r3, r2
   8257c:	d805      	bhi.n	8258a <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8257e:	4a0b      	ldr	r2, [pc, #44]	; (825ac <Reset_Handler+0x98>)
   82580:	4b0a      	ldr	r3, [pc, #40]	; (825ac <Reset_Handler+0x98>)
   82582:	689b      	ldr	r3, [r3, #8]
   82584:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   82588:	6093      	str	r3, [r2, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8258a:	4b0a      	ldr	r3, [pc, #40]	; (825b4 <Reset_Handler+0xa0>)
   8258c:	4798      	blx	r3

	/* Branch to main function */
	main();
   8258e:	4b0a      	ldr	r3, [pc, #40]	; (825b8 <Reset_Handler+0xa4>)
   82590:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   82592:	e7fe      	b.n	82592 <Reset_Handler+0x7e>
   82594:	00087864 	.word	0x00087864
   82598:	20070000 	.word	0x20070000
   8259c:	20070b50 	.word	0x20070b50
   825a0:	20070b50 	.word	0x20070b50
   825a4:	20070c44 	.word	0x20070c44
   825a8:	00080000 	.word	0x00080000
   825ac:	e000ed00 	.word	0xe000ed00
   825b0:	200fffff 	.word	0x200fffff
   825b4:	00082bf5 	.word	0x00082bf5
   825b8:	0008298d 	.word	0x0008298d

000825bc <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
   825bc:	b480      	push	{r7}
   825be:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   825c0:	4b57      	ldr	r3, [pc, #348]	; (82720 <SystemCoreClockUpdate+0x164>)
   825c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   825c4:	f003 0303 	and.w	r3, r3, #3
   825c8:	2b03      	cmp	r3, #3
   825ca:	f200 808a 	bhi.w	826e2 <SystemCoreClockUpdate+0x126>
   825ce:	a201      	add	r2, pc, #4	; (adr r2, 825d4 <SystemCoreClockUpdate+0x18>)
   825d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   825d4:	000825e5 	.word	0x000825e5
   825d8:	00082605 	.word	0x00082605
   825dc:	00082655 	.word	0x00082655
   825e0:	00082655 	.word	0x00082655
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   825e4:	4b4f      	ldr	r3, [pc, #316]	; (82724 <SystemCoreClockUpdate+0x168>)
   825e6:	695b      	ldr	r3, [r3, #20]
   825e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
   825ec:	2b00      	cmp	r3, #0
   825ee:	d004      	beq.n	825fa <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   825f0:	4b4d      	ldr	r3, [pc, #308]	; (82728 <SystemCoreClockUpdate+0x16c>)
   825f2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   825f6:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
   825f8:	e073      	b.n	826e2 <SystemCoreClockUpdate+0x126>
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   825fa:	4b4b      	ldr	r3, [pc, #300]	; (82728 <SystemCoreClockUpdate+0x16c>)
   825fc:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
   82600:	601a      	str	r2, [r3, #0]
		break;
   82602:	e06e      	b.n	826e2 <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82604:	4b46      	ldr	r3, [pc, #280]	; (82720 <SystemCoreClockUpdate+0x164>)
   82606:	6a1b      	ldr	r3, [r3, #32]
   82608:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   8260c:	2b00      	cmp	r3, #0
   8260e:	d003      	beq.n	82618 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82610:	4b45      	ldr	r3, [pc, #276]	; (82728 <SystemCoreClockUpdate+0x16c>)
   82612:	4a46      	ldr	r2, [pc, #280]	; (8272c <SystemCoreClockUpdate+0x170>)
   82614:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		break;
   82616:	e064      	b.n	826e2 <SystemCoreClockUpdate+0x126>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82618:	4b43      	ldr	r3, [pc, #268]	; (82728 <SystemCoreClockUpdate+0x16c>)
   8261a:	4a45      	ldr	r2, [pc, #276]	; (82730 <SystemCoreClockUpdate+0x174>)
   8261c:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8261e:	4b40      	ldr	r3, [pc, #256]	; (82720 <SystemCoreClockUpdate+0x164>)
   82620:	6a1b      	ldr	r3, [r3, #32]
   82622:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82626:	2b10      	cmp	r3, #16
   82628:	d004      	beq.n	82634 <SystemCoreClockUpdate+0x78>
   8262a:	2b20      	cmp	r3, #32
   8262c:	d008      	beq.n	82640 <SystemCoreClockUpdate+0x84>
   8262e:	2b00      	cmp	r3, #0
   82630:	d00e      	beq.n	82650 <SystemCoreClockUpdate+0x94>
				break;
   82632:	e00e      	b.n	82652 <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 2U;
   82634:	4b3c      	ldr	r3, [pc, #240]	; (82728 <SystemCoreClockUpdate+0x16c>)
   82636:	681b      	ldr	r3, [r3, #0]
   82638:	005b      	lsls	r3, r3, #1
   8263a:	4a3b      	ldr	r2, [pc, #236]	; (82728 <SystemCoreClockUpdate+0x16c>)
   8263c:	6013      	str	r3, [r2, #0]
				break;
   8263e:	e008      	b.n	82652 <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 3U;
   82640:	4b39      	ldr	r3, [pc, #228]	; (82728 <SystemCoreClockUpdate+0x16c>)
   82642:	681a      	ldr	r2, [r3, #0]
   82644:	4613      	mov	r3, r2
   82646:	005b      	lsls	r3, r3, #1
   82648:	4413      	add	r3, r2
   8264a:	4a37      	ldr	r2, [pc, #220]	; (82728 <SystemCoreClockUpdate+0x16c>)
   8264c:	6013      	str	r3, [r2, #0]
				break;
   8264e:	e000      	b.n	82652 <SystemCoreClockUpdate+0x96>
				break;
   82650:	bf00      	nop
		break;
   82652:	e046      	b.n	826e2 <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82654:	4b32      	ldr	r3, [pc, #200]	; (82720 <SystemCoreClockUpdate+0x164>)
   82656:	6a1b      	ldr	r3, [r3, #32]
   82658:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   8265c:	2b00      	cmp	r3, #0
   8265e:	d003      	beq.n	82668 <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82660:	4b31      	ldr	r3, [pc, #196]	; (82728 <SystemCoreClockUpdate+0x16c>)
   82662:	4a32      	ldr	r2, [pc, #200]	; (8272c <SystemCoreClockUpdate+0x170>)
   82664:	601a      	str	r2, [r3, #0]
   82666:	e01c      	b.n	826a2 <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82668:	4b2f      	ldr	r3, [pc, #188]	; (82728 <SystemCoreClockUpdate+0x16c>)
   8266a:	4a31      	ldr	r2, [pc, #196]	; (82730 <SystemCoreClockUpdate+0x174>)
   8266c:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8266e:	4b2c      	ldr	r3, [pc, #176]	; (82720 <SystemCoreClockUpdate+0x164>)
   82670:	6a1b      	ldr	r3, [r3, #32]
   82672:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82676:	2b10      	cmp	r3, #16
   82678:	d004      	beq.n	82684 <SystemCoreClockUpdate+0xc8>
   8267a:	2b20      	cmp	r3, #32
   8267c:	d008      	beq.n	82690 <SystemCoreClockUpdate+0xd4>
   8267e:	2b00      	cmp	r3, #0
   82680:	d00e      	beq.n	826a0 <SystemCoreClockUpdate+0xe4>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   82682:	e00e      	b.n	826a2 <SystemCoreClockUpdate+0xe6>
				SystemCoreClock *= 2U;
   82684:	4b28      	ldr	r3, [pc, #160]	; (82728 <SystemCoreClockUpdate+0x16c>)
   82686:	681b      	ldr	r3, [r3, #0]
   82688:	005b      	lsls	r3, r3, #1
   8268a:	4a27      	ldr	r2, [pc, #156]	; (82728 <SystemCoreClockUpdate+0x16c>)
   8268c:	6013      	str	r3, [r2, #0]
				break;
   8268e:	e008      	b.n	826a2 <SystemCoreClockUpdate+0xe6>
				SystemCoreClock *= 3U;
   82690:	4b25      	ldr	r3, [pc, #148]	; (82728 <SystemCoreClockUpdate+0x16c>)
   82692:	681a      	ldr	r2, [r3, #0]
   82694:	4613      	mov	r3, r2
   82696:	005b      	lsls	r3, r3, #1
   82698:	4413      	add	r3, r2
   8269a:	4a23      	ldr	r2, [pc, #140]	; (82728 <SystemCoreClockUpdate+0x16c>)
   8269c:	6013      	str	r3, [r2, #0]
				break;
   8269e:	e000      	b.n	826a2 <SystemCoreClockUpdate+0xe6>
				break;
   826a0:	bf00      	nop
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   826a2:	4b1f      	ldr	r3, [pc, #124]	; (82720 <SystemCoreClockUpdate+0x164>)
   826a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   826a6:	f003 0303 	and.w	r3, r3, #3
   826aa:	2b02      	cmp	r3, #2
   826ac:	d115      	bne.n	826da <SystemCoreClockUpdate+0x11e>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   826ae:	4b1c      	ldr	r3, [pc, #112]	; (82720 <SystemCoreClockUpdate+0x164>)
   826b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   826b2:	0c1b      	lsrs	r3, r3, #16
   826b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
				                            CKGR_PLLAR_MULA_Pos) + 1U);
   826b8:	3301      	adds	r3, #1
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   826ba:	4a1b      	ldr	r2, [pc, #108]	; (82728 <SystemCoreClockUpdate+0x16c>)
   826bc:	6812      	ldr	r2, [r2, #0]
   826be:	fb02 f303 	mul.w	r3, r2, r3
   826c2:	4a19      	ldr	r2, [pc, #100]	; (82728 <SystemCoreClockUpdate+0x16c>)
   826c4:	6013      	str	r3, [r2, #0]
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   826c6:	4b16      	ldr	r3, [pc, #88]	; (82720 <SystemCoreClockUpdate+0x164>)
   826c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   826ca:	b2db      	uxtb	r3, r3
   826cc:	4a16      	ldr	r2, [pc, #88]	; (82728 <SystemCoreClockUpdate+0x16c>)
   826ce:	6812      	ldr	r2, [r2, #0]
   826d0:	fbb2 f3f3 	udiv	r3, r2, r3
   826d4:	4a14      	ldr	r2, [pc, #80]	; (82728 <SystemCoreClockUpdate+0x16c>)
   826d6:	6013      	str	r3, [r2, #0]
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
   826d8:	e002      	b.n	826e0 <SystemCoreClockUpdate+0x124>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   826da:	4b13      	ldr	r3, [pc, #76]	; (82728 <SystemCoreClockUpdate+0x16c>)
   826dc:	4a15      	ldr	r2, [pc, #84]	; (82734 <SystemCoreClockUpdate+0x178>)
   826de:	601a      	str	r2, [r3, #0]
		break;
   826e0:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   826e2:	4b0f      	ldr	r3, [pc, #60]	; (82720 <SystemCoreClockUpdate+0x164>)
   826e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   826e6:	f003 0370 	and.w	r3, r3, #112	; 0x70
   826ea:	2b70      	cmp	r3, #112	; 0x70
   826ec:	d108      	bne.n	82700 <SystemCoreClockUpdate+0x144>
		SystemCoreClock /= 3U;
   826ee:	4b0e      	ldr	r3, [pc, #56]	; (82728 <SystemCoreClockUpdate+0x16c>)
   826f0:	681b      	ldr	r3, [r3, #0]
   826f2:	4a11      	ldr	r2, [pc, #68]	; (82738 <SystemCoreClockUpdate+0x17c>)
   826f4:	fba2 2303 	umull	r2, r3, r2, r3
   826f8:	085b      	lsrs	r3, r3, #1
   826fa:	4a0b      	ldr	r2, [pc, #44]	; (82728 <SystemCoreClockUpdate+0x16c>)
   826fc:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
			                          PMC_MCKR_PRES_Pos);
	}
}
   826fe:	e00a      	b.n	82716 <SystemCoreClockUpdate+0x15a>
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82700:	4b07      	ldr	r3, [pc, #28]	; (82720 <SystemCoreClockUpdate+0x164>)
   82702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82704:	091b      	lsrs	r3, r3, #4
   82706:	f003 0307 	and.w	r3, r3, #7
   8270a:	4a07      	ldr	r2, [pc, #28]	; (82728 <SystemCoreClockUpdate+0x16c>)
   8270c:	6812      	ldr	r2, [r2, #0]
   8270e:	fa22 f303 	lsr.w	r3, r2, r3
   82712:	4a05      	ldr	r2, [pc, #20]	; (82728 <SystemCoreClockUpdate+0x16c>)
   82714:	6013      	str	r3, [r2, #0]
}
   82716:	bf00      	nop
   82718:	46bd      	mov	sp, r7
   8271a:	bc80      	pop	{r7}
   8271c:	4770      	bx	lr
   8271e:	bf00      	nop
   82720:	400e0600 	.word	0x400e0600
   82724:	400e1a10 	.word	0x400e1a10
   82728:	20070198 	.word	0x20070198
   8272c:	00b71b00 	.word	0x00b71b00
   82730:	003d0900 	.word	0x003d0900
   82734:	0e4e1c00 	.word	0x0e4e1c00
   82738:	aaaaaaab 	.word	0xaaaaaaab

0008273c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
   8273c:	b480      	push	{r7}
   8273e:	b085      	sub	sp, #20
   82740:	af00      	add	r7, sp, #0
   82742:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
   82744:	4b10      	ldr	r3, [pc, #64]	; (82788 <_sbrk+0x4c>)
   82746:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
   82748:	4b10      	ldr	r3, [pc, #64]	; (8278c <_sbrk+0x50>)
   8274a:	681b      	ldr	r3, [r3, #0]
   8274c:	2b00      	cmp	r3, #0
   8274e:	d102      	bne.n	82756 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
   82750:	4b0e      	ldr	r3, [pc, #56]	; (8278c <_sbrk+0x50>)
   82752:	4a0f      	ldr	r2, [pc, #60]	; (82790 <_sbrk+0x54>)
   82754:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   82756:	4b0d      	ldr	r3, [pc, #52]	; (8278c <_sbrk+0x50>)
   82758:	681b      	ldr	r3, [r3, #0]
   8275a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
   8275c:	68ba      	ldr	r2, [r7, #8]
   8275e:	687b      	ldr	r3, [r7, #4]
   82760:	441a      	add	r2, r3
   82762:	68fb      	ldr	r3, [r7, #12]
   82764:	429a      	cmp	r2, r3
   82766:	dd02      	ble.n	8276e <_sbrk+0x32>
		return (caddr_t) -1;	
   82768:	f04f 33ff 	mov.w	r3, #4294967295
   8276c:	e006      	b.n	8277c <_sbrk+0x40>
	}

	heap += incr;
   8276e:	4b07      	ldr	r3, [pc, #28]	; (8278c <_sbrk+0x50>)
   82770:	681a      	ldr	r2, [r3, #0]
   82772:	687b      	ldr	r3, [r7, #4]
   82774:	4413      	add	r3, r2
   82776:	4a05      	ldr	r2, [pc, #20]	; (8278c <_sbrk+0x50>)
   82778:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
   8277a:	68bb      	ldr	r3, [r7, #8]
}
   8277c:	4618      	mov	r0, r3
   8277e:	3714      	adds	r7, #20
   82780:	46bd      	mov	sp, r7
   82782:	bc80      	pop	{r7}
   82784:	4770      	bx	lr
   82786:	bf00      	nop
   82788:	20087ffc 	.word	0x20087ffc
   8278c:	20070b94 	.word	0x20070b94
   82790:	20072c48 	.word	0x20072c48

00082794 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
   82794:	b480      	push	{r7}
   82796:	b083      	sub	sp, #12
   82798:	af00      	add	r7, sp, #0
   8279a:	4603      	mov	r3, r0
   8279c:	6039      	str	r1, [r7, #0]
   8279e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
   827a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
   827a4:	2b00      	cmp	r3, #0
   827a6:	da0b      	bge.n	827c0 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   827a8:	490d      	ldr	r1, [pc, #52]	; (827e0 <NVIC_SetPriority+0x4c>)
   827aa:	79fb      	ldrb	r3, [r7, #7]
   827ac:	f003 030f 	and.w	r3, r3, #15
   827b0:	3b04      	subs	r3, #4
   827b2:	683a      	ldr	r2, [r7, #0]
   827b4:	b2d2      	uxtb	r2, r2
   827b6:	0112      	lsls	r2, r2, #4
   827b8:	b2d2      	uxtb	r2, r2
   827ba:	440b      	add	r3, r1
   827bc:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
   827be:	e009      	b.n	827d4 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   827c0:	4908      	ldr	r1, [pc, #32]	; (827e4 <NVIC_SetPriority+0x50>)
   827c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
   827c6:	683a      	ldr	r2, [r7, #0]
   827c8:	b2d2      	uxtb	r2, r2
   827ca:	0112      	lsls	r2, r2, #4
   827cc:	b2d2      	uxtb	r2, r2
   827ce:	440b      	add	r3, r1
   827d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
   827d4:	bf00      	nop
   827d6:	370c      	adds	r7, #12
   827d8:	46bd      	mov	sp, r7
   827da:	bc80      	pop	{r7}
   827dc:	4770      	bx	lr
   827de:	bf00      	nop
   827e0:	e000ed00 	.word	0xe000ed00
   827e4:	e000e100 	.word	0xe000e100

000827e8 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
   827e8:	b580      	push	{r7, lr}
   827ea:	b082      	sub	sp, #8
   827ec:	af00      	add	r7, sp, #0
   827ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
   827f0:	687b      	ldr	r3, [r7, #4]
   827f2:	3b01      	subs	r3, #1
   827f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
   827f8:	d301      	bcc.n	827fe <SysTick_Config+0x16>
   827fa:	2301      	movs	r3, #1
   827fc:	e00f      	b.n	8281e <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
   827fe:	4a0a      	ldr	r2, [pc, #40]	; (82828 <SysTick_Config+0x40>)
   82800:	687b      	ldr	r3, [r7, #4]
   82802:	3b01      	subs	r3, #1
   82804:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
   82806:	210f      	movs	r1, #15
   82808:	f04f 30ff 	mov.w	r0, #4294967295
   8280c:	4b07      	ldr	r3, [pc, #28]	; (8282c <SysTick_Config+0x44>)
   8280e:	4798      	blx	r3
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
   82810:	4b05      	ldr	r3, [pc, #20]	; (82828 <SysTick_Config+0x40>)
   82812:	2200      	movs	r2, #0
   82814:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
   82816:	4b04      	ldr	r3, [pc, #16]	; (82828 <SysTick_Config+0x40>)
   82818:	2207      	movs	r2, #7
   8281a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
   8281c:	2300      	movs	r3, #0
}
   8281e:	4618      	mov	r0, r3
   82820:	3708      	adds	r7, #8
   82822:	46bd      	mov	sp, r7
   82824:	bd80      	pop	{r7, pc}
   82826:	bf00      	nop
   82828:	e000e010 	.word	0xe000e010
   8282c:	00082795 	.word	0x00082795

00082830 <osc_get_rate>:
{
   82830:	b480      	push	{r7}
   82832:	b083      	sub	sp, #12
   82834:	af00      	add	r7, sp, #0
   82836:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   82838:	687b      	ldr	r3, [r7, #4]
   8283a:	2b07      	cmp	r3, #7
   8283c:	d825      	bhi.n	8288a <osc_get_rate+0x5a>
   8283e:	a201      	add	r2, pc, #4	; (adr r2, 82844 <osc_get_rate+0x14>)
   82840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   82844:	00082865 	.word	0x00082865
   82848:	0008286b 	.word	0x0008286b
   8284c:	00082871 	.word	0x00082871
   82850:	00082877 	.word	0x00082877
   82854:	0008287b 	.word	0x0008287b
   82858:	0008287f 	.word	0x0008287f
   8285c:	00082883 	.word	0x00082883
   82860:	00082887 	.word	0x00082887
		return OSC_SLCK_32K_RC_HZ;
   82864:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   82868:	e010      	b.n	8288c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
   8286a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   8286e:	e00d      	b.n	8288c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
   82870:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   82874:	e00a      	b.n	8288c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
   82876:	4b08      	ldr	r3, [pc, #32]	; (82898 <osc_get_rate+0x68>)
   82878:	e008      	b.n	8288c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
   8287a:	4b08      	ldr	r3, [pc, #32]	; (8289c <osc_get_rate+0x6c>)
   8287c:	e006      	b.n	8288c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
   8287e:	4b08      	ldr	r3, [pc, #32]	; (828a0 <osc_get_rate+0x70>)
   82880:	e004      	b.n	8288c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
   82882:	4b07      	ldr	r3, [pc, #28]	; (828a0 <osc_get_rate+0x70>)
   82884:	e002      	b.n	8288c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
   82886:	4b06      	ldr	r3, [pc, #24]	; (828a0 <osc_get_rate+0x70>)
   82888:	e000      	b.n	8288c <osc_get_rate+0x5c>
	return 0;
   8288a:	2300      	movs	r3, #0
}
   8288c:	4618      	mov	r0, r3
   8288e:	370c      	adds	r7, #12
   82890:	46bd      	mov	sp, r7
   82892:	bc80      	pop	{r7}
   82894:	4770      	bx	lr
   82896:	bf00      	nop
   82898:	003d0900 	.word	0x003d0900
   8289c:	007a1200 	.word	0x007a1200
   828a0:	00b71b00 	.word	0x00b71b00

000828a4 <sysclk_get_main_hz>:
{
   828a4:	b580      	push	{r7, lr}
   828a6:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   828a8:	2006      	movs	r0, #6
   828aa:	4b04      	ldr	r3, [pc, #16]	; (828bc <sysclk_get_main_hz+0x18>)
   828ac:	4798      	blx	r3
   828ae:	4602      	mov	r2, r0
   828b0:	4613      	mov	r3, r2
   828b2:	00db      	lsls	r3, r3, #3
   828b4:	1a9b      	subs	r3, r3, r2
   828b6:	005b      	lsls	r3, r3, #1
}
   828b8:	4618      	mov	r0, r3
   828ba:	bd80      	pop	{r7, pc}
   828bc:	00082831 	.word	0x00082831

000828c0 <sysclk_get_cpu_hz>:
{
   828c0:	b580      	push	{r7, lr}
   828c2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   828c4:	4b02      	ldr	r3, [pc, #8]	; (828d0 <sysclk_get_cpu_hz+0x10>)
   828c6:	4798      	blx	r3
   828c8:	4603      	mov	r3, r0
   828ca:	085b      	lsrs	r3, r3, #1
}
   828cc:	4618      	mov	r0, r3
   828ce:	bd80      	pop	{r7, pc}
   828d0:	000828a5 	.word	0x000828a5

000828d4 <ioport_set_pin_level>:
{
   828d4:	b480      	push	{r7}
   828d6:	b08b      	sub	sp, #44	; 0x2c
   828d8:	af00      	add	r7, sp, #0
   828da:	6078      	str	r0, [r7, #4]
   828dc:	460b      	mov	r3, r1
   828de:	70fb      	strb	r3, [r7, #3]
   828e0:	687b      	ldr	r3, [r7, #4]
   828e2:	627b      	str	r3, [r7, #36]	; 0x24
   828e4:	78fb      	ldrb	r3, [r7, #3]
   828e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   828ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   828ec:	61fb      	str	r3, [r7, #28]
   828ee:	69fb      	ldr	r3, [r7, #28]
   828f0:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   828f2:	69bb      	ldr	r3, [r7, #24]
   828f4:	095b      	lsrs	r3, r3, #5
   828f6:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   828f8:	697b      	ldr	r3, [r7, #20]
   828fa:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   828fe:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82902:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   82904:	613b      	str	r3, [r7, #16]
	if (level) {
   82906:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   8290a:	2b00      	cmp	r3, #0
   8290c:	d009      	beq.n	82922 <ioport_set_pin_level+0x4e>
   8290e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82910:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   82912:	68fb      	ldr	r3, [r7, #12]
   82914:	f003 031f 	and.w	r3, r3, #31
   82918:	2201      	movs	r2, #1
   8291a:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8291c:	693b      	ldr	r3, [r7, #16]
   8291e:	631a      	str	r2, [r3, #48]	; 0x30
}
   82920:	e008      	b.n	82934 <ioport_set_pin_level+0x60>
   82922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82924:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
   82926:	68bb      	ldr	r3, [r7, #8]
   82928:	f003 031f 	and.w	r3, r3, #31
   8292c:	2201      	movs	r2, #1
   8292e:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   82930:	693b      	ldr	r3, [r7, #16]
   82932:	635a      	str	r2, [r3, #52]	; 0x34
   82934:	bf00      	nop
   82936:	372c      	adds	r7, #44	; 0x2c
   82938:	46bd      	mov	sp, r7
   8293a:	bc80      	pop	{r7}
   8293c:	4770      	bx	lr

0008293e <ioport_get_pin_level>:
{
   8293e:	b480      	push	{r7}
   82940:	b089      	sub	sp, #36	; 0x24
   82942:	af00      	add	r7, sp, #0
   82944:	6078      	str	r0, [r7, #4]
   82946:	687b      	ldr	r3, [r7, #4]
   82948:	61fb      	str	r3, [r7, #28]
   8294a:	69fb      	ldr	r3, [r7, #28]
   8294c:	61bb      	str	r3, [r7, #24]
   8294e:	69bb      	ldr	r3, [r7, #24]
   82950:	617b      	str	r3, [r7, #20]
	return pin >> 5;
   82952:	697b      	ldr	r3, [r7, #20]
   82954:	095b      	lsrs	r3, r3, #5
   82956:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   82958:	693b      	ldr	r3, [r7, #16]
   8295a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8295e:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82962:	025b      	lsls	r3, r3, #9
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   82964:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   82966:	69fb      	ldr	r3, [r7, #28]
   82968:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   8296a:	68fb      	ldr	r3, [r7, #12]
   8296c:	f003 031f 	and.w	r3, r3, #31
   82970:	2101      	movs	r1, #1
   82972:	fa01 f303 	lsl.w	r3, r1, r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   82976:	4013      	ands	r3, r2
   82978:	2b00      	cmp	r3, #0
   8297a:	bf14      	ite	ne
   8297c:	2301      	movne	r3, #1
   8297e:	2300      	moveq	r3, #0
   82980:	b2db      	uxtb	r3, r3
}
   82982:	4618      	mov	r0, r3
   82984:	3724      	adds	r7, #36	; 0x24
   82986:	46bd      	mov	sp, r7
   82988:	bc80      	pop	{r7}
   8298a:	4770      	bx	lr

0008298c <main>:
Bool update_dots = 1;

void noOS_bootup_sequence(void);

int main(void)
{
   8298c:	b580      	push	{r7, lr}
   8298e:	b082      	sub	sp, #8
   82990:	af00      	add	r7, sp, #0
	event_t act_event;

	sysclk_init();
   82992:	4b1e      	ldr	r3, [pc, #120]	; (82a0c <main+0x80>)
   82994:	4798      	blx	r3
	board_init();
   82996:	4b1e      	ldr	r3, [pc, #120]	; (82a10 <main+0x84>)
   82998:	4798      	blx	r3
	SysTick_Config(sysclk_get_cpu_hz() / 1000);
   8299a:	4b1e      	ldr	r3, [pc, #120]	; (82a14 <main+0x88>)
   8299c:	4798      	blx	r3
   8299e:	4602      	mov	r2, r0
   829a0:	4b1d      	ldr	r3, [pc, #116]	; (82a18 <main+0x8c>)
   829a2:	fba3 2302 	umull	r2, r3, r3, r2
   829a6:	099b      	lsrs	r3, r3, #6
   829a8:	4618      	mov	r0, r3
   829aa:	4b1c      	ldr	r3, [pc, #112]	; (82a1c <main+0x90>)
   829ac:	4798      	blx	r3
	
	spi_init();
   829ae:	4b1c      	ldr	r3, [pc, #112]	; (82a20 <main+0x94>)
   829b0:	4798      	blx	r3
	
	twi_init();
   829b2:	4b1c      	ldr	r3, [pc, #112]	; (82a24 <main+0x98>)
   829b4:	4798      	blx	r3
	
	lcd_init();
   829b6:	4b1c      	ldr	r3, [pc, #112]	; (82a28 <main+0x9c>)
   829b8:	4798      	blx	r3
	bl_state = LCD_LIGHT_ON;
   829ba:	4b1c      	ldr	r3, [pc, #112]	; (82a2c <main+0xa0>)
   829bc:	2208      	movs	r2, #8
   829be:	701a      	strb	r2, [r3, #0]
	set_backlight(bl_state);
   829c0:	4b1a      	ldr	r3, [pc, #104]	; (82a2c <main+0xa0>)
   829c2:	781b      	ldrb	r3, [r3, #0]
   829c4:	4618      	mov	r0, r3
   829c6:	4b1a      	ldr	r3, [pc, #104]	; (82a30 <main+0xa4>)
   829c8:	4798      	blx	r3
	
	noOS_bootup_sequence();
   829ca:	4b1a      	ldr	r3, [pc, #104]	; (82a34 <main+0xa8>)
   829cc:	4798      	blx	r3
	
	lcd_clear();
   829ce:	4b1a      	ldr	r3, [pc, #104]	; (82a38 <main+0xac>)
   829d0:	4798      	blx	r3
	
	while (1)
	{
		update_comm();
   829d2:	4b1a      	ldr	r3, [pc, #104]	; (82a3c <main+0xb0>)
   829d4:	4798      	blx	r3
		update_heartbeat();
   829d6:	4b1a      	ldr	r3, [pc, #104]	; (82a40 <main+0xb4>)
   829d8:	4798      	blx	r3
		
		if (stm.ibit.heartbeat)
   829da:	4b1a      	ldr	r3, [pc, #104]	; (82a44 <main+0xb8>)
   829dc:	781b      	ldrb	r3, [r3, #0]
   829de:	f003 0301 	and.w	r3, r3, #1
   829e2:	b2db      	uxtb	r3, r3
   829e4:	2b00      	cmp	r3, #0
   829e6:	d004      	beq.n	829f2 <main+0x66>
		{
			ioport_set_pin_level(LED_M2, 1);
   829e8:	2101      	movs	r1, #1
   829ea:	2068      	movs	r0, #104	; 0x68
   829ec:	4b16      	ldr	r3, [pc, #88]	; (82a48 <main+0xbc>)
   829ee:	4798      	blx	r3
   829f0:	e003      	b.n	829fa <main+0x6e>
		}
		else
		{
			ioport_set_pin_level(LED_M2, 0);
   829f2:	2100      	movs	r1, #0
   829f4:	2068      	movs	r0, #104	; 0x68
   829f6:	4b14      	ldr	r3, [pc, #80]	; (82a48 <main+0xbc>)
   829f8:	4798      	blx	r3
		}
		
		act_event = button_events();
   829fa:	4b14      	ldr	r3, [pc, #80]	; (82a4c <main+0xc0>)
   829fc:	4798      	blx	r3
   829fe:	4603      	mov	r3, r0
   82a00:	71fb      	strb	r3, [r7, #7]
		
		menu(act_event);
   82a02:	79fb      	ldrb	r3, [r7, #7]
   82a04:	4618      	mov	r0, r3
   82a06:	4b12      	ldr	r3, [pc, #72]	; (82a50 <main+0xc4>)
   82a08:	4798      	blx	r3
		update_comm();
   82a0a:	e7e2      	b.n	829d2 <main+0x46>
   82a0c:	00081c19 	.word	0x00081c19
   82a10:	000823dd 	.word	0x000823dd
   82a14:	000828c1 	.word	0x000828c1
   82a18:	10624dd3 	.word	0x10624dd3
   82a1c:	000827e9 	.word	0x000827e9
   82a20:	00080539 	.word	0x00080539
   82a24:	00080e01 	.word	0x00080e01
   82a28:	00080b2d 	.word	0x00080b2d
   82a2c:	20070b98 	.word	0x20070b98
   82a30:	00080bad 	.word	0x00080bad
   82a34:	00082a55 	.word	0x00082a55
   82a38:	00080be1 	.word	0x00080be1
   82a3c:	00081839 	.word	0x00081839
   82a40:	00081881 	.word	0x00081881
   82a44:	20070bd8 	.word	0x20070bd8
   82a48:	000828d5 	.word	0x000828d5
   82a4c:	00081485 	.word	0x00081485
   82a50:	00080e85 	.word	0x00080e85

00082a54 <noOS_bootup_sequence>:
	}
}

void noOS_bootup_sequence(void)
{
   82a54:	b580      	push	{r7, lr}
   82a56:	b082      	sub	sp, #8
   82a58:	af00      	add	r7, sp, #0
	while (ioport_get_pin_level(PB_MID))
   82a5a:	e072      	b.n	82b42 <noOS_bootup_sequence+0xee>
	{
		if (getTicks() >= (ticks_blink_update + 800))
   82a5c:	4b59      	ldr	r3, [pc, #356]	; (82bc4 <noOS_bootup_sequence+0x170>)
   82a5e:	4798      	blx	r3
   82a60:	4602      	mov	r2, r0
   82a62:	4b59      	ldr	r3, [pc, #356]	; (82bc8 <noOS_bootup_sequence+0x174>)
   82a64:	681b      	ldr	r3, [r3, #0]
   82a66:	f503 7348 	add.w	r3, r3, #800	; 0x320
   82a6a:	429a      	cmp	r2, r3
   82a6c:	d31a      	bcc.n	82aa4 <noOS_bootup_sequence+0x50>
		{
			ticks_blink_update = getTicks();
   82a6e:	4b55      	ldr	r3, [pc, #340]	; (82bc4 <noOS_bootup_sequence+0x170>)
   82a70:	4798      	blx	r3
   82a72:	4602      	mov	r2, r0
   82a74:	4b54      	ldr	r3, [pc, #336]	; (82bc8 <noOS_bootup_sequence+0x174>)
   82a76:	601a      	str	r2, [r3, #0]
			
			if (blink_level)
   82a78:	4b54      	ldr	r3, [pc, #336]	; (82bcc <noOS_bootup_sequence+0x178>)
   82a7a:	781b      	ldrb	r3, [r3, #0]
   82a7c:	2b00      	cmp	r3, #0
   82a7e:	d003      	beq.n	82a88 <noOS_bootup_sequence+0x34>
			{
				blink_level = 0;
   82a80:	4b52      	ldr	r3, [pc, #328]	; (82bcc <noOS_bootup_sequence+0x178>)
   82a82:	2200      	movs	r2, #0
   82a84:	701a      	strb	r2, [r3, #0]
   82a86:	e002      	b.n	82a8e <noOS_bootup_sequence+0x3a>
			}
			else
			{
				blink_level = 1;
   82a88:	4b50      	ldr	r3, [pc, #320]	; (82bcc <noOS_bootup_sequence+0x178>)
   82a8a:	2201      	movs	r2, #1
   82a8c:	701a      	strb	r2, [r3, #0]
			}
			
			ioport_set_pin_level(LED_BAT, blink_level);
   82a8e:	4b4f      	ldr	r3, [pc, #316]	; (82bcc <noOS_bootup_sequence+0x178>)
   82a90:	781b      	ldrb	r3, [r3, #0]
   82a92:	2b00      	cmp	r3, #0
   82a94:	bf14      	ite	ne
   82a96:	2301      	movne	r3, #1
   82a98:	2300      	moveq	r3, #0
   82a9a:	b2db      	uxtb	r3, r3
   82a9c:	4619      	mov	r1, r3
   82a9e:	2066      	movs	r0, #102	; 0x66
   82aa0:	4b4b      	ldr	r3, [pc, #300]	; (82bd0 <noOS_bootup_sequence+0x17c>)
   82aa2:	4798      	blx	r3
		}
		
		if (getTicks() >= (ticks_dot_update + 500))
   82aa4:	4b47      	ldr	r3, [pc, #284]	; (82bc4 <noOS_bootup_sequence+0x170>)
   82aa6:	4798      	blx	r3
   82aa8:	4602      	mov	r2, r0
   82aaa:	4b4a      	ldr	r3, [pc, #296]	; (82bd4 <noOS_bootup_sequence+0x180>)
   82aac:	681b      	ldr	r3, [r3, #0]
   82aae:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
   82ab2:	429a      	cmp	r2, r3
   82ab4:	d315      	bcc.n	82ae2 <noOS_bootup_sequence+0x8e>
		{
			ticks_dot_update = getTicks();
   82ab6:	4b43      	ldr	r3, [pc, #268]	; (82bc4 <noOS_bootup_sequence+0x170>)
   82ab8:	4798      	blx	r3
   82aba:	4602      	mov	r2, r0
   82abc:	4b45      	ldr	r3, [pc, #276]	; (82bd4 <noOS_bootup_sequence+0x180>)
   82abe:	601a      	str	r2, [r3, #0]
			
			if (dots < 3)
   82ac0:	4b45      	ldr	r3, [pc, #276]	; (82bd8 <noOS_bootup_sequence+0x184>)
   82ac2:	781b      	ldrb	r3, [r3, #0]
   82ac4:	2b02      	cmp	r3, #2
   82ac6:	d806      	bhi.n	82ad6 <noOS_bootup_sequence+0x82>
			{
				dots++;
   82ac8:	4b43      	ldr	r3, [pc, #268]	; (82bd8 <noOS_bootup_sequence+0x184>)
   82aca:	781b      	ldrb	r3, [r3, #0]
   82acc:	3301      	adds	r3, #1
   82ace:	b2da      	uxtb	r2, r3
   82ad0:	4b41      	ldr	r3, [pc, #260]	; (82bd8 <noOS_bootup_sequence+0x184>)
   82ad2:	701a      	strb	r2, [r3, #0]
   82ad4:	e002      	b.n	82adc <noOS_bootup_sequence+0x88>
			}
			else
			{
				dots = 0;
   82ad6:	4b40      	ldr	r3, [pc, #256]	; (82bd8 <noOS_bootup_sequence+0x184>)
   82ad8:	2200      	movs	r2, #0
   82ada:	701a      	strb	r2, [r3, #0]
			}
			
			update_dots = 1;
   82adc:	4b3f      	ldr	r3, [pc, #252]	; (82bdc <noOS_bootup_sequence+0x188>)
   82ade:	2201      	movs	r2, #1
   82ae0:	701a      	strb	r2, [r3, #0]
		}
		
		if (update_dots)
   82ae2:	4b3e      	ldr	r3, [pc, #248]	; (82bdc <noOS_bootup_sequence+0x188>)
   82ae4:	781b      	ldrb	r3, [r3, #0]
   82ae6:	2b00      	cmp	r3, #0
   82ae8:	d02b      	beq.n	82b42 <noOS_bootup_sequence+0xee>
		{
			update_dots = 0;
   82aea:	4b3c      	ldr	r3, [pc, #240]	; (82bdc <noOS_bootup_sequence+0x188>)
   82aec:	2200      	movs	r2, #0
   82aee:	701a      	strb	r2, [r3, #0]
			
			switch (dots)
   82af0:	4b39      	ldr	r3, [pc, #228]	; (82bd8 <noOS_bootup_sequence+0x184>)
   82af2:	781b      	ldrb	r3, [r3, #0]
   82af4:	2b03      	cmp	r3, #3
   82af6:	d823      	bhi.n	82b40 <noOS_bootup_sequence+0xec>
   82af8:	a201      	add	r2, pc, #4	; (adr r2, 82b00 <noOS_bootup_sequence+0xac>)
   82afa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   82afe:	bf00      	nop
   82b00:	00082b11 	.word	0x00082b11
   82b04:	00082b1d 	.word	0x00082b1d
   82b08:	00082b29 	.word	0x00082b29
   82b0c:	00082b35 	.word	0x00082b35
			{
				case 0:
				print_s(2, 2, "booting noOS   ");
   82b10:	4a33      	ldr	r2, [pc, #204]	; (82be0 <noOS_bootup_sequence+0x18c>)
   82b12:	2102      	movs	r1, #2
   82b14:	2002      	movs	r0, #2
   82b16:	4b33      	ldr	r3, [pc, #204]	; (82be4 <noOS_bootup_sequence+0x190>)
   82b18:	4798      	blx	r3
				break;
   82b1a:	e012      	b.n	82b42 <noOS_bootup_sequence+0xee>
				case 1:
				print_s(2, 14, ".");
   82b1c:	4a32      	ldr	r2, [pc, #200]	; (82be8 <noOS_bootup_sequence+0x194>)
   82b1e:	210e      	movs	r1, #14
   82b20:	2002      	movs	r0, #2
   82b22:	4b30      	ldr	r3, [pc, #192]	; (82be4 <noOS_bootup_sequence+0x190>)
   82b24:	4798      	blx	r3
				break;
   82b26:	e00c      	b.n	82b42 <noOS_bootup_sequence+0xee>
				case 2:
				print_s(2, 15, ".");
   82b28:	4a2f      	ldr	r2, [pc, #188]	; (82be8 <noOS_bootup_sequence+0x194>)
   82b2a:	210f      	movs	r1, #15
   82b2c:	2002      	movs	r0, #2
   82b2e:	4b2d      	ldr	r3, [pc, #180]	; (82be4 <noOS_bootup_sequence+0x190>)
   82b30:	4798      	blx	r3
				break;
   82b32:	e006      	b.n	82b42 <noOS_bootup_sequence+0xee>
				case 3:
				print_s(2, 16, ".");
   82b34:	4a2c      	ldr	r2, [pc, #176]	; (82be8 <noOS_bootup_sequence+0x194>)
   82b36:	2110      	movs	r1, #16
   82b38:	2002      	movs	r0, #2
   82b3a:	4b2a      	ldr	r3, [pc, #168]	; (82be4 <noOS_bootup_sequence+0x190>)
   82b3c:	4798      	blx	r3
				break;
   82b3e:	e000      	b.n	82b42 <noOS_bootup_sequence+0xee>
				default:
				break;
   82b40:	bf00      	nop
	while (ioport_get_pin_level(PB_MID))
   82b42:	2062      	movs	r0, #98	; 0x62
   82b44:	4b29      	ldr	r3, [pc, #164]	; (82bec <noOS_bootup_sequence+0x198>)
   82b46:	4798      	blx	r3
   82b48:	4603      	mov	r3, r0
   82b4a:	2b00      	cmp	r3, #0
   82b4c:	d186      	bne.n	82a5c <noOS_bootup_sequence+0x8>
			}
		}
	}
	
	for(int i = 0; i< 3; i++)
   82b4e:	2300      	movs	r3, #0
   82b50:	607b      	str	r3, [r7, #4]
   82b52:	e030      	b.n	82bb6 <noOS_bootup_sequence+0x162>
	{
		ioport_set_pin_level(LED_ONBOARD, 1);
   82b54:	2101      	movs	r1, #1
   82b56:	206a      	movs	r0, #106	; 0x6a
   82b58:	4b1d      	ldr	r3, [pc, #116]	; (82bd0 <noOS_bootup_sequence+0x17c>)
   82b5a:	4798      	blx	r3
		ioport_set_pin_level(LED_BAT, 1);
   82b5c:	2101      	movs	r1, #1
   82b5e:	2066      	movs	r0, #102	; 0x66
   82b60:	4b1b      	ldr	r3, [pc, #108]	; (82bd0 <noOS_bootup_sequence+0x17c>)
   82b62:	4798      	blx	r3
		ioport_set_pin_level(LED_M1, 1);
   82b64:	2101      	movs	r1, #1
   82b66:	2067      	movs	r0, #103	; 0x67
   82b68:	4b19      	ldr	r3, [pc, #100]	; (82bd0 <noOS_bootup_sequence+0x17c>)
   82b6a:	4798      	blx	r3
		ioport_set_pin_level(LED_M2, 1);
   82b6c:	2101      	movs	r1, #1
   82b6e:	2068      	movs	r0, #104	; 0x68
   82b70:	4b17      	ldr	r3, [pc, #92]	; (82bd0 <noOS_bootup_sequence+0x17c>)
   82b72:	4798      	blx	r3
		ioport_set_pin_level(LED_M3, 1);
   82b74:	2101      	movs	r1, #1
   82b76:	2069      	movs	r0, #105	; 0x69
   82b78:	4b15      	ldr	r3, [pc, #84]	; (82bd0 <noOS_bootup_sequence+0x17c>)
   82b7a:	4798      	blx	r3
		mdelay(100);
   82b7c:	2064      	movs	r0, #100	; 0x64
   82b7e:	4b1c      	ldr	r3, [pc, #112]	; (82bf0 <noOS_bootup_sequence+0x19c>)
   82b80:	4798      	blx	r3
		ioport_set_pin_level(LED_ONBOARD, 0);
   82b82:	2100      	movs	r1, #0
   82b84:	206a      	movs	r0, #106	; 0x6a
   82b86:	4b12      	ldr	r3, [pc, #72]	; (82bd0 <noOS_bootup_sequence+0x17c>)
   82b88:	4798      	blx	r3
		ioport_set_pin_level(LED_BAT, 0);
   82b8a:	2100      	movs	r1, #0
   82b8c:	2066      	movs	r0, #102	; 0x66
   82b8e:	4b10      	ldr	r3, [pc, #64]	; (82bd0 <noOS_bootup_sequence+0x17c>)
   82b90:	4798      	blx	r3
		ioport_set_pin_level(LED_M1, 0);
   82b92:	2100      	movs	r1, #0
   82b94:	2067      	movs	r0, #103	; 0x67
   82b96:	4b0e      	ldr	r3, [pc, #56]	; (82bd0 <noOS_bootup_sequence+0x17c>)
   82b98:	4798      	blx	r3
		ioport_set_pin_level(LED_M2, 0);
   82b9a:	2100      	movs	r1, #0
   82b9c:	2068      	movs	r0, #104	; 0x68
   82b9e:	4b0c      	ldr	r3, [pc, #48]	; (82bd0 <noOS_bootup_sequence+0x17c>)
   82ba0:	4798      	blx	r3
		ioport_set_pin_level(LED_M3, 0);
   82ba2:	2100      	movs	r1, #0
   82ba4:	2069      	movs	r0, #105	; 0x69
   82ba6:	4b0a      	ldr	r3, [pc, #40]	; (82bd0 <noOS_bootup_sequence+0x17c>)
   82ba8:	4798      	blx	r3
		mdelay(100);
   82baa:	2064      	movs	r0, #100	; 0x64
   82bac:	4b10      	ldr	r3, [pc, #64]	; (82bf0 <noOS_bootup_sequence+0x19c>)
   82bae:	4798      	blx	r3
	for(int i = 0; i< 3; i++)
   82bb0:	687b      	ldr	r3, [r7, #4]
   82bb2:	3301      	adds	r3, #1
   82bb4:	607b      	str	r3, [r7, #4]
   82bb6:	687b      	ldr	r3, [r7, #4]
   82bb8:	2b02      	cmp	r3, #2
   82bba:	ddcb      	ble.n	82b54 <noOS_bootup_sequence+0x100>
	}
}
   82bbc:	bf00      	nop
   82bbe:	3708      	adds	r7, #8
   82bc0:	46bd      	mov	sp, r7
   82bc2:	bd80      	pop	{r7, pc}
   82bc4:	000817f9 	.word	0x000817f9
   82bc8:	20070c14 	.word	0x20070c14
   82bcc:	20070c10 	.word	0x20070c10
   82bd0:	000828d5 	.word	0x000828d5
   82bd4:	20070c18 	.word	0x20070c18
   82bd8:	20070b99 	.word	0x20070b99
   82bdc:	2007019c 	.word	0x2007019c
   82be0:	00087598 	.word	0x00087598
   82be4:	00080c01 	.word	0x00080c01
   82be8:	000875a8 	.word	0x000875a8
   82bec:	0008293f 	.word	0x0008293f
   82bf0:	0008180d 	.word	0x0008180d

00082bf4 <__libc_init_array>:
   82bf4:	b570      	push	{r4, r5, r6, lr}
   82bf6:	4e0f      	ldr	r6, [pc, #60]	; (82c34 <__libc_init_array+0x40>)
   82bf8:	4d0f      	ldr	r5, [pc, #60]	; (82c38 <__libc_init_array+0x44>)
   82bfa:	1b76      	subs	r6, r6, r5
   82bfc:	10b6      	asrs	r6, r6, #2
   82bfe:	bf18      	it	ne
   82c00:	2400      	movne	r4, #0
   82c02:	d005      	beq.n	82c10 <__libc_init_array+0x1c>
   82c04:	3401      	adds	r4, #1
   82c06:	f855 3b04 	ldr.w	r3, [r5], #4
   82c0a:	4798      	blx	r3
   82c0c:	42a6      	cmp	r6, r4
   82c0e:	d1f9      	bne.n	82c04 <__libc_init_array+0x10>
   82c10:	4e0a      	ldr	r6, [pc, #40]	; (82c3c <__libc_init_array+0x48>)
   82c12:	4d0b      	ldr	r5, [pc, #44]	; (82c40 <__libc_init_array+0x4c>)
   82c14:	f004 fe10 	bl	87838 <_init>
   82c18:	1b76      	subs	r6, r6, r5
   82c1a:	10b6      	asrs	r6, r6, #2
   82c1c:	bf18      	it	ne
   82c1e:	2400      	movne	r4, #0
   82c20:	d006      	beq.n	82c30 <__libc_init_array+0x3c>
   82c22:	3401      	adds	r4, #1
   82c24:	f855 3b04 	ldr.w	r3, [r5], #4
   82c28:	4798      	blx	r3
   82c2a:	42a6      	cmp	r6, r4
   82c2c:	d1f9      	bne.n	82c22 <__libc_init_array+0x2e>
   82c2e:	bd70      	pop	{r4, r5, r6, pc}
   82c30:	bd70      	pop	{r4, r5, r6, pc}
   82c32:	bf00      	nop
   82c34:	00087844 	.word	0x00087844
   82c38:	00087844 	.word	0x00087844
   82c3c:	0008784c 	.word	0x0008784c
   82c40:	00087844 	.word	0x00087844

00082c44 <memset>:
   82c44:	b470      	push	{r4, r5, r6}
   82c46:	0786      	lsls	r6, r0, #30
   82c48:	d046      	beq.n	82cd8 <memset+0x94>
   82c4a:	1e54      	subs	r4, r2, #1
   82c4c:	2a00      	cmp	r2, #0
   82c4e:	d041      	beq.n	82cd4 <memset+0x90>
   82c50:	b2ca      	uxtb	r2, r1
   82c52:	4603      	mov	r3, r0
   82c54:	e002      	b.n	82c5c <memset+0x18>
   82c56:	f114 34ff 	adds.w	r4, r4, #4294967295
   82c5a:	d33b      	bcc.n	82cd4 <memset+0x90>
   82c5c:	f803 2b01 	strb.w	r2, [r3], #1
   82c60:	079d      	lsls	r5, r3, #30
   82c62:	d1f8      	bne.n	82c56 <memset+0x12>
   82c64:	2c03      	cmp	r4, #3
   82c66:	d92e      	bls.n	82cc6 <memset+0x82>
   82c68:	b2cd      	uxtb	r5, r1
   82c6a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   82c6e:	2c0f      	cmp	r4, #15
   82c70:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   82c74:	d919      	bls.n	82caa <memset+0x66>
   82c76:	4626      	mov	r6, r4
   82c78:	f103 0210 	add.w	r2, r3, #16
   82c7c:	3e10      	subs	r6, #16
   82c7e:	2e0f      	cmp	r6, #15
   82c80:	f842 5c10 	str.w	r5, [r2, #-16]
   82c84:	f842 5c0c 	str.w	r5, [r2, #-12]
   82c88:	f842 5c08 	str.w	r5, [r2, #-8]
   82c8c:	f842 5c04 	str.w	r5, [r2, #-4]
   82c90:	f102 0210 	add.w	r2, r2, #16
   82c94:	d8f2      	bhi.n	82c7c <memset+0x38>
   82c96:	f1a4 0210 	sub.w	r2, r4, #16
   82c9a:	f022 020f 	bic.w	r2, r2, #15
   82c9e:	f004 040f 	and.w	r4, r4, #15
   82ca2:	3210      	adds	r2, #16
   82ca4:	2c03      	cmp	r4, #3
   82ca6:	4413      	add	r3, r2
   82ca8:	d90d      	bls.n	82cc6 <memset+0x82>
   82caa:	461e      	mov	r6, r3
   82cac:	4622      	mov	r2, r4
   82cae:	3a04      	subs	r2, #4
   82cb0:	2a03      	cmp	r2, #3
   82cb2:	f846 5b04 	str.w	r5, [r6], #4
   82cb6:	d8fa      	bhi.n	82cae <memset+0x6a>
   82cb8:	1f22      	subs	r2, r4, #4
   82cba:	f022 0203 	bic.w	r2, r2, #3
   82cbe:	3204      	adds	r2, #4
   82cc0:	4413      	add	r3, r2
   82cc2:	f004 0403 	and.w	r4, r4, #3
   82cc6:	b12c      	cbz	r4, 82cd4 <memset+0x90>
   82cc8:	b2c9      	uxtb	r1, r1
   82cca:	441c      	add	r4, r3
   82ccc:	f803 1b01 	strb.w	r1, [r3], #1
   82cd0:	429c      	cmp	r4, r3
   82cd2:	d1fb      	bne.n	82ccc <memset+0x88>
   82cd4:	bc70      	pop	{r4, r5, r6}
   82cd6:	4770      	bx	lr
   82cd8:	4614      	mov	r4, r2
   82cda:	4603      	mov	r3, r0
   82cdc:	e7c2      	b.n	82c64 <memset+0x20>
   82cde:	bf00      	nop

00082ce0 <sprintf>:
   82ce0:	b40e      	push	{r1, r2, r3}
   82ce2:	4601      	mov	r1, r0
   82ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
   82ce6:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
   82cea:	f44f 7702 	mov.w	r7, #520	; 0x208
   82cee:	f64f 76ff 	movw	r6, #65535	; 0xffff
   82cf2:	b09c      	sub	sp, #112	; 0x70
   82cf4:	ac21      	add	r4, sp, #132	; 0x84
   82cf6:	f854 2b04 	ldr.w	r2, [r4], #4
   82cfa:	4b0b      	ldr	r3, [pc, #44]	; (82d28 <sprintf+0x48>)
   82cfc:	9102      	str	r1, [sp, #8]
   82cfe:	9106      	str	r1, [sp, #24]
   82d00:	6818      	ldr	r0, [r3, #0]
   82d02:	a902      	add	r1, sp, #8
   82d04:	4623      	mov	r3, r4
   82d06:	9401      	str	r4, [sp, #4]
   82d08:	f8ad 7014 	strh.w	r7, [sp, #20]
   82d0c:	9504      	str	r5, [sp, #16]
   82d0e:	9507      	str	r5, [sp, #28]
   82d10:	f8ad 6016 	strh.w	r6, [sp, #22]
   82d14:	f000 f838 	bl	82d88 <_svfprintf_r>
   82d18:	2200      	movs	r2, #0
   82d1a:	9b02      	ldr	r3, [sp, #8]
   82d1c:	701a      	strb	r2, [r3, #0]
   82d1e:	b01c      	add	sp, #112	; 0x70
   82d20:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   82d24:	b003      	add	sp, #12
   82d26:	4770      	bx	lr
   82d28:	200701a0 	.word	0x200701a0

00082d2c <strlen>:
   82d2c:	f020 0103 	bic.w	r1, r0, #3
   82d30:	f010 0003 	ands.w	r0, r0, #3
   82d34:	f1c0 0000 	rsb	r0, r0, #0
   82d38:	f851 3b04 	ldr.w	r3, [r1], #4
   82d3c:	f100 0c04 	add.w	ip, r0, #4
   82d40:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   82d44:	f06f 0200 	mvn.w	r2, #0
   82d48:	bf1c      	itt	ne
   82d4a:	fa22 f20c 	lsrne.w	r2, r2, ip
   82d4e:	4313      	orrne	r3, r2
   82d50:	f04f 0c01 	mov.w	ip, #1
   82d54:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   82d58:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   82d5c:	eba3 020c 	sub.w	r2, r3, ip
   82d60:	ea22 0203 	bic.w	r2, r2, r3
   82d64:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   82d68:	bf04      	itt	eq
   82d6a:	f851 3b04 	ldreq.w	r3, [r1], #4
   82d6e:	3004      	addeq	r0, #4
   82d70:	d0f4      	beq.n	82d5c <strlen+0x30>
   82d72:	f1c2 0100 	rsb	r1, r2, #0
   82d76:	ea02 0201 	and.w	r2, r2, r1
   82d7a:	fab2 f282 	clz	r2, r2
   82d7e:	f1c2 021f 	rsb	r2, r2, #31
   82d82:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   82d86:	4770      	bx	lr

00082d88 <_svfprintf_r>:
   82d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82d8c:	b0c3      	sub	sp, #268	; 0x10c
   82d8e:	460c      	mov	r4, r1
   82d90:	910b      	str	r1, [sp, #44]	; 0x2c
   82d92:	4692      	mov	sl, r2
   82d94:	930f      	str	r3, [sp, #60]	; 0x3c
   82d96:	900c      	str	r0, [sp, #48]	; 0x30
   82d98:	f002 fa56 	bl	85248 <_localeconv_r>
   82d9c:	6803      	ldr	r3, [r0, #0]
   82d9e:	4618      	mov	r0, r3
   82da0:	931a      	str	r3, [sp, #104]	; 0x68
   82da2:	f7ff ffc3 	bl	82d2c <strlen>
   82da6:	89a3      	ldrh	r3, [r4, #12]
   82da8:	9019      	str	r0, [sp, #100]	; 0x64
   82daa:	0619      	lsls	r1, r3, #24
   82dac:	d503      	bpl.n	82db6 <_svfprintf_r+0x2e>
   82dae:	6923      	ldr	r3, [r4, #16]
   82db0:	2b00      	cmp	r3, #0
   82db2:	f001 8035 	beq.w	83e20 <_svfprintf_r+0x1098>
   82db6:	2300      	movs	r3, #0
   82db8:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
   82dbc:	46c8      	mov	r8, r9
   82dbe:	9315      	str	r3, [sp, #84]	; 0x54
   82dc0:	9313      	str	r3, [sp, #76]	; 0x4c
   82dc2:	9314      	str	r3, [sp, #80]	; 0x50
   82dc4:	9318      	str	r3, [sp, #96]	; 0x60
   82dc6:	931b      	str	r3, [sp, #108]	; 0x6c
   82dc8:	9309      	str	r3, [sp, #36]	; 0x24
   82dca:	9316      	str	r3, [sp, #88]	; 0x58
   82dcc:	9317      	str	r3, [sp, #92]	; 0x5c
   82dce:	9327      	str	r3, [sp, #156]	; 0x9c
   82dd0:	9326      	str	r3, [sp, #152]	; 0x98
   82dd2:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
   82dd6:	f89a 3000 	ldrb.w	r3, [sl]
   82dda:	4654      	mov	r4, sl
   82ddc:	b1eb      	cbz	r3, 82e1a <_svfprintf_r+0x92>
   82dde:	2b25      	cmp	r3, #37	; 0x25
   82de0:	d102      	bne.n	82de8 <_svfprintf_r+0x60>
   82de2:	e01a      	b.n	82e1a <_svfprintf_r+0x92>
   82de4:	2b25      	cmp	r3, #37	; 0x25
   82de6:	d003      	beq.n	82df0 <_svfprintf_r+0x68>
   82de8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   82dec:	2b00      	cmp	r3, #0
   82dee:	d1f9      	bne.n	82de4 <_svfprintf_r+0x5c>
   82df0:	eba4 050a 	sub.w	r5, r4, sl
   82df4:	b18d      	cbz	r5, 82e1a <_svfprintf_r+0x92>
   82df6:	9b26      	ldr	r3, [sp, #152]	; 0x98
   82df8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   82dfa:	3301      	adds	r3, #1
   82dfc:	442a      	add	r2, r5
   82dfe:	2b07      	cmp	r3, #7
   82e00:	f8c8 a000 	str.w	sl, [r8]
   82e04:	f8c8 5004 	str.w	r5, [r8, #4]
   82e08:	9227      	str	r2, [sp, #156]	; 0x9c
   82e0a:	9326      	str	r3, [sp, #152]	; 0x98
   82e0c:	f300 808a 	bgt.w	82f24 <_svfprintf_r+0x19c>
   82e10:	f108 0808 	add.w	r8, r8, #8
   82e14:	9b09      	ldr	r3, [sp, #36]	; 0x24
   82e16:	442b      	add	r3, r5
   82e18:	9309      	str	r3, [sp, #36]	; 0x24
   82e1a:	7823      	ldrb	r3, [r4, #0]
   82e1c:	2b00      	cmp	r3, #0
   82e1e:	f000 8089 	beq.w	82f34 <_svfprintf_r+0x1ac>
   82e22:	2300      	movs	r3, #0
   82e24:	f04f 30ff 	mov.w	r0, #4294967295
   82e28:	461a      	mov	r2, r3
   82e2a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   82e2e:	4619      	mov	r1, r3
   82e30:	930d      	str	r3, [sp, #52]	; 0x34
   82e32:	469b      	mov	fp, r3
   82e34:	7863      	ldrb	r3, [r4, #1]
   82e36:	f104 0a01 	add.w	sl, r4, #1
   82e3a:	900a      	str	r0, [sp, #40]	; 0x28
   82e3c:	f10a 0a01 	add.w	sl, sl, #1
   82e40:	f1a3 0020 	sub.w	r0, r3, #32
   82e44:	2858      	cmp	r0, #88	; 0x58
   82e46:	f200 83b7 	bhi.w	835b8 <_svfprintf_r+0x830>
   82e4a:	e8df f010 	tbh	[pc, r0, lsl #1]
   82e4e:	034c      	.short	0x034c
   82e50:	03b503b5 	.word	0x03b503b5
   82e54:	03b50354 	.word	0x03b50354
   82e58:	03b503b5 	.word	0x03b503b5
   82e5c:	03b503b5 	.word	0x03b503b5
   82e60:	005903b5 	.word	0x005903b5
   82e64:	03b50359 	.word	0x03b50359
   82e68:	02140066 	.word	0x02140066
   82e6c:	022f03b5 	.word	0x022f03b5
   82e70:	03a503a5 	.word	0x03a503a5
   82e74:	03a503a5 	.word	0x03a503a5
   82e78:	03a503a5 	.word	0x03a503a5
   82e7c:	03a503a5 	.word	0x03a503a5
   82e80:	03b503a5 	.word	0x03b503a5
   82e84:	03b503b5 	.word	0x03b503b5
   82e88:	03b503b5 	.word	0x03b503b5
   82e8c:	03b503b5 	.word	0x03b503b5
   82e90:	03b503b5 	.word	0x03b503b5
   82e94:	028b03b5 	.word	0x028b03b5
   82e98:	03b502d3 	.word	0x03b502d3
   82e9c:	03b502d3 	.word	0x03b502d3
   82ea0:	03b503b5 	.word	0x03b503b5
   82ea4:	031b03b5 	.word	0x031b03b5
   82ea8:	03b503b5 	.word	0x03b503b5
   82eac:	03b50320 	.word	0x03b50320
   82eb0:	03b503b5 	.word	0x03b503b5
   82eb4:	03b503b5 	.word	0x03b503b5
   82eb8:	03b50234 	.word	0x03b50234
   82ebc:	024b03b5 	.word	0x024b03b5
   82ec0:	03b503b5 	.word	0x03b503b5
   82ec4:	03b503b5 	.word	0x03b503b5
   82ec8:	03b503b5 	.word	0x03b503b5
   82ecc:	03b503b5 	.word	0x03b503b5
   82ed0:	03b503b5 	.word	0x03b503b5
   82ed4:	039e0276 	.word	0x039e0276
   82ed8:	02d302d3 	.word	0x02d302d3
   82edc:	036302d3 	.word	0x036302d3
   82ee0:	03b5039e 	.word	0x03b5039e
   82ee4:	036803b5 	.word	0x036803b5
   82ee8:	037503b5 	.word	0x037503b5
   82eec:	038c01dd 	.word	0x038c01dd
   82ef0:	03b5035e 	.word	0x03b5035e
   82ef4:	03b501f2 	.word	0x03b501f2
   82ef8:	03b50087 	.word	0x03b50087
   82efc:	033203b5 	.word	0x033203b5
   82f00:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   82f02:	6823      	ldr	r3, [r4, #0]
   82f04:	4618      	mov	r0, r3
   82f06:	930d      	str	r3, [sp, #52]	; 0x34
   82f08:	4623      	mov	r3, r4
   82f0a:	2800      	cmp	r0, #0
   82f0c:	f103 0304 	add.w	r3, r3, #4
   82f10:	930f      	str	r3, [sp, #60]	; 0x3c
   82f12:	da04      	bge.n	82f1e <_svfprintf_r+0x196>
   82f14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   82f16:	425b      	negs	r3, r3
   82f18:	930d      	str	r3, [sp, #52]	; 0x34
   82f1a:	f04b 0b04 	orr.w	fp, fp, #4
   82f1e:	f89a 3000 	ldrb.w	r3, [sl]
   82f22:	e78b      	b.n	82e3c <_svfprintf_r+0xb4>
   82f24:	aa25      	add	r2, sp, #148	; 0x94
   82f26:	990b      	ldr	r1, [sp, #44]	; 0x2c
   82f28:	980c      	ldr	r0, [sp, #48]	; 0x30
   82f2a:	f003 f817 	bl	85f5c <__ssprint_r>
   82f2e:	b940      	cbnz	r0, 82f42 <_svfprintf_r+0x1ba>
   82f30:	46c8      	mov	r8, r9
   82f32:	e76f      	b.n	82e14 <_svfprintf_r+0x8c>
   82f34:	9b27      	ldr	r3, [sp, #156]	; 0x9c
   82f36:	b123      	cbz	r3, 82f42 <_svfprintf_r+0x1ba>
   82f38:	980c      	ldr	r0, [sp, #48]	; 0x30
   82f3a:	aa25      	add	r2, sp, #148	; 0x94
   82f3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   82f3e:	f003 f80d 	bl	85f5c <__ssprint_r>
   82f42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   82f44:	899b      	ldrh	r3, [r3, #12]
   82f46:	f013 0f40 	tst.w	r3, #64	; 0x40
   82f4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   82f4c:	bf18      	it	ne
   82f4e:	f04f 33ff 	movne.w	r3, #4294967295
   82f52:	9309      	str	r3, [sp, #36]	; 0x24
   82f54:	9809      	ldr	r0, [sp, #36]	; 0x24
   82f56:	b043      	add	sp, #268	; 0x10c
   82f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82f5c:	f01b 0f20 	tst.w	fp, #32
   82f60:	9311      	str	r3, [sp, #68]	; 0x44
   82f62:	f040 81af 	bne.w	832c4 <_svfprintf_r+0x53c>
   82f66:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   82f68:	f01b 0f10 	tst.w	fp, #16
   82f6c:	4613      	mov	r3, r2
   82f6e:	f040 859a 	bne.w	83aa6 <_svfprintf_r+0xd1e>
   82f72:	f01b 0f40 	tst.w	fp, #64	; 0x40
   82f76:	f000 8596 	beq.w	83aa6 <_svfprintf_r+0xd1e>
   82f7a:	2500      	movs	r5, #0
   82f7c:	2301      	movs	r3, #1
   82f7e:	8814      	ldrh	r4, [r2, #0]
   82f80:	3204      	adds	r2, #4
   82f82:	920f      	str	r2, [sp, #60]	; 0x3c
   82f84:	2200      	movs	r2, #0
   82f86:	4617      	mov	r7, r2
   82f88:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
   82f8c:	990a      	ldr	r1, [sp, #40]	; 0x28
   82f8e:	1c4a      	adds	r2, r1, #1
   82f90:	f000 8210 	beq.w	833b4 <_svfprintf_r+0x62c>
   82f94:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
   82f98:	9207      	str	r2, [sp, #28]
   82f9a:	ea54 0205 	orrs.w	r2, r4, r5
   82f9e:	f040 820f 	bne.w	833c0 <_svfprintf_r+0x638>
   82fa2:	2900      	cmp	r1, #0
   82fa4:	f040 8431 	bne.w	8380a <_svfprintf_r+0xa82>
   82fa8:	2b00      	cmp	r3, #0
   82faa:	f040 8539 	bne.w	83a20 <_svfprintf_r+0xc98>
   82fae:	f01b 0301 	ands.w	r3, fp, #1
   82fb2:	930e      	str	r3, [sp, #56]	; 0x38
   82fb4:	f000 8662 	beq.w	83c7c <_svfprintf_r+0xef4>
   82fb8:	2330      	movs	r3, #48	; 0x30
   82fba:	ae42      	add	r6, sp, #264	; 0x108
   82fbc:	f806 3d41 	strb.w	r3, [r6, #-65]!
   82fc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   82fc2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   82fc4:	4293      	cmp	r3, r2
   82fc6:	bfb8      	it	lt
   82fc8:	4613      	movlt	r3, r2
   82fca:	9308      	str	r3, [sp, #32]
   82fcc:	2300      	movs	r3, #0
   82fce:	9312      	str	r3, [sp, #72]	; 0x48
   82fd0:	b117      	cbz	r7, 82fd8 <_svfprintf_r+0x250>
   82fd2:	9b08      	ldr	r3, [sp, #32]
   82fd4:	3301      	adds	r3, #1
   82fd6:	9308      	str	r3, [sp, #32]
   82fd8:	9b07      	ldr	r3, [sp, #28]
   82fda:	f013 0302 	ands.w	r3, r3, #2
   82fde:	9310      	str	r3, [sp, #64]	; 0x40
   82fe0:	d002      	beq.n	82fe8 <_svfprintf_r+0x260>
   82fe2:	9b08      	ldr	r3, [sp, #32]
   82fe4:	3302      	adds	r3, #2
   82fe6:	9308      	str	r3, [sp, #32]
   82fe8:	9b07      	ldr	r3, [sp, #28]
   82fea:	f013 0584 	ands.w	r5, r3, #132	; 0x84
   82fee:	f040 8310 	bne.w	83612 <_svfprintf_r+0x88a>
   82ff2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   82ff4:	9a08      	ldr	r2, [sp, #32]
   82ff6:	eba3 0b02 	sub.w	fp, r3, r2
   82ffa:	f1bb 0f00 	cmp.w	fp, #0
   82ffe:	f340 8308 	ble.w	83612 <_svfprintf_r+0x88a>
   83002:	f1bb 0f10 	cmp.w	fp, #16
   83006:	f340 87b2 	ble.w	83f6e <_svfprintf_r+0x11e6>
   8300a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   8300c:	4643      	mov	r3, r8
   8300e:	4621      	mov	r1, r4
   83010:	46a8      	mov	r8, r5
   83012:	2710      	movs	r7, #16
   83014:	9a26      	ldr	r2, [sp, #152]	; 0x98
   83016:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   83018:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   8301a:	e006      	b.n	8302a <_svfprintf_r+0x2a2>
   8301c:	f1ab 0b10 	sub.w	fp, fp, #16
   83020:	f1bb 0f10 	cmp.w	fp, #16
   83024:	f103 0308 	add.w	r3, r3, #8
   83028:	dd18      	ble.n	8305c <_svfprintf_r+0x2d4>
   8302a:	3201      	adds	r2, #1
   8302c:	48ab      	ldr	r0, [pc, #684]	; (832dc <_svfprintf_r+0x554>)
   8302e:	3110      	adds	r1, #16
   83030:	2a07      	cmp	r2, #7
   83032:	9127      	str	r1, [sp, #156]	; 0x9c
   83034:	9226      	str	r2, [sp, #152]	; 0x98
   83036:	e883 0081 	stmia.w	r3, {r0, r7}
   8303a:	ddef      	ble.n	8301c <_svfprintf_r+0x294>
   8303c:	aa25      	add	r2, sp, #148	; 0x94
   8303e:	4629      	mov	r1, r5
   83040:	4620      	mov	r0, r4
   83042:	f002 ff8b 	bl	85f5c <__ssprint_r>
   83046:	2800      	cmp	r0, #0
   83048:	f47f af7b 	bne.w	82f42 <_svfprintf_r+0x1ba>
   8304c:	f1ab 0b10 	sub.w	fp, fp, #16
   83050:	f1bb 0f10 	cmp.w	fp, #16
   83054:	464b      	mov	r3, r9
   83056:	9927      	ldr	r1, [sp, #156]	; 0x9c
   83058:	9a26      	ldr	r2, [sp, #152]	; 0x98
   8305a:	dce6      	bgt.n	8302a <_svfprintf_r+0x2a2>
   8305c:	4645      	mov	r5, r8
   8305e:	460c      	mov	r4, r1
   83060:	4698      	mov	r8, r3
   83062:	3201      	adds	r2, #1
   83064:	4b9d      	ldr	r3, [pc, #628]	; (832dc <_svfprintf_r+0x554>)
   83066:	445c      	add	r4, fp
   83068:	2a07      	cmp	r2, #7
   8306a:	9427      	str	r4, [sp, #156]	; 0x9c
   8306c:	9226      	str	r2, [sp, #152]	; 0x98
   8306e:	e888 0808 	stmia.w	r8, {r3, fp}
   83072:	f300 82c3 	bgt.w	835fc <_svfprintf_r+0x874>
   83076:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   8307a:	f108 0808 	add.w	r8, r8, #8
   8307e:	b187      	cbz	r7, 830a2 <_svfprintf_r+0x31a>
   83080:	2101      	movs	r1, #1
   83082:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83084:	440c      	add	r4, r1
   83086:	440b      	add	r3, r1
   83088:	f10d 0277 	add.w	r2, sp, #119	; 0x77
   8308c:	2b07      	cmp	r3, #7
   8308e:	9427      	str	r4, [sp, #156]	; 0x9c
   83090:	9326      	str	r3, [sp, #152]	; 0x98
   83092:	f8c8 1004 	str.w	r1, [r8, #4]
   83096:	f8c8 2000 	str.w	r2, [r8]
   8309a:	f300 83cd 	bgt.w	83838 <_svfprintf_r+0xab0>
   8309e:	f108 0808 	add.w	r8, r8, #8
   830a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
   830a4:	b17b      	cbz	r3, 830c6 <_svfprintf_r+0x33e>
   830a6:	2102      	movs	r1, #2
   830a8:	9b26      	ldr	r3, [sp, #152]	; 0x98
   830aa:	440c      	add	r4, r1
   830ac:	3301      	adds	r3, #1
   830ae:	aa1e      	add	r2, sp, #120	; 0x78
   830b0:	2b07      	cmp	r3, #7
   830b2:	9427      	str	r4, [sp, #156]	; 0x9c
   830b4:	9326      	str	r3, [sp, #152]	; 0x98
   830b6:	f8c8 1004 	str.w	r1, [r8, #4]
   830ba:	f8c8 2000 	str.w	r2, [r8]
   830be:	f300 8411 	bgt.w	838e4 <_svfprintf_r+0xb5c>
   830c2:	f108 0808 	add.w	r8, r8, #8
   830c6:	2d80      	cmp	r5, #128	; 0x80
   830c8:	f000 8304 	beq.w	836d4 <_svfprintf_r+0x94c>
   830cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   830ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   830d0:	1a9f      	subs	r7, r3, r2
   830d2:	2f00      	cmp	r7, #0
   830d4:	dd37      	ble.n	83146 <_svfprintf_r+0x3be>
   830d6:	2f10      	cmp	r7, #16
   830d8:	f340 8679 	ble.w	83dce <_svfprintf_r+0x1046>
   830dc:	4d80      	ldr	r5, [pc, #512]	; (832e0 <_svfprintf_r+0x558>)
   830de:	4642      	mov	r2, r8
   830e0:	4621      	mov	r1, r4
   830e2:	46b0      	mov	r8, r6
   830e4:	f04f 0b10 	mov.w	fp, #16
   830e8:	462e      	mov	r6, r5
   830ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
   830ec:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   830ee:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   830f0:	e004      	b.n	830fc <_svfprintf_r+0x374>
   830f2:	3f10      	subs	r7, #16
   830f4:	2f10      	cmp	r7, #16
   830f6:	f102 0208 	add.w	r2, r2, #8
   830fa:	dd15      	ble.n	83128 <_svfprintf_r+0x3a0>
   830fc:	3301      	adds	r3, #1
   830fe:	3110      	adds	r1, #16
   83100:	2b07      	cmp	r3, #7
   83102:	9127      	str	r1, [sp, #156]	; 0x9c
   83104:	9326      	str	r3, [sp, #152]	; 0x98
   83106:	e882 0840 	stmia.w	r2, {r6, fp}
   8310a:	ddf2      	ble.n	830f2 <_svfprintf_r+0x36a>
   8310c:	aa25      	add	r2, sp, #148	; 0x94
   8310e:	4629      	mov	r1, r5
   83110:	4620      	mov	r0, r4
   83112:	f002 ff23 	bl	85f5c <__ssprint_r>
   83116:	2800      	cmp	r0, #0
   83118:	f47f af13 	bne.w	82f42 <_svfprintf_r+0x1ba>
   8311c:	3f10      	subs	r7, #16
   8311e:	2f10      	cmp	r7, #16
   83120:	464a      	mov	r2, r9
   83122:	9927      	ldr	r1, [sp, #156]	; 0x9c
   83124:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83126:	dce9      	bgt.n	830fc <_svfprintf_r+0x374>
   83128:	4635      	mov	r5, r6
   8312a:	460c      	mov	r4, r1
   8312c:	4646      	mov	r6, r8
   8312e:	4690      	mov	r8, r2
   83130:	3301      	adds	r3, #1
   83132:	443c      	add	r4, r7
   83134:	2b07      	cmp	r3, #7
   83136:	9427      	str	r4, [sp, #156]	; 0x9c
   83138:	9326      	str	r3, [sp, #152]	; 0x98
   8313a:	e888 00a0 	stmia.w	r8, {r5, r7}
   8313e:	f300 8370 	bgt.w	83822 <_svfprintf_r+0xa9a>
   83142:	f108 0808 	add.w	r8, r8, #8
   83146:	9b07      	ldr	r3, [sp, #28]
   83148:	05df      	lsls	r7, r3, #23
   8314a:	f100 8264 	bmi.w	83616 <_svfprintf_r+0x88e>
   8314e:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83150:	990e      	ldr	r1, [sp, #56]	; 0x38
   83152:	3301      	adds	r3, #1
   83154:	440c      	add	r4, r1
   83156:	2b07      	cmp	r3, #7
   83158:	9427      	str	r4, [sp, #156]	; 0x9c
   8315a:	f8c8 6000 	str.w	r6, [r8]
   8315e:	f8c8 1004 	str.w	r1, [r8, #4]
   83162:	9326      	str	r3, [sp, #152]	; 0x98
   83164:	f300 83b3 	bgt.w	838ce <_svfprintf_r+0xb46>
   83168:	f108 0808 	add.w	r8, r8, #8
   8316c:	9b07      	ldr	r3, [sp, #28]
   8316e:	075b      	lsls	r3, r3, #29
   83170:	d53b      	bpl.n	831ea <_svfprintf_r+0x462>
   83172:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   83174:	9a08      	ldr	r2, [sp, #32]
   83176:	1a9d      	subs	r5, r3, r2
   83178:	2d00      	cmp	r5, #0
   8317a:	dd36      	ble.n	831ea <_svfprintf_r+0x462>
   8317c:	2d10      	cmp	r5, #16
   8317e:	f340 8721 	ble.w	83fc4 <_svfprintf_r+0x123c>
   83182:	2610      	movs	r6, #16
   83184:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83186:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   83188:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
   8318c:	e004      	b.n	83198 <_svfprintf_r+0x410>
   8318e:	3d10      	subs	r5, #16
   83190:	2d10      	cmp	r5, #16
   83192:	f108 0808 	add.w	r8, r8, #8
   83196:	dd16      	ble.n	831c6 <_svfprintf_r+0x43e>
   83198:	3301      	adds	r3, #1
   8319a:	4a50      	ldr	r2, [pc, #320]	; (832dc <_svfprintf_r+0x554>)
   8319c:	3410      	adds	r4, #16
   8319e:	2b07      	cmp	r3, #7
   831a0:	9427      	str	r4, [sp, #156]	; 0x9c
   831a2:	9326      	str	r3, [sp, #152]	; 0x98
   831a4:	e888 0044 	stmia.w	r8, {r2, r6}
   831a8:	ddf1      	ble.n	8318e <_svfprintf_r+0x406>
   831aa:	aa25      	add	r2, sp, #148	; 0x94
   831ac:	4659      	mov	r1, fp
   831ae:	4638      	mov	r0, r7
   831b0:	f002 fed4 	bl	85f5c <__ssprint_r>
   831b4:	2800      	cmp	r0, #0
   831b6:	f47f aec4 	bne.w	82f42 <_svfprintf_r+0x1ba>
   831ba:	3d10      	subs	r5, #16
   831bc:	2d10      	cmp	r5, #16
   831be:	46c8      	mov	r8, r9
   831c0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   831c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
   831c4:	dce8      	bgt.n	83198 <_svfprintf_r+0x410>
   831c6:	3301      	adds	r3, #1
   831c8:	4a44      	ldr	r2, [pc, #272]	; (832dc <_svfprintf_r+0x554>)
   831ca:	442c      	add	r4, r5
   831cc:	2b07      	cmp	r3, #7
   831ce:	9427      	str	r4, [sp, #156]	; 0x9c
   831d0:	9326      	str	r3, [sp, #152]	; 0x98
   831d2:	e888 0024 	stmia.w	r8, {r2, r5}
   831d6:	dd08      	ble.n	831ea <_svfprintf_r+0x462>
   831d8:	aa25      	add	r2, sp, #148	; 0x94
   831da:	990b      	ldr	r1, [sp, #44]	; 0x2c
   831dc:	980c      	ldr	r0, [sp, #48]	; 0x30
   831de:	f002 febd 	bl	85f5c <__ssprint_r>
   831e2:	2800      	cmp	r0, #0
   831e4:	f47f aead 	bne.w	82f42 <_svfprintf_r+0x1ba>
   831e8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   831ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
   831ec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   831ee:	9908      	ldr	r1, [sp, #32]
   831f0:	428a      	cmp	r2, r1
   831f2:	bfac      	ite	ge
   831f4:	189b      	addge	r3, r3, r2
   831f6:	185b      	addlt	r3, r3, r1
   831f8:	9309      	str	r3, [sp, #36]	; 0x24
   831fa:	2c00      	cmp	r4, #0
   831fc:	f040 82fb 	bne.w	837f6 <_svfprintf_r+0xa6e>
   83200:	2300      	movs	r3, #0
   83202:	46c8      	mov	r8, r9
   83204:	9326      	str	r3, [sp, #152]	; 0x98
   83206:	e5e6      	b.n	82dd6 <_svfprintf_r+0x4e>
   83208:	9311      	str	r3, [sp, #68]	; 0x44
   8320a:	f01b 0320 	ands.w	r3, fp, #32
   8320e:	f040 8145 	bne.w	8349c <_svfprintf_r+0x714>
   83212:	f01b 0210 	ands.w	r2, fp, #16
   83216:	f040 8466 	bne.w	83ae6 <_svfprintf_r+0xd5e>
   8321a:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
   8321e:	f000 8462 	beq.w	83ae6 <_svfprintf_r+0xd5e>
   83222:	990f      	ldr	r1, [sp, #60]	; 0x3c
   83224:	4613      	mov	r3, r2
   83226:	460a      	mov	r2, r1
   83228:	3204      	adds	r2, #4
   8322a:	880c      	ldrh	r4, [r1, #0]
   8322c:	2500      	movs	r5, #0
   8322e:	920f      	str	r2, [sp, #60]	; 0x3c
   83230:	e6a8      	b.n	82f84 <_svfprintf_r+0x1fc>
   83232:	2500      	movs	r5, #0
   83234:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83236:	9311      	str	r3, [sp, #68]	; 0x44
   83238:	6816      	ldr	r6, [r2, #0]
   8323a:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
   8323e:	1d14      	adds	r4, r2, #4
   83240:	2e00      	cmp	r6, #0
   83242:	f000 86cd 	beq.w	83fe0 <_svfprintf_r+0x1258>
   83246:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   83248:	1c53      	adds	r3, r2, #1
   8324a:	f000 861b 	beq.w	83e84 <_svfprintf_r+0x10fc>
   8324e:	4629      	mov	r1, r5
   83250:	4630      	mov	r0, r6
   83252:	f002 faad 	bl	857b0 <memchr>
   83256:	2800      	cmp	r0, #0
   83258:	f000 870d 	beq.w	84076 <_svfprintf_r+0x12ee>
   8325c:	1b83      	subs	r3, r0, r6
   8325e:	950a      	str	r5, [sp, #40]	; 0x28
   83260:	930e      	str	r3, [sp, #56]	; 0x38
   83262:	940f      	str	r4, [sp, #60]	; 0x3c
   83264:	f8cd b01c 	str.w	fp, [sp, #28]
   83268:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   8326c:	9308      	str	r3, [sp, #32]
   8326e:	9512      	str	r5, [sp, #72]	; 0x48
   83270:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   83274:	e6ac      	b.n	82fd0 <_svfprintf_r+0x248>
   83276:	f89a 3000 	ldrb.w	r3, [sl]
   8327a:	f10a 0401 	add.w	r4, sl, #1
   8327e:	2b2a      	cmp	r3, #42	; 0x2a
   83280:	f000 87c2 	beq.w	84208 <_svfprintf_r+0x1480>
   83284:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   83288:	2809      	cmp	r0, #9
   8328a:	46a2      	mov	sl, r4
   8328c:	f200 8718 	bhi.w	840c0 <_svfprintf_r+0x1338>
   83290:	2300      	movs	r3, #0
   83292:	461c      	mov	r4, r3
   83294:	f81a 3b01 	ldrb.w	r3, [sl], #1
   83298:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   8329c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
   832a0:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   832a4:	2809      	cmp	r0, #9
   832a6:	d9f5      	bls.n	83294 <_svfprintf_r+0x50c>
   832a8:	940a      	str	r4, [sp, #40]	; 0x28
   832aa:	e5c9      	b.n	82e40 <_svfprintf_r+0xb8>
   832ac:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
   832b0:	f89a 3000 	ldrb.w	r3, [sl]
   832b4:	e5c2      	b.n	82e3c <_svfprintf_r+0xb4>
   832b6:	f04b 0b10 	orr.w	fp, fp, #16
   832ba:	f01b 0f20 	tst.w	fp, #32
   832be:	9311      	str	r3, [sp, #68]	; 0x44
   832c0:	f43f ae51 	beq.w	82f66 <_svfprintf_r+0x1de>
   832c4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   832c6:	3407      	adds	r4, #7
   832c8:	f024 0307 	bic.w	r3, r4, #7
   832cc:	f103 0208 	add.w	r2, r3, #8
   832d0:	e9d3 4500 	ldrd	r4, r5, [r3]
   832d4:	920f      	str	r2, [sp, #60]	; 0x3c
   832d6:	2301      	movs	r3, #1
   832d8:	e654      	b.n	82f84 <_svfprintf_r+0x1fc>
   832da:	bf00      	nop
   832dc:	000875f4 	.word	0x000875f4
   832e0:	00087604 	.word	0x00087604
   832e4:	9311      	str	r3, [sp, #68]	; 0x44
   832e6:	2a00      	cmp	r2, #0
   832e8:	f040 87ad 	bne.w	84246 <_svfprintf_r+0x14be>
   832ec:	4bbe      	ldr	r3, [pc, #760]	; (835e8 <_svfprintf_r+0x860>)
   832ee:	f01b 0f20 	tst.w	fp, #32
   832f2:	9318      	str	r3, [sp, #96]	; 0x60
   832f4:	f040 80e7 	bne.w	834c6 <_svfprintf_r+0x73e>
   832f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   832fa:	f01b 0f10 	tst.w	fp, #16
   832fe:	4613      	mov	r3, r2
   83300:	f040 83d8 	bne.w	83ab4 <_svfprintf_r+0xd2c>
   83304:	f01b 0f40 	tst.w	fp, #64	; 0x40
   83308:	f000 83d4 	beq.w	83ab4 <_svfprintf_r+0xd2c>
   8330c:	2500      	movs	r5, #0
   8330e:	3304      	adds	r3, #4
   83310:	8814      	ldrh	r4, [r2, #0]
   83312:	930f      	str	r3, [sp, #60]	; 0x3c
   83314:	f01b 0f01 	tst.w	fp, #1
   83318:	f000 80e3 	beq.w	834e2 <_svfprintf_r+0x75a>
   8331c:	ea54 0305 	orrs.w	r3, r4, r5
   83320:	f000 80df 	beq.w	834e2 <_svfprintf_r+0x75a>
   83324:	2330      	movs	r3, #48	; 0x30
   83326:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
   8332a:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
   8332e:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
   83332:	f04b 0b02 	orr.w	fp, fp, #2
   83336:	2302      	movs	r3, #2
   83338:	e624      	b.n	82f84 <_svfprintf_r+0x1fc>
   8333a:	2201      	movs	r2, #1
   8333c:	9311      	str	r3, [sp, #68]	; 0x44
   8333e:	2300      	movs	r3, #0
   83340:	4611      	mov	r1, r2
   83342:	980f      	ldr	r0, [sp, #60]	; 0x3c
   83344:	9208      	str	r2, [sp, #32]
   83346:	6802      	ldr	r2, [r0, #0]
   83348:	461f      	mov	r7, r3
   8334a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   8334e:	930a      	str	r3, [sp, #40]	; 0x28
   83350:	9312      	str	r3, [sp, #72]	; 0x48
   83352:	1d03      	adds	r3, r0, #4
   83354:	f8cd b01c 	str.w	fp, [sp, #28]
   83358:	910e      	str	r1, [sp, #56]	; 0x38
   8335a:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
   8335e:	930f      	str	r3, [sp, #60]	; 0x3c
   83360:	ae28      	add	r6, sp, #160	; 0xa0
   83362:	e639      	b.n	82fd8 <_svfprintf_r+0x250>
   83364:	9311      	str	r3, [sp, #68]	; 0x44
   83366:	2a00      	cmp	r2, #0
   83368:	f040 8784 	bne.w	84274 <_svfprintf_r+0x14ec>
   8336c:	f04b 0b10 	orr.w	fp, fp, #16
   83370:	f01b 0f20 	tst.w	fp, #32
   83374:	f040 8475 	bne.w	83c62 <_svfprintf_r+0xeda>
   83378:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8337a:	f01b 0f10 	tst.w	fp, #16
   8337e:	4613      	mov	r3, r2
   83380:	f040 839d 	bne.w	83abe <_svfprintf_r+0xd36>
   83384:	f01b 0f40 	tst.w	fp, #64	; 0x40
   83388:	f000 8399 	beq.w	83abe <_svfprintf_r+0xd36>
   8338c:	f9b2 4000 	ldrsh.w	r4, [r2]
   83390:	3304      	adds	r3, #4
   83392:	17e5      	asrs	r5, r4, #31
   83394:	930f      	str	r3, [sp, #60]	; 0x3c
   83396:	4622      	mov	r2, r4
   83398:	462b      	mov	r3, r5
   8339a:	2a00      	cmp	r2, #0
   8339c:	f173 0300 	sbcs.w	r3, r3, #0
   833a0:	f2c0 8398 	blt.w	83ad4 <_svfprintf_r+0xd4c>
   833a4:	990a      	ldr	r1, [sp, #40]	; 0x28
   833a6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   833aa:	1c4a      	adds	r2, r1, #1
   833ac:	f04f 0301 	mov.w	r3, #1
   833b0:	f47f adf0 	bne.w	82f94 <_svfprintf_r+0x20c>
   833b4:	ea54 0205 	orrs.w	r2, r4, r5
   833b8:	f000 8229 	beq.w	8380e <_svfprintf_r+0xa86>
   833bc:	f8cd b01c 	str.w	fp, [sp, #28]
   833c0:	2b01      	cmp	r3, #1
   833c2:	f000 830e 	beq.w	839e2 <_svfprintf_r+0xc5a>
   833c6:	2b02      	cmp	r3, #2
   833c8:	f040 829c 	bne.w	83904 <_svfprintf_r+0xb7c>
   833cc:	464e      	mov	r6, r9
   833ce:	9818      	ldr	r0, [sp, #96]	; 0x60
   833d0:	0923      	lsrs	r3, r4, #4
   833d2:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
   833d6:	0929      	lsrs	r1, r5, #4
   833d8:	f004 020f 	and.w	r2, r4, #15
   833dc:	460d      	mov	r5, r1
   833de:	461c      	mov	r4, r3
   833e0:	5c83      	ldrb	r3, [r0, r2]
   833e2:	f806 3d01 	strb.w	r3, [r6, #-1]!
   833e6:	ea54 0305 	orrs.w	r3, r4, r5
   833ea:	d1f1      	bne.n	833d0 <_svfprintf_r+0x648>
   833ec:	eba9 0306 	sub.w	r3, r9, r6
   833f0:	930e      	str	r3, [sp, #56]	; 0x38
   833f2:	e5e5      	b.n	82fc0 <_svfprintf_r+0x238>
   833f4:	9311      	str	r3, [sp, #68]	; 0x44
   833f6:	2a00      	cmp	r2, #0
   833f8:	f040 8738 	bne.w	8426c <_svfprintf_r+0x14e4>
   833fc:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   833fe:	f01b 0f08 	tst.w	fp, #8
   83402:	f104 0407 	add.w	r4, r4, #7
   83406:	f000 84cf 	beq.w	83da8 <_svfprintf_r+0x1020>
   8340a:	f024 0307 	bic.w	r3, r4, #7
   8340e:	f103 0208 	add.w	r2, r3, #8
   83412:	920f      	str	r2, [sp, #60]	; 0x3c
   83414:	681a      	ldr	r2, [r3, #0]
   83416:	685b      	ldr	r3, [r3, #4]
   83418:	9215      	str	r2, [sp, #84]	; 0x54
   8341a:	9314      	str	r3, [sp, #80]	; 0x50
   8341c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8341e:	9d15      	ldr	r5, [sp, #84]	; 0x54
   83420:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
   83424:	4628      	mov	r0, r5
   83426:	4621      	mov	r1, r4
   83428:	f04f 32ff 	mov.w	r2, #4294967295
   8342c:	4b6f      	ldr	r3, [pc, #444]	; (835ec <_svfprintf_r+0x864>)
   8342e:	f003 fe69 	bl	87104 <__aeabi_dcmpun>
   83432:	2800      	cmp	r0, #0
   83434:	f040 8434 	bne.w	83ca0 <_svfprintf_r+0xf18>
   83438:	4628      	mov	r0, r5
   8343a:	4621      	mov	r1, r4
   8343c:	f04f 32ff 	mov.w	r2, #4294967295
   83440:	4b6a      	ldr	r3, [pc, #424]	; (835ec <_svfprintf_r+0x864>)
   83442:	f003 fe41 	bl	870c8 <__aeabi_dcmple>
   83446:	2800      	cmp	r0, #0
   83448:	f040 842a 	bne.w	83ca0 <_svfprintf_r+0xf18>
   8344c:	a815      	add	r0, sp, #84	; 0x54
   8344e:	c80d      	ldmia	r0, {r0, r2, r3}
   83450:	9914      	ldr	r1, [sp, #80]	; 0x50
   83452:	f003 fe2f 	bl	870b4 <__aeabi_dcmplt>
   83456:	2800      	cmp	r0, #0
   83458:	f040 85d4 	bne.w	84004 <_svfprintf_r+0x127c>
   8345c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   83460:	2303      	movs	r3, #3
   83462:	461a      	mov	r2, r3
   83464:	9308      	str	r3, [sp, #32]
   83466:	2300      	movs	r3, #0
   83468:	4e61      	ldr	r6, [pc, #388]	; (835f0 <_svfprintf_r+0x868>)
   8346a:	4619      	mov	r1, r3
   8346c:	930a      	str	r3, [sp, #40]	; 0x28
   8346e:	4b61      	ldr	r3, [pc, #388]	; (835f4 <_svfprintf_r+0x86c>)
   83470:	920e      	str	r2, [sp, #56]	; 0x38
   83472:	9a11      	ldr	r2, [sp, #68]	; 0x44
   83474:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
   83478:	9007      	str	r0, [sp, #28]
   8347a:	9112      	str	r1, [sp, #72]	; 0x48
   8347c:	2a47      	cmp	r2, #71	; 0x47
   8347e:	bfd8      	it	le
   83480:	461e      	movle	r6, r3
   83482:	e5a5      	b.n	82fd0 <_svfprintf_r+0x248>
   83484:	f04b 0b08 	orr.w	fp, fp, #8
   83488:	f89a 3000 	ldrb.w	r3, [sl]
   8348c:	e4d6      	b.n	82e3c <_svfprintf_r+0xb4>
   8348e:	f04b 0b10 	orr.w	fp, fp, #16
   83492:	9311      	str	r3, [sp, #68]	; 0x44
   83494:	f01b 0320 	ands.w	r3, fp, #32
   83498:	f43f aebb 	beq.w	83212 <_svfprintf_r+0x48a>
   8349c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   8349e:	3407      	adds	r4, #7
   834a0:	f024 0307 	bic.w	r3, r4, #7
   834a4:	f103 0208 	add.w	r2, r3, #8
   834a8:	e9d3 4500 	ldrd	r4, r5, [r3]
   834ac:	920f      	str	r2, [sp, #60]	; 0x3c
   834ae:	2300      	movs	r3, #0
   834b0:	e568      	b.n	82f84 <_svfprintf_r+0x1fc>
   834b2:	9311      	str	r3, [sp, #68]	; 0x44
   834b4:	2a00      	cmp	r2, #0
   834b6:	f040 86c2 	bne.w	8423e <_svfprintf_r+0x14b6>
   834ba:	4b4f      	ldr	r3, [pc, #316]	; (835f8 <_svfprintf_r+0x870>)
   834bc:	f01b 0f20 	tst.w	fp, #32
   834c0:	9318      	str	r3, [sp, #96]	; 0x60
   834c2:	f43f af19 	beq.w	832f8 <_svfprintf_r+0x570>
   834c6:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   834c8:	f01b 0f01 	tst.w	fp, #1
   834cc:	f104 0407 	add.w	r4, r4, #7
   834d0:	f024 0307 	bic.w	r3, r4, #7
   834d4:	f103 0208 	add.w	r2, r3, #8
   834d8:	920f      	str	r2, [sp, #60]	; 0x3c
   834da:	e9d3 4500 	ldrd	r4, r5, [r3]
   834de:	f47f af1d 	bne.w	8331c <_svfprintf_r+0x594>
   834e2:	2302      	movs	r3, #2
   834e4:	e54e      	b.n	82f84 <_svfprintf_r+0x1fc>
   834e6:	f89a 3000 	ldrb.w	r3, [sl]
   834ea:	2900      	cmp	r1, #0
   834ec:	f47f aca6 	bne.w	82e3c <_svfprintf_r+0xb4>
   834f0:	2201      	movs	r2, #1
   834f2:	2120      	movs	r1, #32
   834f4:	e4a2      	b.n	82e3c <_svfprintf_r+0xb4>
   834f6:	f04b 0b01 	orr.w	fp, fp, #1
   834fa:	f89a 3000 	ldrb.w	r3, [sl]
   834fe:	e49d      	b.n	82e3c <_svfprintf_r+0xb4>
   83500:	f89a 3000 	ldrb.w	r3, [sl]
   83504:	2201      	movs	r2, #1
   83506:	212b      	movs	r1, #43	; 0x2b
   83508:	e498      	b.n	82e3c <_svfprintf_r+0xb4>
   8350a:	f04b 0b20 	orr.w	fp, fp, #32
   8350e:	f89a 3000 	ldrb.w	r3, [sl]
   83512:	e493      	b.n	82e3c <_svfprintf_r+0xb4>
   83514:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
   83518:	f89a 3000 	ldrb.w	r3, [sl]
   8351c:	e48e      	b.n	82e3c <_svfprintf_r+0xb4>
   8351e:	f89a 3000 	ldrb.w	r3, [sl]
   83522:	2b6c      	cmp	r3, #108	; 0x6c
   83524:	bf03      	ittte	eq
   83526:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
   8352a:	f04b 0b20 	orreq.w	fp, fp, #32
   8352e:	f10a 0a01 	addeq.w	sl, sl, #1
   83532:	f04b 0b10 	orrne.w	fp, fp, #16
   83536:	e481      	b.n	82e3c <_svfprintf_r+0xb4>
   83538:	2a00      	cmp	r2, #0
   8353a:	f040 867c 	bne.w	84236 <_svfprintf_r+0x14ae>
   8353e:	f01b 0f20 	tst.w	fp, #32
   83542:	f040 8452 	bne.w	83dea <_svfprintf_r+0x1062>
   83546:	f01b 0f10 	tst.w	fp, #16
   8354a:	f040 8438 	bne.w	83dbe <_svfprintf_r+0x1036>
   8354e:	f01b 0f40 	tst.w	fp, #64	; 0x40
   83552:	f000 8434 	beq.w	83dbe <_svfprintf_r+0x1036>
   83556:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83558:	6813      	ldr	r3, [r2, #0]
   8355a:	3204      	adds	r2, #4
   8355c:	920f      	str	r2, [sp, #60]	; 0x3c
   8355e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
   83562:	801a      	strh	r2, [r3, #0]
   83564:	e437      	b.n	82dd6 <_svfprintf_r+0x4e>
   83566:	2378      	movs	r3, #120	; 0x78
   83568:	2230      	movs	r2, #48	; 0x30
   8356a:	980f      	ldr	r0, [sp, #60]	; 0x3c
   8356c:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
   83570:	9311      	str	r3, [sp, #68]	; 0x44
   83572:	1d03      	adds	r3, r0, #4
   83574:	930f      	str	r3, [sp, #60]	; 0x3c
   83576:	4b20      	ldr	r3, [pc, #128]	; (835f8 <_svfprintf_r+0x870>)
   83578:	6804      	ldr	r4, [r0, #0]
   8357a:	9318      	str	r3, [sp, #96]	; 0x60
   8357c:	f04b 0b02 	orr.w	fp, fp, #2
   83580:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
   83584:	2500      	movs	r5, #0
   83586:	2302      	movs	r3, #2
   83588:	e4fc      	b.n	82f84 <_svfprintf_r+0x1fc>
   8358a:	9311      	str	r3, [sp, #68]	; 0x44
   8358c:	2a00      	cmp	r2, #0
   8358e:	f43f aeef 	beq.w	83370 <_svfprintf_r+0x5e8>
   83592:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   83596:	e6eb      	b.n	83370 <_svfprintf_r+0x5e8>
   83598:	2000      	movs	r0, #0
   8359a:	4604      	mov	r4, r0
   8359c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   835a0:	f81a 3b01 	ldrb.w	r3, [sl], #1
   835a4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   835a8:	eb00 0444 	add.w	r4, r0, r4, lsl #1
   835ac:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   835b0:	2809      	cmp	r0, #9
   835b2:	d9f5      	bls.n	835a0 <_svfprintf_r+0x818>
   835b4:	940d      	str	r4, [sp, #52]	; 0x34
   835b6:	e443      	b.n	82e40 <_svfprintf_r+0xb8>
   835b8:	9311      	str	r3, [sp, #68]	; 0x44
   835ba:	2a00      	cmp	r2, #0
   835bc:	f040 864a 	bne.w	84254 <_svfprintf_r+0x14cc>
   835c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
   835c2:	2a00      	cmp	r2, #0
   835c4:	f43f acb6 	beq.w	82f34 <_svfprintf_r+0x1ac>
   835c8:	2300      	movs	r3, #0
   835ca:	2101      	movs	r1, #1
   835cc:	461f      	mov	r7, r3
   835ce:	9108      	str	r1, [sp, #32]
   835d0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
   835d4:	f8cd b01c 	str.w	fp, [sp, #28]
   835d8:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   835dc:	930a      	str	r3, [sp, #40]	; 0x28
   835de:	9312      	str	r3, [sp, #72]	; 0x48
   835e0:	910e      	str	r1, [sp, #56]	; 0x38
   835e2:	ae28      	add	r6, sp, #160	; 0xa0
   835e4:	e4f8      	b.n	82fd8 <_svfprintf_r+0x250>
   835e6:	bf00      	nop
   835e8:	000875c0 	.word	0x000875c0
   835ec:	7fefffff 	.word	0x7fefffff
   835f0:	000875b4 	.word	0x000875b4
   835f4:	000875b0 	.word	0x000875b0
   835f8:	000875d4 	.word	0x000875d4
   835fc:	aa25      	add	r2, sp, #148	; 0x94
   835fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83600:	980c      	ldr	r0, [sp, #48]	; 0x30
   83602:	f002 fcab 	bl	85f5c <__ssprint_r>
   83606:	2800      	cmp	r0, #0
   83608:	f47f ac9b 	bne.w	82f42 <_svfprintf_r+0x1ba>
   8360c:	46c8      	mov	r8, r9
   8360e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   83612:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83614:	e533      	b.n	8307e <_svfprintf_r+0x2f6>
   83616:	9b11      	ldr	r3, [sp, #68]	; 0x44
   83618:	2b65      	cmp	r3, #101	; 0x65
   8361a:	f340 809a 	ble.w	83752 <_svfprintf_r+0x9ca>
   8361e:	a815      	add	r0, sp, #84	; 0x54
   83620:	c80d      	ldmia	r0, {r0, r2, r3}
   83622:	9914      	ldr	r1, [sp, #80]	; 0x50
   83624:	f003 fd3c 	bl	870a0 <__aeabi_dcmpeq>
   83628:	2800      	cmp	r0, #0
   8362a:	f000 8193 	beq.w	83954 <_svfprintf_r+0xbcc>
   8362e:	2101      	movs	r1, #1
   83630:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83632:	4ab5      	ldr	r2, [pc, #724]	; (83908 <_svfprintf_r+0xb80>)
   83634:	440b      	add	r3, r1
   83636:	440c      	add	r4, r1
   83638:	2b07      	cmp	r3, #7
   8363a:	9427      	str	r4, [sp, #156]	; 0x9c
   8363c:	9326      	str	r3, [sp, #152]	; 0x98
   8363e:	f8c8 1004 	str.w	r1, [r8, #4]
   83642:	f8c8 2000 	str.w	r2, [r8]
   83646:	f300 83c6 	bgt.w	83dd6 <_svfprintf_r+0x104e>
   8364a:	f108 0808 	add.w	r8, r8, #8
   8364e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   83650:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   83652:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83654:	4293      	cmp	r3, r2
   83656:	db03      	blt.n	83660 <_svfprintf_r+0x8d8>
   83658:	9b07      	ldr	r3, [sp, #28]
   8365a:	07dd      	lsls	r5, r3, #31
   8365c:	f57f ad86 	bpl.w	8316c <_svfprintf_r+0x3e4>
   83660:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83662:	9919      	ldr	r1, [sp, #100]	; 0x64
   83664:	3301      	adds	r3, #1
   83666:	9a1a      	ldr	r2, [sp, #104]	; 0x68
   83668:	440c      	add	r4, r1
   8366a:	2b07      	cmp	r3, #7
   8366c:	f8c8 2000 	str.w	r2, [r8]
   83670:	f8c8 1004 	str.w	r1, [r8, #4]
   83674:	9427      	str	r4, [sp, #156]	; 0x9c
   83676:	9326      	str	r3, [sp, #152]	; 0x98
   83678:	f300 83c4 	bgt.w	83e04 <_svfprintf_r+0x107c>
   8367c:	f108 0808 	add.w	r8, r8, #8
   83680:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   83682:	1e5e      	subs	r6, r3, #1
   83684:	2e00      	cmp	r6, #0
   83686:	f77f ad71 	ble.w	8316c <_svfprintf_r+0x3e4>
   8368a:	2e10      	cmp	r6, #16
   8368c:	f340 8575 	ble.w	8417a <_svfprintf_r+0x13f2>
   83690:	4622      	mov	r2, r4
   83692:	2710      	movs	r7, #16
   83694:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83696:	4d9d      	ldr	r5, [pc, #628]	; (8390c <_svfprintf_r+0xb84>)
   83698:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   8369c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   8369e:	e005      	b.n	836ac <_svfprintf_r+0x924>
   836a0:	f108 0808 	add.w	r8, r8, #8
   836a4:	3e10      	subs	r6, #16
   836a6:	2e10      	cmp	r6, #16
   836a8:	f340 8225 	ble.w	83af6 <_svfprintf_r+0xd6e>
   836ac:	3301      	adds	r3, #1
   836ae:	3210      	adds	r2, #16
   836b0:	2b07      	cmp	r3, #7
   836b2:	9227      	str	r2, [sp, #156]	; 0x9c
   836b4:	9326      	str	r3, [sp, #152]	; 0x98
   836b6:	e888 00a0 	stmia.w	r8, {r5, r7}
   836ba:	ddf1      	ble.n	836a0 <_svfprintf_r+0x918>
   836bc:	aa25      	add	r2, sp, #148	; 0x94
   836be:	4621      	mov	r1, r4
   836c0:	4658      	mov	r0, fp
   836c2:	f002 fc4b 	bl	85f5c <__ssprint_r>
   836c6:	2800      	cmp	r0, #0
   836c8:	f47f ac3b 	bne.w	82f42 <_svfprintf_r+0x1ba>
   836cc:	46c8      	mov	r8, r9
   836ce:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   836d0:	9b26      	ldr	r3, [sp, #152]	; 0x98
   836d2:	e7e7      	b.n	836a4 <_svfprintf_r+0x91c>
   836d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   836d6:	9a08      	ldr	r2, [sp, #32]
   836d8:	1a9f      	subs	r7, r3, r2
   836da:	2f00      	cmp	r7, #0
   836dc:	f77f acf6 	ble.w	830cc <_svfprintf_r+0x344>
   836e0:	2f10      	cmp	r7, #16
   836e2:	f340 84a8 	ble.w	84036 <_svfprintf_r+0x12ae>
   836e6:	4d89      	ldr	r5, [pc, #548]	; (8390c <_svfprintf_r+0xb84>)
   836e8:	4642      	mov	r2, r8
   836ea:	4621      	mov	r1, r4
   836ec:	46b0      	mov	r8, r6
   836ee:	f04f 0b10 	mov.w	fp, #16
   836f2:	462e      	mov	r6, r5
   836f4:	9b26      	ldr	r3, [sp, #152]	; 0x98
   836f6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   836f8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   836fa:	e004      	b.n	83706 <_svfprintf_r+0x97e>
   836fc:	3f10      	subs	r7, #16
   836fe:	2f10      	cmp	r7, #16
   83700:	f102 0208 	add.w	r2, r2, #8
   83704:	dd15      	ble.n	83732 <_svfprintf_r+0x9aa>
   83706:	3301      	adds	r3, #1
   83708:	3110      	adds	r1, #16
   8370a:	2b07      	cmp	r3, #7
   8370c:	9127      	str	r1, [sp, #156]	; 0x9c
   8370e:	9326      	str	r3, [sp, #152]	; 0x98
   83710:	e882 0840 	stmia.w	r2, {r6, fp}
   83714:	ddf2      	ble.n	836fc <_svfprintf_r+0x974>
   83716:	aa25      	add	r2, sp, #148	; 0x94
   83718:	4629      	mov	r1, r5
   8371a:	4620      	mov	r0, r4
   8371c:	f002 fc1e 	bl	85f5c <__ssprint_r>
   83720:	2800      	cmp	r0, #0
   83722:	f47f ac0e 	bne.w	82f42 <_svfprintf_r+0x1ba>
   83726:	3f10      	subs	r7, #16
   83728:	2f10      	cmp	r7, #16
   8372a:	464a      	mov	r2, r9
   8372c:	9927      	ldr	r1, [sp, #156]	; 0x9c
   8372e:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83730:	dce9      	bgt.n	83706 <_svfprintf_r+0x97e>
   83732:	4635      	mov	r5, r6
   83734:	460c      	mov	r4, r1
   83736:	4646      	mov	r6, r8
   83738:	4690      	mov	r8, r2
   8373a:	3301      	adds	r3, #1
   8373c:	443c      	add	r4, r7
   8373e:	2b07      	cmp	r3, #7
   83740:	9427      	str	r4, [sp, #156]	; 0x9c
   83742:	9326      	str	r3, [sp, #152]	; 0x98
   83744:	e888 00a0 	stmia.w	r8, {r5, r7}
   83748:	f300 829e 	bgt.w	83c88 <_svfprintf_r+0xf00>
   8374c:	f108 0808 	add.w	r8, r8, #8
   83750:	e4bc      	b.n	830cc <_svfprintf_r+0x344>
   83752:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   83754:	2b01      	cmp	r3, #1
   83756:	f340 824f 	ble.w	83bf8 <_svfprintf_r+0xe70>
   8375a:	2301      	movs	r3, #1
   8375c:	9f26      	ldr	r7, [sp, #152]	; 0x98
   8375e:	441c      	add	r4, r3
   83760:	441f      	add	r7, r3
   83762:	2f07      	cmp	r7, #7
   83764:	9427      	str	r4, [sp, #156]	; 0x9c
   83766:	f8c8 6000 	str.w	r6, [r8]
   8376a:	9726      	str	r7, [sp, #152]	; 0x98
   8376c:	f8c8 3004 	str.w	r3, [r8, #4]
   83770:	f300 825f 	bgt.w	83c32 <_svfprintf_r+0xeaa>
   83774:	f108 0808 	add.w	r8, r8, #8
   83778:	9a19      	ldr	r2, [sp, #100]	; 0x64
   8377a:	3701      	adds	r7, #1
   8377c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   8377e:	4414      	add	r4, r2
   83780:	2f07      	cmp	r7, #7
   83782:	9427      	str	r4, [sp, #156]	; 0x9c
   83784:	9726      	str	r7, [sp, #152]	; 0x98
   83786:	f8c8 3000 	str.w	r3, [r8]
   8378a:	f8c8 2004 	str.w	r2, [r8, #4]
   8378e:	f300 825c 	bgt.w	83c4a <_svfprintf_r+0xec2>
   83792:	f108 0808 	add.w	r8, r8, #8
   83796:	a815      	add	r0, sp, #84	; 0x54
   83798:	c80d      	ldmia	r0, {r0, r2, r3}
   8379a:	9914      	ldr	r1, [sp, #80]	; 0x50
   8379c:	f003 fc80 	bl	870a0 <__aeabi_dcmpeq>
   837a0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   837a2:	2800      	cmp	r0, #0
   837a4:	f040 8141 	bne.w	83a2a <_svfprintf_r+0xca2>
   837a8:	3b01      	subs	r3, #1
   837aa:	3701      	adds	r7, #1
   837ac:	3601      	adds	r6, #1
   837ae:	441c      	add	r4, r3
   837b0:	2f07      	cmp	r7, #7
   837b2:	f8c8 6000 	str.w	r6, [r8]
   837b6:	9726      	str	r7, [sp, #152]	; 0x98
   837b8:	9427      	str	r4, [sp, #156]	; 0x9c
   837ba:	f8c8 3004 	str.w	r3, [r8, #4]
   837be:	f300 8166 	bgt.w	83a8e <_svfprintf_r+0xd06>
   837c2:	f108 0808 	add.w	r8, r8, #8
   837c6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
   837c8:	3701      	adds	r7, #1
   837ca:	4414      	add	r4, r2
   837cc:	ab21      	add	r3, sp, #132	; 0x84
   837ce:	2f07      	cmp	r7, #7
   837d0:	9427      	str	r4, [sp, #156]	; 0x9c
   837d2:	9726      	str	r7, [sp, #152]	; 0x98
   837d4:	f8c8 2004 	str.w	r2, [r8, #4]
   837d8:	f8c8 3000 	str.w	r3, [r8]
   837dc:	f77f acc4 	ble.w	83168 <_svfprintf_r+0x3e0>
   837e0:	aa25      	add	r2, sp, #148	; 0x94
   837e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
   837e4:	980c      	ldr	r0, [sp, #48]	; 0x30
   837e6:	f002 fbb9 	bl	85f5c <__ssprint_r>
   837ea:	2800      	cmp	r0, #0
   837ec:	f47f aba9 	bne.w	82f42 <_svfprintf_r+0x1ba>
   837f0:	46c8      	mov	r8, r9
   837f2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   837f4:	e4ba      	b.n	8316c <_svfprintf_r+0x3e4>
   837f6:	aa25      	add	r2, sp, #148	; 0x94
   837f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
   837fa:	980c      	ldr	r0, [sp, #48]	; 0x30
   837fc:	f002 fbae 	bl	85f5c <__ssprint_r>
   83800:	2800      	cmp	r0, #0
   83802:	f43f acfd 	beq.w	83200 <_svfprintf_r+0x478>
   83806:	f7ff bb9c 	b.w	82f42 <_svfprintf_r+0x1ba>
   8380a:	f8dd b01c 	ldr.w	fp, [sp, #28]
   8380e:	2b01      	cmp	r3, #1
   83810:	f000 817e 	beq.w	83b10 <_svfprintf_r+0xd88>
   83814:	2b02      	cmp	r3, #2
   83816:	d171      	bne.n	838fc <_svfprintf_r+0xb74>
   83818:	f8cd b01c 	str.w	fp, [sp, #28]
   8381c:	2400      	movs	r4, #0
   8381e:	2500      	movs	r5, #0
   83820:	e5d4      	b.n	833cc <_svfprintf_r+0x644>
   83822:	aa25      	add	r2, sp, #148	; 0x94
   83824:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83826:	980c      	ldr	r0, [sp, #48]	; 0x30
   83828:	f002 fb98 	bl	85f5c <__ssprint_r>
   8382c:	2800      	cmp	r0, #0
   8382e:	f47f ab88 	bne.w	82f42 <_svfprintf_r+0x1ba>
   83832:	46c8      	mov	r8, r9
   83834:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83836:	e486      	b.n	83146 <_svfprintf_r+0x3be>
   83838:	aa25      	add	r2, sp, #148	; 0x94
   8383a:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8383c:	980c      	ldr	r0, [sp, #48]	; 0x30
   8383e:	f002 fb8d 	bl	85f5c <__ssprint_r>
   83842:	2800      	cmp	r0, #0
   83844:	f47f ab7d 	bne.w	82f42 <_svfprintf_r+0x1ba>
   83848:	46c8      	mov	r8, r9
   8384a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   8384c:	e429      	b.n	830a2 <_svfprintf_r+0x31a>
   8384e:	2001      	movs	r0, #1
   83850:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83852:	4a2d      	ldr	r2, [pc, #180]	; (83908 <_svfprintf_r+0xb80>)
   83854:	4403      	add	r3, r0
   83856:	4404      	add	r4, r0
   83858:	2b07      	cmp	r3, #7
   8385a:	9427      	str	r4, [sp, #156]	; 0x9c
   8385c:	9326      	str	r3, [sp, #152]	; 0x98
   8385e:	f8c8 0004 	str.w	r0, [r8, #4]
   83862:	f8c8 2000 	str.w	r2, [r8]
   83866:	f340 82d8 	ble.w	83e1a <_svfprintf_r+0x1092>
   8386a:	aa25      	add	r2, sp, #148	; 0x94
   8386c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8386e:	980c      	ldr	r0, [sp, #48]	; 0x30
   83870:	f002 fb74 	bl	85f5c <__ssprint_r>
   83874:	2800      	cmp	r0, #0
   83876:	f47f ab64 	bne.w	82f42 <_svfprintf_r+0x1ba>
   8387a:	46c8      	mov	r8, r9
   8387c:	991f      	ldr	r1, [sp, #124]	; 0x7c
   8387e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83880:	b929      	cbnz	r1, 8388e <_svfprintf_r+0xb06>
   83882:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   83884:	b91b      	cbnz	r3, 8388e <_svfprintf_r+0xb06>
   83886:	9b07      	ldr	r3, [sp, #28]
   83888:	07d8      	lsls	r0, r3, #31
   8388a:	f57f ac6f 	bpl.w	8316c <_svfprintf_r+0x3e4>
   8388e:	9819      	ldr	r0, [sp, #100]	; 0x64
   83890:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83892:	4602      	mov	r2, r0
   83894:	3301      	adds	r3, #1
   83896:	4422      	add	r2, r4
   83898:	9c1a      	ldr	r4, [sp, #104]	; 0x68
   8389a:	2b07      	cmp	r3, #7
   8389c:	9227      	str	r2, [sp, #156]	; 0x9c
   8389e:	f8c8 4000 	str.w	r4, [r8]
   838a2:	f8c8 0004 	str.w	r0, [r8, #4]
   838a6:	9326      	str	r3, [sp, #152]	; 0x98
   838a8:	f300 8431 	bgt.w	8410e <_svfprintf_r+0x1386>
   838ac:	f108 0808 	add.w	r8, r8, #8
   838b0:	2900      	cmp	r1, #0
   838b2:	f2c0 8409 	blt.w	840c8 <_svfprintf_r+0x1340>
   838b6:	9913      	ldr	r1, [sp, #76]	; 0x4c
   838b8:	3301      	adds	r3, #1
   838ba:	188c      	adds	r4, r1, r2
   838bc:	2b07      	cmp	r3, #7
   838be:	9427      	str	r4, [sp, #156]	; 0x9c
   838c0:	9326      	str	r3, [sp, #152]	; 0x98
   838c2:	f8c8 6000 	str.w	r6, [r8]
   838c6:	f8c8 1004 	str.w	r1, [r8, #4]
   838ca:	f77f ac4d 	ble.w	83168 <_svfprintf_r+0x3e0>
   838ce:	aa25      	add	r2, sp, #148	; 0x94
   838d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
   838d2:	980c      	ldr	r0, [sp, #48]	; 0x30
   838d4:	f002 fb42 	bl	85f5c <__ssprint_r>
   838d8:	2800      	cmp	r0, #0
   838da:	f47f ab32 	bne.w	82f42 <_svfprintf_r+0x1ba>
   838de:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   838e0:	46c8      	mov	r8, r9
   838e2:	e443      	b.n	8316c <_svfprintf_r+0x3e4>
   838e4:	aa25      	add	r2, sp, #148	; 0x94
   838e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
   838e8:	980c      	ldr	r0, [sp, #48]	; 0x30
   838ea:	f002 fb37 	bl	85f5c <__ssprint_r>
   838ee:	2800      	cmp	r0, #0
   838f0:	f47f ab27 	bne.w	82f42 <_svfprintf_r+0x1ba>
   838f4:	46c8      	mov	r8, r9
   838f6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   838f8:	f7ff bbe5 	b.w	830c6 <_svfprintf_r+0x33e>
   838fc:	2400      	movs	r4, #0
   838fe:	2500      	movs	r5, #0
   83900:	f8cd b01c 	str.w	fp, [sp, #28]
   83904:	4649      	mov	r1, r9
   83906:	e004      	b.n	83912 <_svfprintf_r+0xb8a>
   83908:	000875f0 	.word	0x000875f0
   8390c:	00087604 	.word	0x00087604
   83910:	4631      	mov	r1, r6
   83912:	08e2      	lsrs	r2, r4, #3
   83914:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
   83918:	08e8      	lsrs	r0, r5, #3
   8391a:	f004 0307 	and.w	r3, r4, #7
   8391e:	4605      	mov	r5, r0
   83920:	4614      	mov	r4, r2
   83922:	3330      	adds	r3, #48	; 0x30
   83924:	ea54 0205 	orrs.w	r2, r4, r5
   83928:	f801 3c01 	strb.w	r3, [r1, #-1]
   8392c:	f101 36ff 	add.w	r6, r1, #4294967295
   83930:	d1ee      	bne.n	83910 <_svfprintf_r+0xb88>
   83932:	9a07      	ldr	r2, [sp, #28]
   83934:	07d2      	lsls	r2, r2, #31
   83936:	f57f ad59 	bpl.w	833ec <_svfprintf_r+0x664>
   8393a:	2b30      	cmp	r3, #48	; 0x30
   8393c:	f43f ad56 	beq.w	833ec <_svfprintf_r+0x664>
   83940:	2330      	movs	r3, #48	; 0x30
   83942:	3902      	subs	r1, #2
   83944:	f806 3c01 	strb.w	r3, [r6, #-1]
   83948:	eba9 0301 	sub.w	r3, r9, r1
   8394c:	930e      	str	r3, [sp, #56]	; 0x38
   8394e:	460e      	mov	r6, r1
   83950:	f7ff bb36 	b.w	82fc0 <_svfprintf_r+0x238>
   83954:	991f      	ldr	r1, [sp, #124]	; 0x7c
   83956:	2900      	cmp	r1, #0
   83958:	f77f af79 	ble.w	8384e <_svfprintf_r+0xac6>
   8395c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   8395e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   83960:	4293      	cmp	r3, r2
   83962:	bfa8      	it	ge
   83964:	4613      	movge	r3, r2
   83966:	2b00      	cmp	r3, #0
   83968:	461f      	mov	r7, r3
   8396a:	dd0b      	ble.n	83984 <_svfprintf_r+0xbfc>
   8396c:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8396e:	443c      	add	r4, r7
   83970:	3301      	adds	r3, #1
   83972:	2b07      	cmp	r3, #7
   83974:	9427      	str	r4, [sp, #156]	; 0x9c
   83976:	e888 00c0 	stmia.w	r8, {r6, r7}
   8397a:	9326      	str	r3, [sp, #152]	; 0x98
   8397c:	f300 82fb 	bgt.w	83f76 <_svfprintf_r+0x11ee>
   83980:	f108 0808 	add.w	r8, r8, #8
   83984:	9b12      	ldr	r3, [sp, #72]	; 0x48
   83986:	2f00      	cmp	r7, #0
   83988:	bfa8      	it	ge
   8398a:	1bdb      	subge	r3, r3, r7
   8398c:	2b00      	cmp	r3, #0
   8398e:	461f      	mov	r7, r3
   83990:	f340 80d7 	ble.w	83b42 <_svfprintf_r+0xdba>
   83994:	2b10      	cmp	r3, #16
   83996:	f340 8434 	ble.w	84202 <_svfprintf_r+0x147a>
   8399a:	4dba      	ldr	r5, [pc, #744]	; (83c84 <_svfprintf_r+0xefc>)
   8399c:	4642      	mov	r2, r8
   8399e:	4621      	mov	r1, r4
   839a0:	46b0      	mov	r8, r6
   839a2:	f04f 0b10 	mov.w	fp, #16
   839a6:	462e      	mov	r6, r5
   839a8:	9b26      	ldr	r3, [sp, #152]	; 0x98
   839aa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   839ac:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   839ae:	e004      	b.n	839ba <_svfprintf_r+0xc32>
   839b0:	3208      	adds	r2, #8
   839b2:	3f10      	subs	r7, #16
   839b4:	2f10      	cmp	r7, #16
   839b6:	f340 80b5 	ble.w	83b24 <_svfprintf_r+0xd9c>
   839ba:	3301      	adds	r3, #1
   839bc:	3110      	adds	r1, #16
   839be:	2b07      	cmp	r3, #7
   839c0:	9127      	str	r1, [sp, #156]	; 0x9c
   839c2:	9326      	str	r3, [sp, #152]	; 0x98
   839c4:	e882 0840 	stmia.w	r2, {r6, fp}
   839c8:	ddf2      	ble.n	839b0 <_svfprintf_r+0xc28>
   839ca:	aa25      	add	r2, sp, #148	; 0x94
   839cc:	4629      	mov	r1, r5
   839ce:	4620      	mov	r0, r4
   839d0:	f002 fac4 	bl	85f5c <__ssprint_r>
   839d4:	2800      	cmp	r0, #0
   839d6:	f47f aab4 	bne.w	82f42 <_svfprintf_r+0x1ba>
   839da:	464a      	mov	r2, r9
   839dc:	9927      	ldr	r1, [sp, #156]	; 0x9c
   839de:	9b26      	ldr	r3, [sp, #152]	; 0x98
   839e0:	e7e7      	b.n	839b2 <_svfprintf_r+0xc2a>
   839e2:	2d00      	cmp	r5, #0
   839e4:	bf08      	it	eq
   839e6:	2c0a      	cmpeq	r4, #10
   839e8:	f0c0 8090 	bcc.w	83b0c <_svfprintf_r+0xd84>
   839ec:	464e      	mov	r6, r9
   839ee:	4620      	mov	r0, r4
   839f0:	4629      	mov	r1, r5
   839f2:	220a      	movs	r2, #10
   839f4:	2300      	movs	r3, #0
   839f6:	f003 fbc3 	bl	87180 <__aeabi_uldivmod>
   839fa:	3230      	adds	r2, #48	; 0x30
   839fc:	f806 2d01 	strb.w	r2, [r6, #-1]!
   83a00:	4620      	mov	r0, r4
   83a02:	4629      	mov	r1, r5
   83a04:	2300      	movs	r3, #0
   83a06:	220a      	movs	r2, #10
   83a08:	f003 fbba 	bl	87180 <__aeabi_uldivmod>
   83a0c:	4604      	mov	r4, r0
   83a0e:	460d      	mov	r5, r1
   83a10:	ea54 0305 	orrs.w	r3, r4, r5
   83a14:	d1eb      	bne.n	839ee <_svfprintf_r+0xc66>
   83a16:	eba9 0306 	sub.w	r3, r9, r6
   83a1a:	930e      	str	r3, [sp, #56]	; 0x38
   83a1c:	f7ff bad0 	b.w	82fc0 <_svfprintf_r+0x238>
   83a20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   83a22:	464e      	mov	r6, r9
   83a24:	930e      	str	r3, [sp, #56]	; 0x38
   83a26:	f7ff bacb 	b.w	82fc0 <_svfprintf_r+0x238>
   83a2a:	1e5e      	subs	r6, r3, #1
   83a2c:	2e00      	cmp	r6, #0
   83a2e:	f77f aeca 	ble.w	837c6 <_svfprintf_r+0xa3e>
   83a32:	2e10      	cmp	r6, #16
   83a34:	f340 83e3 	ble.w	841fe <_svfprintf_r+0x1476>
   83a38:	4622      	mov	r2, r4
   83a3a:	f04f 0b10 	mov.w	fp, #16
   83a3e:	4d91      	ldr	r5, [pc, #580]	; (83c84 <_svfprintf_r+0xefc>)
   83a40:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   83a42:	e004      	b.n	83a4e <_svfprintf_r+0xcc6>
   83a44:	3e10      	subs	r6, #16
   83a46:	2e10      	cmp	r6, #16
   83a48:	f108 0808 	add.w	r8, r8, #8
   83a4c:	dd15      	ble.n	83a7a <_svfprintf_r+0xcf2>
   83a4e:	3701      	adds	r7, #1
   83a50:	3210      	adds	r2, #16
   83a52:	2f07      	cmp	r7, #7
   83a54:	9227      	str	r2, [sp, #156]	; 0x9c
   83a56:	9726      	str	r7, [sp, #152]	; 0x98
   83a58:	e888 0820 	stmia.w	r8, {r5, fp}
   83a5c:	ddf2      	ble.n	83a44 <_svfprintf_r+0xcbc>
   83a5e:	aa25      	add	r2, sp, #148	; 0x94
   83a60:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83a62:	4620      	mov	r0, r4
   83a64:	f002 fa7a 	bl	85f5c <__ssprint_r>
   83a68:	2800      	cmp	r0, #0
   83a6a:	f47f aa6a 	bne.w	82f42 <_svfprintf_r+0x1ba>
   83a6e:	3e10      	subs	r6, #16
   83a70:	2e10      	cmp	r6, #16
   83a72:	46c8      	mov	r8, r9
   83a74:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   83a76:	9f26      	ldr	r7, [sp, #152]	; 0x98
   83a78:	dce9      	bgt.n	83a4e <_svfprintf_r+0xcc6>
   83a7a:	4614      	mov	r4, r2
   83a7c:	3701      	adds	r7, #1
   83a7e:	4434      	add	r4, r6
   83a80:	2f07      	cmp	r7, #7
   83a82:	9427      	str	r4, [sp, #156]	; 0x9c
   83a84:	9726      	str	r7, [sp, #152]	; 0x98
   83a86:	e888 0060 	stmia.w	r8, {r5, r6}
   83a8a:	f77f ae9a 	ble.w	837c2 <_svfprintf_r+0xa3a>
   83a8e:	aa25      	add	r2, sp, #148	; 0x94
   83a90:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83a92:	980c      	ldr	r0, [sp, #48]	; 0x30
   83a94:	f002 fa62 	bl	85f5c <__ssprint_r>
   83a98:	2800      	cmp	r0, #0
   83a9a:	f47f aa52 	bne.w	82f42 <_svfprintf_r+0x1ba>
   83a9e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83aa0:	9f26      	ldr	r7, [sp, #152]	; 0x98
   83aa2:	46c8      	mov	r8, r9
   83aa4:	e68f      	b.n	837c6 <_svfprintf_r+0xa3e>
   83aa6:	3204      	adds	r2, #4
   83aa8:	681c      	ldr	r4, [r3, #0]
   83aaa:	2500      	movs	r5, #0
   83aac:	2301      	movs	r3, #1
   83aae:	920f      	str	r2, [sp, #60]	; 0x3c
   83ab0:	f7ff ba68 	b.w	82f84 <_svfprintf_r+0x1fc>
   83ab4:	681c      	ldr	r4, [r3, #0]
   83ab6:	3304      	adds	r3, #4
   83ab8:	930f      	str	r3, [sp, #60]	; 0x3c
   83aba:	2500      	movs	r5, #0
   83abc:	e42a      	b.n	83314 <_svfprintf_r+0x58c>
   83abe:	681c      	ldr	r4, [r3, #0]
   83ac0:	3304      	adds	r3, #4
   83ac2:	17e5      	asrs	r5, r4, #31
   83ac4:	4622      	mov	r2, r4
   83ac6:	930f      	str	r3, [sp, #60]	; 0x3c
   83ac8:	462b      	mov	r3, r5
   83aca:	2a00      	cmp	r2, #0
   83acc:	f173 0300 	sbcs.w	r3, r3, #0
   83ad0:	f6bf ac68 	bge.w	833a4 <_svfprintf_r+0x61c>
   83ad4:	272d      	movs	r7, #45	; 0x2d
   83ad6:	4264      	negs	r4, r4
   83ad8:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   83adc:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
   83ae0:	2301      	movs	r3, #1
   83ae2:	f7ff ba53 	b.w	82f8c <_svfprintf_r+0x204>
   83ae6:	990f      	ldr	r1, [sp, #60]	; 0x3c
   83ae8:	2500      	movs	r5, #0
   83aea:	460a      	mov	r2, r1
   83aec:	3204      	adds	r2, #4
   83aee:	680c      	ldr	r4, [r1, #0]
   83af0:	920f      	str	r2, [sp, #60]	; 0x3c
   83af2:	f7ff ba47 	b.w	82f84 <_svfprintf_r+0x1fc>
   83af6:	4614      	mov	r4, r2
   83af8:	3301      	adds	r3, #1
   83afa:	4434      	add	r4, r6
   83afc:	2b07      	cmp	r3, #7
   83afe:	9427      	str	r4, [sp, #156]	; 0x9c
   83b00:	9326      	str	r3, [sp, #152]	; 0x98
   83b02:	e888 0060 	stmia.w	r8, {r5, r6}
   83b06:	f77f ab2f 	ble.w	83168 <_svfprintf_r+0x3e0>
   83b0a:	e6e0      	b.n	838ce <_svfprintf_r+0xb46>
   83b0c:	f8dd b01c 	ldr.w	fp, [sp, #28]
   83b10:	2301      	movs	r3, #1
   83b12:	ae42      	add	r6, sp, #264	; 0x108
   83b14:	3430      	adds	r4, #48	; 0x30
   83b16:	f8cd b01c 	str.w	fp, [sp, #28]
   83b1a:	f806 4d41 	strb.w	r4, [r6, #-65]!
   83b1e:	930e      	str	r3, [sp, #56]	; 0x38
   83b20:	f7ff ba4e 	b.w	82fc0 <_svfprintf_r+0x238>
   83b24:	4635      	mov	r5, r6
   83b26:	460c      	mov	r4, r1
   83b28:	4646      	mov	r6, r8
   83b2a:	4690      	mov	r8, r2
   83b2c:	3301      	adds	r3, #1
   83b2e:	443c      	add	r4, r7
   83b30:	2b07      	cmp	r3, #7
   83b32:	9427      	str	r4, [sp, #156]	; 0x9c
   83b34:	9326      	str	r3, [sp, #152]	; 0x98
   83b36:	e888 00a0 	stmia.w	r8, {r5, r7}
   83b3a:	f300 8246 	bgt.w	83fca <_svfprintf_r+0x1242>
   83b3e:	f108 0808 	add.w	r8, r8, #8
   83b42:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   83b44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   83b46:	429a      	cmp	r2, r3
   83b48:	db45      	blt.n	83bd6 <_svfprintf_r+0xe4e>
   83b4a:	9b07      	ldr	r3, [sp, #28]
   83b4c:	07d9      	lsls	r1, r3, #31
   83b4e:	d442      	bmi.n	83bd6 <_svfprintf_r+0xe4e>
   83b50:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   83b52:	9812      	ldr	r0, [sp, #72]	; 0x48
   83b54:	1a9a      	subs	r2, r3, r2
   83b56:	1a1d      	subs	r5, r3, r0
   83b58:	4295      	cmp	r5, r2
   83b5a:	bfa8      	it	ge
   83b5c:	4615      	movge	r5, r2
   83b5e:	2d00      	cmp	r5, #0
   83b60:	dd0e      	ble.n	83b80 <_svfprintf_r+0xdf8>
   83b62:	9926      	ldr	r1, [sp, #152]	; 0x98
   83b64:	4406      	add	r6, r0
   83b66:	3101      	adds	r1, #1
   83b68:	442c      	add	r4, r5
   83b6a:	2907      	cmp	r1, #7
   83b6c:	f8c8 6000 	str.w	r6, [r8]
   83b70:	9427      	str	r4, [sp, #156]	; 0x9c
   83b72:	f8c8 5004 	str.w	r5, [r8, #4]
   83b76:	9126      	str	r1, [sp, #152]	; 0x98
   83b78:	f300 8216 	bgt.w	83fa8 <_svfprintf_r+0x1220>
   83b7c:	f108 0808 	add.w	r8, r8, #8
   83b80:	2d00      	cmp	r5, #0
   83b82:	bfb4      	ite	lt
   83b84:	4616      	movlt	r6, r2
   83b86:	1b56      	subge	r6, r2, r5
   83b88:	2e00      	cmp	r6, #0
   83b8a:	f77f aaef 	ble.w	8316c <_svfprintf_r+0x3e4>
   83b8e:	2e10      	cmp	r6, #16
   83b90:	f340 82f3 	ble.w	8417a <_svfprintf_r+0x13f2>
   83b94:	4622      	mov	r2, r4
   83b96:	2710      	movs	r7, #16
   83b98:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83b9a:	4d3a      	ldr	r5, [pc, #232]	; (83c84 <_svfprintf_r+0xefc>)
   83b9c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   83ba0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   83ba2:	e004      	b.n	83bae <_svfprintf_r+0xe26>
   83ba4:	f108 0808 	add.w	r8, r8, #8
   83ba8:	3e10      	subs	r6, #16
   83baa:	2e10      	cmp	r6, #16
   83bac:	dda3      	ble.n	83af6 <_svfprintf_r+0xd6e>
   83bae:	3301      	adds	r3, #1
   83bb0:	3210      	adds	r2, #16
   83bb2:	2b07      	cmp	r3, #7
   83bb4:	9227      	str	r2, [sp, #156]	; 0x9c
   83bb6:	9326      	str	r3, [sp, #152]	; 0x98
   83bb8:	e888 00a0 	stmia.w	r8, {r5, r7}
   83bbc:	ddf2      	ble.n	83ba4 <_svfprintf_r+0xe1c>
   83bbe:	aa25      	add	r2, sp, #148	; 0x94
   83bc0:	4621      	mov	r1, r4
   83bc2:	4658      	mov	r0, fp
   83bc4:	f002 f9ca 	bl	85f5c <__ssprint_r>
   83bc8:	2800      	cmp	r0, #0
   83bca:	f47f a9ba 	bne.w	82f42 <_svfprintf_r+0x1ba>
   83bce:	46c8      	mov	r8, r9
   83bd0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   83bd2:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83bd4:	e7e8      	b.n	83ba8 <_svfprintf_r+0xe20>
   83bd6:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83bd8:	9819      	ldr	r0, [sp, #100]	; 0x64
   83bda:	3301      	adds	r3, #1
   83bdc:	991a      	ldr	r1, [sp, #104]	; 0x68
   83bde:	4404      	add	r4, r0
   83be0:	2b07      	cmp	r3, #7
   83be2:	9427      	str	r4, [sp, #156]	; 0x9c
   83be4:	f8c8 1000 	str.w	r1, [r8]
   83be8:	f8c8 0004 	str.w	r0, [r8, #4]
   83bec:	9326      	str	r3, [sp, #152]	; 0x98
   83bee:	f300 81cf 	bgt.w	83f90 <_svfprintf_r+0x1208>
   83bf2:	f108 0808 	add.w	r8, r8, #8
   83bf6:	e7ab      	b.n	83b50 <_svfprintf_r+0xdc8>
   83bf8:	9b07      	ldr	r3, [sp, #28]
   83bfa:	07da      	lsls	r2, r3, #31
   83bfc:	f53f adad 	bmi.w	8375a <_svfprintf_r+0x9d2>
   83c00:	2301      	movs	r3, #1
   83c02:	9f26      	ldr	r7, [sp, #152]	; 0x98
   83c04:	441c      	add	r4, r3
   83c06:	441f      	add	r7, r3
   83c08:	2f07      	cmp	r7, #7
   83c0a:	9427      	str	r4, [sp, #156]	; 0x9c
   83c0c:	f8c8 6000 	str.w	r6, [r8]
   83c10:	9726      	str	r7, [sp, #152]	; 0x98
   83c12:	f8c8 3004 	str.w	r3, [r8, #4]
   83c16:	f77f add4 	ble.w	837c2 <_svfprintf_r+0xa3a>
   83c1a:	aa25      	add	r2, sp, #148	; 0x94
   83c1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83c1e:	980c      	ldr	r0, [sp, #48]	; 0x30
   83c20:	f002 f99c 	bl	85f5c <__ssprint_r>
   83c24:	2800      	cmp	r0, #0
   83c26:	f47f a98c 	bne.w	82f42 <_svfprintf_r+0x1ba>
   83c2a:	46c8      	mov	r8, r9
   83c2c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83c2e:	9f26      	ldr	r7, [sp, #152]	; 0x98
   83c30:	e5c9      	b.n	837c6 <_svfprintf_r+0xa3e>
   83c32:	aa25      	add	r2, sp, #148	; 0x94
   83c34:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83c36:	980c      	ldr	r0, [sp, #48]	; 0x30
   83c38:	f002 f990 	bl	85f5c <__ssprint_r>
   83c3c:	2800      	cmp	r0, #0
   83c3e:	f47f a980 	bne.w	82f42 <_svfprintf_r+0x1ba>
   83c42:	46c8      	mov	r8, r9
   83c44:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83c46:	9f26      	ldr	r7, [sp, #152]	; 0x98
   83c48:	e596      	b.n	83778 <_svfprintf_r+0x9f0>
   83c4a:	aa25      	add	r2, sp, #148	; 0x94
   83c4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83c4e:	980c      	ldr	r0, [sp, #48]	; 0x30
   83c50:	f002 f984 	bl	85f5c <__ssprint_r>
   83c54:	2800      	cmp	r0, #0
   83c56:	f47f a974 	bne.w	82f42 <_svfprintf_r+0x1ba>
   83c5a:	46c8      	mov	r8, r9
   83c5c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83c5e:	9f26      	ldr	r7, [sp, #152]	; 0x98
   83c60:	e599      	b.n	83796 <_svfprintf_r+0xa0e>
   83c62:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   83c64:	3407      	adds	r4, #7
   83c66:	f024 0407 	bic.w	r4, r4, #7
   83c6a:	f104 0108 	add.w	r1, r4, #8
   83c6e:	e9d4 2300 	ldrd	r2, r3, [r4]
   83c72:	910f      	str	r1, [sp, #60]	; 0x3c
   83c74:	4614      	mov	r4, r2
   83c76:	461d      	mov	r5, r3
   83c78:	f7ff bb8f 	b.w	8339a <_svfprintf_r+0x612>
   83c7c:	464e      	mov	r6, r9
   83c7e:	f7ff b99f 	b.w	82fc0 <_svfprintf_r+0x238>
   83c82:	bf00      	nop
   83c84:	00087604 	.word	0x00087604
   83c88:	aa25      	add	r2, sp, #148	; 0x94
   83c8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83c8c:	980c      	ldr	r0, [sp, #48]	; 0x30
   83c8e:	f002 f965 	bl	85f5c <__ssprint_r>
   83c92:	2800      	cmp	r0, #0
   83c94:	f47f a955 	bne.w	82f42 <_svfprintf_r+0x1ba>
   83c98:	46c8      	mov	r8, r9
   83c9a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83c9c:	f7ff ba16 	b.w	830cc <_svfprintf_r+0x344>
   83ca0:	9c15      	ldr	r4, [sp, #84]	; 0x54
   83ca2:	4622      	mov	r2, r4
   83ca4:	4620      	mov	r0, r4
   83ca6:	9c14      	ldr	r4, [sp, #80]	; 0x50
   83ca8:	4623      	mov	r3, r4
   83caa:	4621      	mov	r1, r4
   83cac:	f003 fa2a 	bl	87104 <__aeabi_dcmpun>
   83cb0:	2800      	cmp	r0, #0
   83cb2:	f040 8273 	bne.w	8419c <_svfprintf_r+0x1414>
   83cb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   83cb8:	3301      	adds	r3, #1
   83cba:	9b11      	ldr	r3, [sp, #68]	; 0x44
   83cbc:	f023 0320 	bic.w	r3, r3, #32
   83cc0:	930e      	str	r3, [sp, #56]	; 0x38
   83cc2:	f000 819c 	beq.w	83ffe <_svfprintf_r+0x1276>
   83cc6:	2b47      	cmp	r3, #71	; 0x47
   83cc8:	f000 80d6 	beq.w	83e78 <_svfprintf_r+0x10f0>
   83ccc:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
   83cd0:	9307      	str	r3, [sp, #28]
   83cd2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83cd4:	1e1f      	subs	r7, r3, #0
   83cd6:	9b15      	ldr	r3, [sp, #84]	; 0x54
   83cd8:	9308      	str	r3, [sp, #32]
   83cda:	bfb7      	itett	lt
   83cdc:	463b      	movlt	r3, r7
   83cde:	2300      	movge	r3, #0
   83ce0:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
   83ce4:	232d      	movlt	r3, #45	; 0x2d
   83ce6:	9310      	str	r3, [sp, #64]	; 0x40
   83ce8:	9b11      	ldr	r3, [sp, #68]	; 0x44
   83cea:	2b66      	cmp	r3, #102	; 0x66
   83cec:	f000 8190 	beq.w	84010 <_svfprintf_r+0x1288>
   83cf0:	2b46      	cmp	r3, #70	; 0x46
   83cf2:	f000 80a4 	beq.w	83e3e <_svfprintf_r+0x10b6>
   83cf6:	2002      	movs	r0, #2
   83cf8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   83cfa:	a923      	add	r1, sp, #140	; 0x8c
   83cfc:	2b45      	cmp	r3, #69	; 0x45
   83cfe:	bf0a      	itet	eq
   83d00:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
   83d02:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
   83d04:	1c5d      	addeq	r5, r3, #1
   83d06:	e88d 0021 	stmia.w	sp, {r0, r5}
   83d0a:	9104      	str	r1, [sp, #16]
   83d0c:	a820      	add	r0, sp, #128	; 0x80
   83d0e:	a91f      	add	r1, sp, #124	; 0x7c
   83d10:	463b      	mov	r3, r7
   83d12:	9003      	str	r0, [sp, #12]
   83d14:	9a08      	ldr	r2, [sp, #32]
   83d16:	9102      	str	r1, [sp, #8]
   83d18:	980c      	ldr	r0, [sp, #48]	; 0x30
   83d1a:	f000 fb59 	bl	843d0 <_dtoa_r>
   83d1e:	9b11      	ldr	r3, [sp, #68]	; 0x44
   83d20:	4606      	mov	r6, r0
   83d22:	2b67      	cmp	r3, #103	; 0x67
   83d24:	f040 81ba 	bne.w	8409c <_svfprintf_r+0x1314>
   83d28:	f01b 0f01 	tst.w	fp, #1
   83d2c:	f000 8223 	beq.w	84176 <_svfprintf_r+0x13ee>
   83d30:	1974      	adds	r4, r6, r5
   83d32:	9a16      	ldr	r2, [sp, #88]	; 0x58
   83d34:	9808      	ldr	r0, [sp, #32]
   83d36:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   83d38:	4639      	mov	r1, r7
   83d3a:	f003 f9b1 	bl	870a0 <__aeabi_dcmpeq>
   83d3e:	2800      	cmp	r0, #0
   83d40:	f040 8124 	bne.w	83f8c <_svfprintf_r+0x1204>
   83d44:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   83d46:	42a3      	cmp	r3, r4
   83d48:	d206      	bcs.n	83d58 <_svfprintf_r+0xfd0>
   83d4a:	2130      	movs	r1, #48	; 0x30
   83d4c:	1c5a      	adds	r2, r3, #1
   83d4e:	9223      	str	r2, [sp, #140]	; 0x8c
   83d50:	7019      	strb	r1, [r3, #0]
   83d52:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   83d54:	429c      	cmp	r4, r3
   83d56:	d8f9      	bhi.n	83d4c <_svfprintf_r+0xfc4>
   83d58:	1b9b      	subs	r3, r3, r6
   83d5a:	9313      	str	r3, [sp, #76]	; 0x4c
   83d5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   83d5e:	2b47      	cmp	r3, #71	; 0x47
   83d60:	f000 80a2 	beq.w	83ea8 <_svfprintf_r+0x1120>
   83d64:	9b11      	ldr	r3, [sp, #68]	; 0x44
   83d66:	2b65      	cmp	r3, #101	; 0x65
   83d68:	f340 81a7 	ble.w	840ba <_svfprintf_r+0x1332>
   83d6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   83d6e:	2b66      	cmp	r3, #102	; 0x66
   83d70:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   83d72:	9312      	str	r3, [sp, #72]	; 0x48
   83d74:	f000 8171 	beq.w	8405a <_svfprintf_r+0x12d2>
   83d78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   83d7a:	9a12      	ldr	r2, [sp, #72]	; 0x48
   83d7c:	4619      	mov	r1, r3
   83d7e:	4291      	cmp	r1, r2
   83d80:	f300 815d 	bgt.w	8403e <_svfprintf_r+0x12b6>
   83d84:	f01b 0f01 	tst.w	fp, #1
   83d88:	f040 81f0 	bne.w	8416c <_svfprintf_r+0x13e4>
   83d8c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
   83d90:	9308      	str	r3, [sp, #32]
   83d92:	2367      	movs	r3, #103	; 0x67
   83d94:	920e      	str	r2, [sp, #56]	; 0x38
   83d96:	9311      	str	r3, [sp, #68]	; 0x44
   83d98:	9b10      	ldr	r3, [sp, #64]	; 0x40
   83d9a:	2b00      	cmp	r3, #0
   83d9c:	d17d      	bne.n	83e9a <_svfprintf_r+0x1112>
   83d9e:	930a      	str	r3, [sp, #40]	; 0x28
   83da0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   83da4:	f7ff b914 	b.w	82fd0 <_svfprintf_r+0x248>
   83da8:	f024 0407 	bic.w	r4, r4, #7
   83dac:	6823      	ldr	r3, [r4, #0]
   83dae:	9315      	str	r3, [sp, #84]	; 0x54
   83db0:	6863      	ldr	r3, [r4, #4]
   83db2:	9314      	str	r3, [sp, #80]	; 0x50
   83db4:	f104 0308 	add.w	r3, r4, #8
   83db8:	930f      	str	r3, [sp, #60]	; 0x3c
   83dba:	f7ff bb2f 	b.w	8341c <_svfprintf_r+0x694>
   83dbe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83dc0:	6813      	ldr	r3, [r2, #0]
   83dc2:	3204      	adds	r2, #4
   83dc4:	920f      	str	r2, [sp, #60]	; 0x3c
   83dc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
   83dc8:	601a      	str	r2, [r3, #0]
   83dca:	f7ff b804 	b.w	82dd6 <_svfprintf_r+0x4e>
   83dce:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83dd0:	4daf      	ldr	r5, [pc, #700]	; (84090 <_svfprintf_r+0x1308>)
   83dd2:	f7ff b9ad 	b.w	83130 <_svfprintf_r+0x3a8>
   83dd6:	aa25      	add	r2, sp, #148	; 0x94
   83dd8:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83dda:	980c      	ldr	r0, [sp, #48]	; 0x30
   83ddc:	f002 f8be 	bl	85f5c <__ssprint_r>
   83de0:	2800      	cmp	r0, #0
   83de2:	f47f a8ae 	bne.w	82f42 <_svfprintf_r+0x1ba>
   83de6:	46c8      	mov	r8, r9
   83de8:	e431      	b.n	8364e <_svfprintf_r+0x8c6>
   83dea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83dec:	4613      	mov	r3, r2
   83dee:	3304      	adds	r3, #4
   83df0:	930f      	str	r3, [sp, #60]	; 0x3c
   83df2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   83df4:	6811      	ldr	r1, [r2, #0]
   83df6:	17dd      	asrs	r5, r3, #31
   83df8:	461a      	mov	r2, r3
   83dfa:	462b      	mov	r3, r5
   83dfc:	e9c1 2300 	strd	r2, r3, [r1]
   83e00:	f7fe bfe9 	b.w	82dd6 <_svfprintf_r+0x4e>
   83e04:	aa25      	add	r2, sp, #148	; 0x94
   83e06:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83e08:	980c      	ldr	r0, [sp, #48]	; 0x30
   83e0a:	f002 f8a7 	bl	85f5c <__ssprint_r>
   83e0e:	2800      	cmp	r0, #0
   83e10:	f47f a897 	bne.w	82f42 <_svfprintf_r+0x1ba>
   83e14:	46c8      	mov	r8, r9
   83e16:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83e18:	e432      	b.n	83680 <_svfprintf_r+0x8f8>
   83e1a:	f108 0808 	add.w	r8, r8, #8
   83e1e:	e52f      	b.n	83880 <_svfprintf_r+0xaf8>
   83e20:	2140      	movs	r1, #64	; 0x40
   83e22:	980c      	ldr	r0, [sp, #48]	; 0x30
   83e24:	f001 fa22 	bl	8526c <_malloc_r>
   83e28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   83e2a:	6010      	str	r0, [r2, #0]
   83e2c:	6110      	str	r0, [r2, #16]
   83e2e:	2800      	cmp	r0, #0
   83e30:	f000 8214 	beq.w	8425c <_svfprintf_r+0x14d4>
   83e34:	2340      	movs	r3, #64	; 0x40
   83e36:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   83e38:	6153      	str	r3, [r2, #20]
   83e3a:	f7fe bfbc 	b.w	82db6 <_svfprintf_r+0x2e>
   83e3e:	2003      	movs	r0, #3
   83e40:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   83e42:	a923      	add	r1, sp, #140	; 0x8c
   83e44:	e88d 0011 	stmia.w	sp, {r0, r4}
   83e48:	9104      	str	r1, [sp, #16]
   83e4a:	a820      	add	r0, sp, #128	; 0x80
   83e4c:	a91f      	add	r1, sp, #124	; 0x7c
   83e4e:	9003      	str	r0, [sp, #12]
   83e50:	9a08      	ldr	r2, [sp, #32]
   83e52:	463b      	mov	r3, r7
   83e54:	9102      	str	r1, [sp, #8]
   83e56:	980c      	ldr	r0, [sp, #48]	; 0x30
   83e58:	f000 faba 	bl	843d0 <_dtoa_r>
   83e5c:	4625      	mov	r5, r4
   83e5e:	4606      	mov	r6, r0
   83e60:	9b11      	ldr	r3, [sp, #68]	; 0x44
   83e62:	1974      	adds	r4, r6, r5
   83e64:	2b46      	cmp	r3, #70	; 0x46
   83e66:	f47f af64 	bne.w	83d32 <_svfprintf_r+0xfaa>
   83e6a:	7833      	ldrb	r3, [r6, #0]
   83e6c:	2b30      	cmp	r3, #48	; 0x30
   83e6e:	f000 8187 	beq.w	84180 <_svfprintf_r+0x13f8>
   83e72:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
   83e74:	442c      	add	r4, r5
   83e76:	e75c      	b.n	83d32 <_svfprintf_r+0xfaa>
   83e78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   83e7a:	2b00      	cmp	r3, #0
   83e7c:	bf08      	it	eq
   83e7e:	2301      	moveq	r3, #1
   83e80:	930a      	str	r3, [sp, #40]	; 0x28
   83e82:	e723      	b.n	83ccc <_svfprintf_r+0xf44>
   83e84:	4630      	mov	r0, r6
   83e86:	950a      	str	r5, [sp, #40]	; 0x28
   83e88:	f7fe ff50 	bl	82d2c <strlen>
   83e8c:	940f      	str	r4, [sp, #60]	; 0x3c
   83e8e:	900e      	str	r0, [sp, #56]	; 0x38
   83e90:	f8cd b01c 	str.w	fp, [sp, #28]
   83e94:	4603      	mov	r3, r0
   83e96:	f7ff b9e7 	b.w	83268 <_svfprintf_r+0x4e0>
   83e9a:	272d      	movs	r7, #45	; 0x2d
   83e9c:	2300      	movs	r3, #0
   83e9e:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
   83ea2:	930a      	str	r3, [sp, #40]	; 0x28
   83ea4:	f7ff b895 	b.w	82fd2 <_svfprintf_r+0x24a>
   83ea8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   83eaa:	461a      	mov	r2, r3
   83eac:	9312      	str	r3, [sp, #72]	; 0x48
   83eae:	3303      	adds	r3, #3
   83eb0:	db04      	blt.n	83ebc <_svfprintf_r+0x1134>
   83eb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   83eb4:	4619      	mov	r1, r3
   83eb6:	4291      	cmp	r1, r2
   83eb8:	f6bf af5e 	bge.w	83d78 <_svfprintf_r+0xff0>
   83ebc:	9b11      	ldr	r3, [sp, #68]	; 0x44
   83ebe:	3b02      	subs	r3, #2
   83ec0:	9311      	str	r3, [sp, #68]	; 0x44
   83ec2:	9b12      	ldr	r3, [sp, #72]	; 0x48
   83ec4:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
   83ec8:	3b01      	subs	r3, #1
   83eca:	2b00      	cmp	r3, #0
   83ecc:	f88d 2084 	strb.w	r2, [sp, #132]	; 0x84
   83ed0:	bfb4      	ite	lt
   83ed2:	222d      	movlt	r2, #45	; 0x2d
   83ed4:	222b      	movge	r2, #43	; 0x2b
   83ed6:	931f      	str	r3, [sp, #124]	; 0x7c
   83ed8:	bfb8      	it	lt
   83eda:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
   83edc:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
   83ee0:	bfb8      	it	lt
   83ee2:	f1c3 0301 	rsblt	r3, r3, #1
   83ee6:	2b09      	cmp	r3, #9
   83ee8:	f340 811f 	ble.w	8412a <_svfprintf_r+0x13a2>
   83eec:	f10d 0093 	add.w	r0, sp, #147	; 0x93
   83ef0:	4601      	mov	r1, r0
   83ef2:	4c68      	ldr	r4, [pc, #416]	; (84094 <_svfprintf_r+0x130c>)
   83ef4:	e000      	b.n	83ef8 <_svfprintf_r+0x1170>
   83ef6:	4611      	mov	r1, r2
   83ef8:	fb84 5203 	smull	r5, r2, r4, r3
   83efc:	17dd      	asrs	r5, r3, #31
   83efe:	ebc5 05a2 	rsb	r5, r5, r2, asr #2
   83f02:	eb05 0285 	add.w	r2, r5, r5, lsl #2
   83f06:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
   83f0a:	3230      	adds	r2, #48	; 0x30
   83f0c:	2d09      	cmp	r5, #9
   83f0e:	f801 2c01 	strb.w	r2, [r1, #-1]
   83f12:	462b      	mov	r3, r5
   83f14:	f101 32ff 	add.w	r2, r1, #4294967295
   83f18:	dced      	bgt.n	83ef6 <_svfprintf_r+0x116e>
   83f1a:	3330      	adds	r3, #48	; 0x30
   83f1c:	3902      	subs	r1, #2
   83f1e:	b2dc      	uxtb	r4, r3
   83f20:	4288      	cmp	r0, r1
   83f22:	f802 4c01 	strb.w	r4, [r2, #-1]
   83f26:	f240 8192 	bls.w	8424e <_svfprintf_r+0x14c6>
   83f2a:	f10d 0186 	add.w	r1, sp, #134	; 0x86
   83f2e:	4613      	mov	r3, r2
   83f30:	e001      	b.n	83f36 <_svfprintf_r+0x11ae>
   83f32:	f813 4b01 	ldrb.w	r4, [r3], #1
   83f36:	4283      	cmp	r3, r0
   83f38:	f801 4b01 	strb.w	r4, [r1], #1
   83f3c:	d1f9      	bne.n	83f32 <_svfprintf_r+0x11aa>
   83f3e:	3301      	adds	r3, #1
   83f40:	1a9b      	subs	r3, r3, r2
   83f42:	f10d 0286 	add.w	r2, sp, #134	; 0x86
   83f46:	4413      	add	r3, r2
   83f48:	aa21      	add	r2, sp, #132	; 0x84
   83f4a:	1a9b      	subs	r3, r3, r2
   83f4c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   83f4e:	931b      	str	r3, [sp, #108]	; 0x6c
   83f50:	2a01      	cmp	r2, #1
   83f52:	4413      	add	r3, r2
   83f54:	930e      	str	r3, [sp, #56]	; 0x38
   83f56:	f340 8148 	ble.w	841ea <_svfprintf_r+0x1462>
   83f5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   83f5c:	9a19      	ldr	r2, [sp, #100]	; 0x64
   83f5e:	4413      	add	r3, r2
   83f60:	930e      	str	r3, [sp, #56]	; 0x38
   83f62:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   83f66:	9308      	str	r3, [sp, #32]
   83f68:	2300      	movs	r3, #0
   83f6a:	9312      	str	r3, [sp, #72]	; 0x48
   83f6c:	e714      	b.n	83d98 <_svfprintf_r+0x1010>
   83f6e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83f70:	9a26      	ldr	r2, [sp, #152]	; 0x98
   83f72:	f7ff b876 	b.w	83062 <_svfprintf_r+0x2da>
   83f76:	aa25      	add	r2, sp, #148	; 0x94
   83f78:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83f7a:	980c      	ldr	r0, [sp, #48]	; 0x30
   83f7c:	f001 ffee 	bl	85f5c <__ssprint_r>
   83f80:	2800      	cmp	r0, #0
   83f82:	f47e afde 	bne.w	82f42 <_svfprintf_r+0x1ba>
   83f86:	46c8      	mov	r8, r9
   83f88:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83f8a:	e4fb      	b.n	83984 <_svfprintf_r+0xbfc>
   83f8c:	4623      	mov	r3, r4
   83f8e:	e6e3      	b.n	83d58 <_svfprintf_r+0xfd0>
   83f90:	aa25      	add	r2, sp, #148	; 0x94
   83f92:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83f94:	980c      	ldr	r0, [sp, #48]	; 0x30
   83f96:	f001 ffe1 	bl	85f5c <__ssprint_r>
   83f9a:	2800      	cmp	r0, #0
   83f9c:	f47e afd1 	bne.w	82f42 <_svfprintf_r+0x1ba>
   83fa0:	46c8      	mov	r8, r9
   83fa2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   83fa4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83fa6:	e5d3      	b.n	83b50 <_svfprintf_r+0xdc8>
   83fa8:	aa25      	add	r2, sp, #148	; 0x94
   83faa:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83fac:	980c      	ldr	r0, [sp, #48]	; 0x30
   83fae:	f001 ffd5 	bl	85f5c <__ssprint_r>
   83fb2:	2800      	cmp	r0, #0
   83fb4:	f47e afc5 	bne.w	82f42 <_svfprintf_r+0x1ba>
   83fb8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   83fba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   83fbc:	46c8      	mov	r8, r9
   83fbe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83fc0:	1a9a      	subs	r2, r3, r2
   83fc2:	e5dd      	b.n	83b80 <_svfprintf_r+0xdf8>
   83fc4:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83fc6:	f7ff b8fe 	b.w	831c6 <_svfprintf_r+0x43e>
   83fca:	aa25      	add	r2, sp, #148	; 0x94
   83fcc:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83fce:	980c      	ldr	r0, [sp, #48]	; 0x30
   83fd0:	f001 ffc4 	bl	85f5c <__ssprint_r>
   83fd4:	2800      	cmp	r0, #0
   83fd6:	f47e afb4 	bne.w	82f42 <_svfprintf_r+0x1ba>
   83fda:	46c8      	mov	r8, r9
   83fdc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83fde:	e5b0      	b.n	83b42 <_svfprintf_r+0xdba>
   83fe0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   83fe2:	4637      	mov	r7, r6
   83fe4:	2b06      	cmp	r3, #6
   83fe6:	bf28      	it	cs
   83fe8:	2306      	movcs	r3, #6
   83fea:	960a      	str	r6, [sp, #40]	; 0x28
   83fec:	9612      	str	r6, [sp, #72]	; 0x48
   83fee:	9308      	str	r3, [sp, #32]
   83ff0:	940f      	str	r4, [sp, #60]	; 0x3c
   83ff2:	f8cd b01c 	str.w	fp, [sp, #28]
   83ff6:	930e      	str	r3, [sp, #56]	; 0x38
   83ff8:	4e27      	ldr	r6, [pc, #156]	; (84098 <_svfprintf_r+0x1310>)
   83ffa:	f7fe bfe9 	b.w	82fd0 <_svfprintf_r+0x248>
   83ffe:	2306      	movs	r3, #6
   84000:	930a      	str	r3, [sp, #40]	; 0x28
   84002:	e663      	b.n	83ccc <_svfprintf_r+0xf44>
   84004:	232d      	movs	r3, #45	; 0x2d
   84006:	461f      	mov	r7, r3
   84008:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   8400c:	f7ff ba28 	b.w	83460 <_svfprintf_r+0x6d8>
   84010:	2003      	movs	r0, #3
   84012:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   84014:	a923      	add	r1, sp, #140	; 0x8c
   84016:	e88d 0011 	stmia.w	sp, {r0, r4}
   8401a:	9104      	str	r1, [sp, #16]
   8401c:	a820      	add	r0, sp, #128	; 0x80
   8401e:	a91f      	add	r1, sp, #124	; 0x7c
   84020:	9003      	str	r0, [sp, #12]
   84022:	9a08      	ldr	r2, [sp, #32]
   84024:	463b      	mov	r3, r7
   84026:	9102      	str	r1, [sp, #8]
   84028:	980c      	ldr	r0, [sp, #48]	; 0x30
   8402a:	f000 f9d1 	bl	843d0 <_dtoa_r>
   8402e:	4625      	mov	r5, r4
   84030:	4606      	mov	r6, r0
   84032:	1904      	adds	r4, r0, r4
   84034:	e719      	b.n	83e6a <_svfprintf_r+0x10e2>
   84036:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84038:	4d15      	ldr	r5, [pc, #84]	; (84090 <_svfprintf_r+0x1308>)
   8403a:	f7ff bb7e 	b.w	8373a <_svfprintf_r+0x9b2>
   8403e:	9a19      	ldr	r2, [sp, #100]	; 0x64
   84040:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   84042:	4413      	add	r3, r2
   84044:	9a12      	ldr	r2, [sp, #72]	; 0x48
   84046:	930e      	str	r3, [sp, #56]	; 0x38
   84048:	2a00      	cmp	r2, #0
   8404a:	f340 80c7 	ble.w	841dc <_svfprintf_r+0x1454>
   8404e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   84052:	9308      	str	r3, [sp, #32]
   84054:	2367      	movs	r3, #103	; 0x67
   84056:	9311      	str	r3, [sp, #68]	; 0x44
   84058:	e69e      	b.n	83d98 <_svfprintf_r+0x1010>
   8405a:	2b00      	cmp	r3, #0
   8405c:	f340 80e1 	ble.w	84222 <_svfprintf_r+0x149a>
   84060:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   84062:	2a00      	cmp	r2, #0
   84064:	f040 80b0 	bne.w	841c8 <_svfprintf_r+0x1440>
   84068:	f01b 0f01 	tst.w	fp, #1
   8406c:	f040 80ac 	bne.w	841c8 <_svfprintf_r+0x1440>
   84070:	9308      	str	r3, [sp, #32]
   84072:	930e      	str	r3, [sp, #56]	; 0x38
   84074:	e690      	b.n	83d98 <_svfprintf_r+0x1010>
   84076:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84078:	940f      	str	r4, [sp, #60]	; 0x3c
   8407a:	9308      	str	r3, [sp, #32]
   8407c:	930e      	str	r3, [sp, #56]	; 0x38
   8407e:	900a      	str	r0, [sp, #40]	; 0x28
   84080:	f8cd b01c 	str.w	fp, [sp, #28]
   84084:	9012      	str	r0, [sp, #72]	; 0x48
   84086:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   8408a:	f7fe bfa1 	b.w	82fd0 <_svfprintf_r+0x248>
   8408e:	bf00      	nop
   84090:	00087604 	.word	0x00087604
   84094:	66666667 	.word	0x66666667
   84098:	000875e8 	.word	0x000875e8
   8409c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   8409e:	2b47      	cmp	r3, #71	; 0x47
   840a0:	f47f ae46 	bne.w	83d30 <_svfprintf_r+0xfa8>
   840a4:	f01b 0f01 	tst.w	fp, #1
   840a8:	f47f aeda 	bne.w	83e60 <_svfprintf_r+0x10d8>
   840ac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   840ae:	1b9b      	subs	r3, r3, r6
   840b0:	9313      	str	r3, [sp, #76]	; 0x4c
   840b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   840b4:	2b47      	cmp	r3, #71	; 0x47
   840b6:	f43f aef7 	beq.w	83ea8 <_svfprintf_r+0x1120>
   840ba:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   840bc:	9312      	str	r3, [sp, #72]	; 0x48
   840be:	e700      	b.n	83ec2 <_svfprintf_r+0x113a>
   840c0:	2000      	movs	r0, #0
   840c2:	900a      	str	r0, [sp, #40]	; 0x28
   840c4:	f7fe bebc 	b.w	82e40 <_svfprintf_r+0xb8>
   840c8:	424f      	negs	r7, r1
   840ca:	3110      	adds	r1, #16
   840cc:	da35      	bge.n	8413a <_svfprintf_r+0x13b2>
   840ce:	2410      	movs	r4, #16
   840d0:	4d6a      	ldr	r5, [pc, #424]	; (8427c <_svfprintf_r+0x14f4>)
   840d2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   840d6:	e004      	b.n	840e2 <_svfprintf_r+0x135a>
   840d8:	f108 0808 	add.w	r8, r8, #8
   840dc:	3f10      	subs	r7, #16
   840de:	2f10      	cmp	r7, #16
   840e0:	dd2c      	ble.n	8413c <_svfprintf_r+0x13b4>
   840e2:	3301      	adds	r3, #1
   840e4:	3210      	adds	r2, #16
   840e6:	2b07      	cmp	r3, #7
   840e8:	9227      	str	r2, [sp, #156]	; 0x9c
   840ea:	9326      	str	r3, [sp, #152]	; 0x98
   840ec:	f8c8 5000 	str.w	r5, [r8]
   840f0:	f8c8 4004 	str.w	r4, [r8, #4]
   840f4:	ddf0      	ble.n	840d8 <_svfprintf_r+0x1350>
   840f6:	aa25      	add	r2, sp, #148	; 0x94
   840f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
   840fa:	4658      	mov	r0, fp
   840fc:	f001 ff2e 	bl	85f5c <__ssprint_r>
   84100:	2800      	cmp	r0, #0
   84102:	f47e af1e 	bne.w	82f42 <_svfprintf_r+0x1ba>
   84106:	46c8      	mov	r8, r9
   84108:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   8410a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8410c:	e7e6      	b.n	840dc <_svfprintf_r+0x1354>
   8410e:	aa25      	add	r2, sp, #148	; 0x94
   84110:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84112:	980c      	ldr	r0, [sp, #48]	; 0x30
   84114:	f001 ff22 	bl	85f5c <__ssprint_r>
   84118:	2800      	cmp	r0, #0
   8411a:	f47e af12 	bne.w	82f42 <_svfprintf_r+0x1ba>
   8411e:	46c8      	mov	r8, r9
   84120:	991f      	ldr	r1, [sp, #124]	; 0x7c
   84122:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   84124:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84126:	f7ff bbc3 	b.w	838b0 <_svfprintf_r+0xb28>
   8412a:	2230      	movs	r2, #48	; 0x30
   8412c:	4413      	add	r3, r2
   8412e:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
   84132:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
   84136:	ab22      	add	r3, sp, #136	; 0x88
   84138:	e706      	b.n	83f48 <_svfprintf_r+0x11c0>
   8413a:	4d50      	ldr	r5, [pc, #320]	; (8427c <_svfprintf_r+0x14f4>)
   8413c:	3301      	adds	r3, #1
   8413e:	443a      	add	r2, r7
   84140:	2b07      	cmp	r3, #7
   84142:	e888 00a0 	stmia.w	r8, {r5, r7}
   84146:	9227      	str	r2, [sp, #156]	; 0x9c
   84148:	9326      	str	r3, [sp, #152]	; 0x98
   8414a:	f108 0808 	add.w	r8, r8, #8
   8414e:	f77f abb2 	ble.w	838b6 <_svfprintf_r+0xb2e>
   84152:	aa25      	add	r2, sp, #148	; 0x94
   84154:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84156:	980c      	ldr	r0, [sp, #48]	; 0x30
   84158:	f001 ff00 	bl	85f5c <__ssprint_r>
   8415c:	2800      	cmp	r0, #0
   8415e:	f47e aef0 	bne.w	82f42 <_svfprintf_r+0x1ba>
   84162:	46c8      	mov	r8, r9
   84164:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   84166:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84168:	f7ff bba5 	b.w	838b6 <_svfprintf_r+0xb2e>
   8416c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   8416e:	9a19      	ldr	r2, [sp, #100]	; 0x64
   84170:	4413      	add	r3, r2
   84172:	930e      	str	r3, [sp, #56]	; 0x38
   84174:	e76b      	b.n	8404e <_svfprintf_r+0x12c6>
   84176:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   84178:	e5ee      	b.n	83d58 <_svfprintf_r+0xfd0>
   8417a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8417c:	4d3f      	ldr	r5, [pc, #252]	; (8427c <_svfprintf_r+0x14f4>)
   8417e:	e4bb      	b.n	83af8 <_svfprintf_r+0xd70>
   84180:	9a16      	ldr	r2, [sp, #88]	; 0x58
   84182:	9808      	ldr	r0, [sp, #32]
   84184:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   84186:	4639      	mov	r1, r7
   84188:	f002 ff8a 	bl	870a0 <__aeabi_dcmpeq>
   8418c:	2800      	cmp	r0, #0
   8418e:	f47f ae70 	bne.w	83e72 <_svfprintf_r+0x10ea>
   84192:	f1c5 0501 	rsb	r5, r5, #1
   84196:	951f      	str	r5, [sp, #124]	; 0x7c
   84198:	442c      	add	r4, r5
   8419a:	e5ca      	b.n	83d32 <_svfprintf_r+0xfaa>
   8419c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8419e:	4e38      	ldr	r6, [pc, #224]	; (84280 <_svfprintf_r+0x14f8>)
   841a0:	2b00      	cmp	r3, #0
   841a2:	bfbe      	ittt	lt
   841a4:	232d      	movlt	r3, #45	; 0x2d
   841a6:	461f      	movlt	r7, r3
   841a8:	f88d 3077 	strblt.w	r3, [sp, #119]	; 0x77
   841ac:	f04f 0303 	mov.w	r3, #3
   841b0:	461a      	mov	r2, r3
   841b2:	9308      	str	r3, [sp, #32]
   841b4:	f04f 0300 	mov.w	r3, #0
   841b8:	bfa8      	it	ge
   841ba:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
   841be:	4619      	mov	r1, r3
   841c0:	930a      	str	r3, [sp, #40]	; 0x28
   841c2:	4b30      	ldr	r3, [pc, #192]	; (84284 <_svfprintf_r+0x14fc>)
   841c4:	f7ff b954 	b.w	83470 <_svfprintf_r+0x6e8>
   841c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
   841ca:	9a19      	ldr	r2, [sp, #100]	; 0x64
   841cc:	4413      	add	r3, r2
   841ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   841d0:	441a      	add	r2, r3
   841d2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
   841d6:	920e      	str	r2, [sp, #56]	; 0x38
   841d8:	9308      	str	r3, [sp, #32]
   841da:	e5dd      	b.n	83d98 <_svfprintf_r+0x1010>
   841dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
   841de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   841e0:	f1c3 0301 	rsb	r3, r3, #1
   841e4:	441a      	add	r2, r3
   841e6:	4613      	mov	r3, r2
   841e8:	e7c3      	b.n	84172 <_svfprintf_r+0x13ea>
   841ea:	f01b 0301 	ands.w	r3, fp, #1
   841ee:	9312      	str	r3, [sp, #72]	; 0x48
   841f0:	f47f aeb3 	bne.w	83f5a <_svfprintf_r+0x11d2>
   841f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   841f6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   841fa:	9308      	str	r3, [sp, #32]
   841fc:	e5cc      	b.n	83d98 <_svfprintf_r+0x1010>
   841fe:	4d1f      	ldr	r5, [pc, #124]	; (8427c <_svfprintf_r+0x14f4>)
   84200:	e43c      	b.n	83a7c <_svfprintf_r+0xcf4>
   84202:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84204:	4d1d      	ldr	r5, [pc, #116]	; (8427c <_svfprintf_r+0x14f4>)
   84206:	e491      	b.n	83b2c <_svfprintf_r+0xda4>
   84208:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   8420a:	f89a 3001 	ldrb.w	r3, [sl, #1]
   8420e:	6828      	ldr	r0, [r5, #0]
   84210:	46a2      	mov	sl, r4
   84212:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
   84216:	900a      	str	r0, [sp, #40]	; 0x28
   84218:	4628      	mov	r0, r5
   8421a:	3004      	adds	r0, #4
   8421c:	900f      	str	r0, [sp, #60]	; 0x3c
   8421e:	f7fe be0d 	b.w	82e3c <_svfprintf_r+0xb4>
   84222:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84224:	b913      	cbnz	r3, 8422c <_svfprintf_r+0x14a4>
   84226:	f01b 0f01 	tst.w	fp, #1
   8422a:	d002      	beq.n	84232 <_svfprintf_r+0x14aa>
   8422c:	9b19      	ldr	r3, [sp, #100]	; 0x64
   8422e:	3301      	adds	r3, #1
   84230:	e7cd      	b.n	841ce <_svfprintf_r+0x1446>
   84232:	2301      	movs	r3, #1
   84234:	e71c      	b.n	84070 <_svfprintf_r+0x12e8>
   84236:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   8423a:	f7ff b980 	b.w	8353e <_svfprintf_r+0x7b6>
   8423e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   84242:	f7ff b93a 	b.w	834ba <_svfprintf_r+0x732>
   84246:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   8424a:	f7ff b84f 	b.w	832ec <_svfprintf_r+0x564>
   8424e:	f10d 0386 	add.w	r3, sp, #134	; 0x86
   84252:	e679      	b.n	83f48 <_svfprintf_r+0x11c0>
   84254:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   84258:	f7ff b9b2 	b.w	835c0 <_svfprintf_r+0x838>
   8425c:	f04f 32ff 	mov.w	r2, #4294967295
   84260:	230c      	movs	r3, #12
   84262:	9209      	str	r2, [sp, #36]	; 0x24
   84264:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   84266:	6013      	str	r3, [r2, #0]
   84268:	f7fe be74 	b.w	82f54 <_svfprintf_r+0x1cc>
   8426c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   84270:	f7ff b8c4 	b.w	833fc <_svfprintf_r+0x674>
   84274:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   84278:	f7ff b878 	b.w	8336c <_svfprintf_r+0x5e4>
   8427c:	00087604 	.word	0x00087604
   84280:	000875bc 	.word	0x000875bc
   84284:	000875b8 	.word	0x000875b8

00084288 <register_fini>:
   84288:	4b02      	ldr	r3, [pc, #8]	; (84294 <register_fini+0xc>)
   8428a:	b113      	cbz	r3, 84292 <register_fini+0xa>
   8428c:	4802      	ldr	r0, [pc, #8]	; (84298 <register_fini+0x10>)
   8428e:	f000 b805 	b.w	8429c <atexit>
   84292:	4770      	bx	lr
   84294:	00000000 	.word	0x00000000
   84298:	00085215 	.word	0x00085215

0008429c <atexit>:
   8429c:	2300      	movs	r3, #0
   8429e:	4601      	mov	r1, r0
   842a0:	461a      	mov	r2, r3
   842a2:	4618      	mov	r0, r3
   842a4:	f001 bed8 	b.w	86058 <__register_exitproc>

000842a8 <quorem>:
   842a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   842ac:	6903      	ldr	r3, [r0, #16]
   842ae:	690f      	ldr	r7, [r1, #16]
   842b0:	b083      	sub	sp, #12
   842b2:	429f      	cmp	r7, r3
   842b4:	f300 8088 	bgt.w	843c8 <quorem+0x120>
   842b8:	3f01      	subs	r7, #1
   842ba:	f101 0614 	add.w	r6, r1, #20
   842be:	f100 0a14 	add.w	sl, r0, #20
   842c2:	f856 3027 	ldr.w	r3, [r6, r7, lsl #2]
   842c6:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
   842ca:	3301      	adds	r3, #1
   842cc:	fbb2 f8f3 	udiv	r8, r2, r3
   842d0:	00bb      	lsls	r3, r7, #2
   842d2:	9300      	str	r3, [sp, #0]
   842d4:	eb06 0903 	add.w	r9, r6, r3
   842d8:	4453      	add	r3, sl
   842da:	9301      	str	r3, [sp, #4]
   842dc:	f1b8 0f00 	cmp.w	r8, #0
   842e0:	d03b      	beq.n	8435a <quorem+0xb2>
   842e2:	2300      	movs	r3, #0
   842e4:	46b4      	mov	ip, r6
   842e6:	461c      	mov	r4, r3
   842e8:	46d6      	mov	lr, sl
   842ea:	f85c 2b04 	ldr.w	r2, [ip], #4
   842ee:	f8de 5000 	ldr.w	r5, [lr]
   842f2:	fa1f fb82 	uxth.w	fp, r2
   842f6:	fb08 330b 	mla	r3, r8, fp, r3
   842fa:	0c12      	lsrs	r2, r2, #16
   842fc:	ea4f 4b13 	mov.w	fp, r3, lsr #16
   84300:	fb08 bb02 	mla	fp, r8, r2, fp
   84304:	b29a      	uxth	r2, r3
   84306:	1aa2      	subs	r2, r4, r2
   84308:	b2ab      	uxth	r3, r5
   8430a:	fa1f f48b 	uxth.w	r4, fp
   8430e:	441a      	add	r2, r3
   84310:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
   84314:	eb04 4422 	add.w	r4, r4, r2, asr #16
   84318:	b292      	uxth	r2, r2
   8431a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
   8431e:	45e1      	cmp	r9, ip
   84320:	f84e 2b04 	str.w	r2, [lr], #4
   84324:	ea4f 4424 	mov.w	r4, r4, asr #16
   84328:	ea4f 431b 	mov.w	r3, fp, lsr #16
   8432c:	d2dd      	bcs.n	842ea <quorem+0x42>
   8432e:	9b00      	ldr	r3, [sp, #0]
   84330:	f85a 3003 	ldr.w	r3, [sl, r3]
   84334:	b98b      	cbnz	r3, 8435a <quorem+0xb2>
   84336:	9c01      	ldr	r4, [sp, #4]
   84338:	1f23      	subs	r3, r4, #4
   8433a:	459a      	cmp	sl, r3
   8433c:	d20c      	bcs.n	84358 <quorem+0xb0>
   8433e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84342:	b94b      	cbnz	r3, 84358 <quorem+0xb0>
   84344:	f1a4 0308 	sub.w	r3, r4, #8
   84348:	e002      	b.n	84350 <quorem+0xa8>
   8434a:	681a      	ldr	r2, [r3, #0]
   8434c:	3b04      	subs	r3, #4
   8434e:	b91a      	cbnz	r2, 84358 <quorem+0xb0>
   84350:	459a      	cmp	sl, r3
   84352:	f107 37ff 	add.w	r7, r7, #4294967295
   84356:	d3f8      	bcc.n	8434a <quorem+0xa2>
   84358:	6107      	str	r7, [r0, #16]
   8435a:	4604      	mov	r4, r0
   8435c:	f001 fcee 	bl	85d3c <__mcmp>
   84360:	2800      	cmp	r0, #0
   84362:	db2d      	blt.n	843c0 <quorem+0x118>
   84364:	4655      	mov	r5, sl
   84366:	2300      	movs	r3, #0
   84368:	f108 0801 	add.w	r8, r8, #1
   8436c:	f856 1b04 	ldr.w	r1, [r6], #4
   84370:	6828      	ldr	r0, [r5, #0]
   84372:	b28a      	uxth	r2, r1
   84374:	1a9a      	subs	r2, r3, r2
   84376:	0c0b      	lsrs	r3, r1, #16
   84378:	b281      	uxth	r1, r0
   8437a:	440a      	add	r2, r1
   8437c:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
   84380:	eb03 4322 	add.w	r3, r3, r2, asr #16
   84384:	b292      	uxth	r2, r2
   84386:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
   8438a:	45b1      	cmp	r9, r6
   8438c:	f845 2b04 	str.w	r2, [r5], #4
   84390:	ea4f 4323 	mov.w	r3, r3, asr #16
   84394:	d2ea      	bcs.n	8436c <quorem+0xc4>
   84396:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
   8439a:	eb0a 0387 	add.w	r3, sl, r7, lsl #2
   8439e:	b97a      	cbnz	r2, 843c0 <quorem+0x118>
   843a0:	1f1a      	subs	r2, r3, #4
   843a2:	4592      	cmp	sl, r2
   843a4:	d20b      	bcs.n	843be <quorem+0x116>
   843a6:	f853 2c04 	ldr.w	r2, [r3, #-4]
   843aa:	b942      	cbnz	r2, 843be <quorem+0x116>
   843ac:	3b08      	subs	r3, #8
   843ae:	e002      	b.n	843b6 <quorem+0x10e>
   843b0:	681a      	ldr	r2, [r3, #0]
   843b2:	3b04      	subs	r3, #4
   843b4:	b91a      	cbnz	r2, 843be <quorem+0x116>
   843b6:	459a      	cmp	sl, r3
   843b8:	f107 37ff 	add.w	r7, r7, #4294967295
   843bc:	d3f8      	bcc.n	843b0 <quorem+0x108>
   843be:	6127      	str	r7, [r4, #16]
   843c0:	4640      	mov	r0, r8
   843c2:	b003      	add	sp, #12
   843c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   843c8:	2000      	movs	r0, #0
   843ca:	b003      	add	sp, #12
   843cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000843d0 <_dtoa_r>:
   843d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   843d4:	6c05      	ldr	r5, [r0, #64]	; 0x40
   843d6:	b09b      	sub	sp, #108	; 0x6c
   843d8:	4604      	mov	r4, r0
   843da:	4692      	mov	sl, r2
   843dc:	469b      	mov	fp, r3
   843de:	9e27      	ldr	r6, [sp, #156]	; 0x9c
   843e0:	b14d      	cbz	r5, 843f6 <_dtoa_r+0x26>
   843e2:	2301      	movs	r3, #1
   843e4:	6c42      	ldr	r2, [r0, #68]	; 0x44
   843e6:	4629      	mov	r1, r5
   843e8:	4093      	lsls	r3, r2
   843ea:	60ab      	str	r3, [r5, #8]
   843ec:	606a      	str	r2, [r5, #4]
   843ee:	f001 facd 	bl	8598c <_Bfree>
   843f2:	2300      	movs	r3, #0
   843f4:	6423      	str	r3, [r4, #64]	; 0x40
   843f6:	f1bb 0f00 	cmp.w	fp, #0
   843fa:	465d      	mov	r5, fp
   843fc:	db35      	blt.n	8446a <_dtoa_r+0x9a>
   843fe:	2300      	movs	r3, #0
   84400:	6033      	str	r3, [r6, #0]
   84402:	4b9d      	ldr	r3, [pc, #628]	; (84678 <_dtoa_r+0x2a8>)
   84404:	43ab      	bics	r3, r5
   84406:	d015      	beq.n	84434 <_dtoa_r+0x64>
   84408:	2200      	movs	r2, #0
   8440a:	2300      	movs	r3, #0
   8440c:	4650      	mov	r0, sl
   8440e:	4659      	mov	r1, fp
   84410:	f002 fe46 	bl	870a0 <__aeabi_dcmpeq>
   84414:	4680      	mov	r8, r0
   84416:	2800      	cmp	r0, #0
   84418:	d02d      	beq.n	84476 <_dtoa_r+0xa6>
   8441a:	2301      	movs	r3, #1
   8441c:	9a26      	ldr	r2, [sp, #152]	; 0x98
   8441e:	6013      	str	r3, [r2, #0]
   84420:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   84422:	2b00      	cmp	r3, #0
   84424:	f000 80bd 	beq.w	845a2 <_dtoa_r+0x1d2>
   84428:	4894      	ldr	r0, [pc, #592]	; (8467c <_dtoa_r+0x2ac>)
   8442a:	6018      	str	r0, [r3, #0]
   8442c:	3801      	subs	r0, #1
   8442e:	b01b      	add	sp, #108	; 0x6c
   84430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84434:	f242 730f 	movw	r3, #9999	; 0x270f
   84438:	9a26      	ldr	r2, [sp, #152]	; 0x98
   8443a:	6013      	str	r3, [r2, #0]
   8443c:	f1ba 0f00 	cmp.w	sl, #0
   84440:	d10d      	bne.n	8445e <_dtoa_r+0x8e>
   84442:	f3c5 0513 	ubfx	r5, r5, #0, #20
   84446:	b955      	cbnz	r5, 8445e <_dtoa_r+0x8e>
   84448:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   8444a:	488d      	ldr	r0, [pc, #564]	; (84680 <_dtoa_r+0x2b0>)
   8444c:	2b00      	cmp	r3, #0
   8444e:	d0ee      	beq.n	8442e <_dtoa_r+0x5e>
   84450:	f100 0308 	add.w	r3, r0, #8
   84454:	9a28      	ldr	r2, [sp, #160]	; 0xa0
   84456:	6013      	str	r3, [r2, #0]
   84458:	b01b      	add	sp, #108	; 0x6c
   8445a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8445e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   84460:	4888      	ldr	r0, [pc, #544]	; (84684 <_dtoa_r+0x2b4>)
   84462:	2b00      	cmp	r3, #0
   84464:	d0e3      	beq.n	8442e <_dtoa_r+0x5e>
   84466:	1cc3      	adds	r3, r0, #3
   84468:	e7f4      	b.n	84454 <_dtoa_r+0x84>
   8446a:	2301      	movs	r3, #1
   8446c:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
   84470:	6033      	str	r3, [r6, #0]
   84472:	46ab      	mov	fp, r5
   84474:	e7c5      	b.n	84402 <_dtoa_r+0x32>
   84476:	aa18      	add	r2, sp, #96	; 0x60
   84478:	ab19      	add	r3, sp, #100	; 0x64
   8447a:	9201      	str	r2, [sp, #4]
   8447c:	9300      	str	r3, [sp, #0]
   8447e:	4652      	mov	r2, sl
   84480:	465b      	mov	r3, fp
   84482:	4620      	mov	r0, r4
   84484:	f001 fd04 	bl	85e90 <__d2b>
   84488:	0d2b      	lsrs	r3, r5, #20
   8448a:	4681      	mov	r9, r0
   8448c:	d071      	beq.n	84572 <_dtoa_r+0x1a2>
   8448e:	4650      	mov	r0, sl
   84490:	f3cb 0213 	ubfx	r2, fp, #0, #20
   84494:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
   84498:	9f18      	ldr	r7, [sp, #96]	; 0x60
   8449a:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
   8449e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
   844a2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
   844a6:	2200      	movs	r2, #0
   844a8:	4b77      	ldr	r3, [pc, #476]	; (84688 <_dtoa_r+0x2b8>)
   844aa:	f002 f9dd 	bl	86868 <__aeabi_dsub>
   844ae:	a36c      	add	r3, pc, #432	; (adr r3, 84660 <_dtoa_r+0x290>)
   844b0:	e9d3 2300 	ldrd	r2, r3, [r3]
   844b4:	f002 fb8c 	bl	86bd0 <__aeabi_dmul>
   844b8:	a36b      	add	r3, pc, #428	; (adr r3, 84668 <_dtoa_r+0x298>)
   844ba:	e9d3 2300 	ldrd	r2, r3, [r3]
   844be:	f002 f9d5 	bl	8686c <__adddf3>
   844c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
   844c6:	4630      	mov	r0, r6
   844c8:	f002 fb1c 	bl	86b04 <__aeabi_i2d>
   844cc:	a368      	add	r3, pc, #416	; (adr r3, 84670 <_dtoa_r+0x2a0>)
   844ce:	e9d3 2300 	ldrd	r2, r3, [r3]
   844d2:	f002 fb7d 	bl	86bd0 <__aeabi_dmul>
   844d6:	4602      	mov	r2, r0
   844d8:	460b      	mov	r3, r1
   844da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   844de:	f002 f9c5 	bl	8686c <__adddf3>
   844e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
   844e6:	f002 fe23 	bl	87130 <__aeabi_d2iz>
   844ea:	2200      	movs	r2, #0
   844ec:	9002      	str	r0, [sp, #8]
   844ee:	2300      	movs	r3, #0
   844f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   844f4:	f002 fdde 	bl	870b4 <__aeabi_dcmplt>
   844f8:	2800      	cmp	r0, #0
   844fa:	f040 816d 	bne.w	847d8 <_dtoa_r+0x408>
   844fe:	9d02      	ldr	r5, [sp, #8]
   84500:	2d16      	cmp	r5, #22
   84502:	f200 8157 	bhi.w	847b4 <_dtoa_r+0x3e4>
   84506:	4961      	ldr	r1, [pc, #388]	; (8468c <_dtoa_r+0x2bc>)
   84508:	4652      	mov	r2, sl
   8450a:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
   8450e:	465b      	mov	r3, fp
   84510:	e9d1 0100 	ldrd	r0, r1, [r1]
   84514:	f002 fdec 	bl	870f0 <__aeabi_dcmpgt>
   84518:	2800      	cmp	r0, #0
   8451a:	f000 81be 	beq.w	8489a <_dtoa_r+0x4ca>
   8451e:	1e6b      	subs	r3, r5, #1
   84520:	9302      	str	r3, [sp, #8]
   84522:	2300      	movs	r3, #0
   84524:	930e      	str	r3, [sp, #56]	; 0x38
   84526:	1bbf      	subs	r7, r7, r6
   84528:	1e7b      	subs	r3, r7, #1
   8452a:	9308      	str	r3, [sp, #32]
   8452c:	f100 814e 	bmi.w	847cc <_dtoa_r+0x3fc>
   84530:	2300      	movs	r3, #0
   84532:	930a      	str	r3, [sp, #40]	; 0x28
   84534:	9b02      	ldr	r3, [sp, #8]
   84536:	2b00      	cmp	r3, #0
   84538:	f2c0 813f 	blt.w	847ba <_dtoa_r+0x3ea>
   8453c:	9a08      	ldr	r2, [sp, #32]
   8453e:	930d      	str	r3, [sp, #52]	; 0x34
   84540:	4611      	mov	r1, r2
   84542:	4419      	add	r1, r3
   84544:	2300      	movs	r3, #0
   84546:	9108      	str	r1, [sp, #32]
   84548:	930c      	str	r3, [sp, #48]	; 0x30
   8454a:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8454c:	2b09      	cmp	r3, #9
   8454e:	d82a      	bhi.n	845a6 <_dtoa_r+0x1d6>
   84550:	2b05      	cmp	r3, #5
   84552:	f340 8658 	ble.w	85206 <_dtoa_r+0xe36>
   84556:	2500      	movs	r5, #0
   84558:	3b04      	subs	r3, #4
   8455a:	9324      	str	r3, [sp, #144]	; 0x90
   8455c:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8455e:	3b02      	subs	r3, #2
   84560:	2b03      	cmp	r3, #3
   84562:	f200 863f 	bhi.w	851e4 <_dtoa_r+0xe14>
   84566:	e8df f013 	tbh	[pc, r3, lsl #1]
   8456a:	03ce      	.short	0x03ce
   8456c:	03d902c3 	.word	0x03d902c3
   84570:	045b      	.short	0x045b
   84572:	9f18      	ldr	r7, [sp, #96]	; 0x60
   84574:	9e19      	ldr	r6, [sp, #100]	; 0x64
   84576:	443e      	add	r6, r7
   84578:	f206 4332 	addw	r3, r6, #1074	; 0x432
   8457c:	2b20      	cmp	r3, #32
   8457e:	f340 8187 	ble.w	84890 <_dtoa_r+0x4c0>
   84582:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
   84586:	f206 4012 	addw	r0, r6, #1042	; 0x412
   8458a:	409d      	lsls	r5, r3
   8458c:	fa2a f000 	lsr.w	r0, sl, r0
   84590:	4328      	orrs	r0, r5
   84592:	f002 faa7 	bl	86ae4 <__aeabi_ui2d>
   84596:	2301      	movs	r3, #1
   84598:	3e01      	subs	r6, #1
   8459a:	9314      	str	r3, [sp, #80]	; 0x50
   8459c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
   845a0:	e781      	b.n	844a6 <_dtoa_r+0xd6>
   845a2:	483b      	ldr	r0, [pc, #236]	; (84690 <_dtoa_r+0x2c0>)
   845a4:	e743      	b.n	8442e <_dtoa_r+0x5e>
   845a6:	2100      	movs	r1, #0
   845a8:	4620      	mov	r0, r4
   845aa:	6461      	str	r1, [r4, #68]	; 0x44
   845ac:	9125      	str	r1, [sp, #148]	; 0x94
   845ae:	f001 f9c7 	bl	85940 <_Balloc>
   845b2:	f04f 33ff 	mov.w	r3, #4294967295
   845b6:	9307      	str	r3, [sp, #28]
   845b8:	930f      	str	r3, [sp, #60]	; 0x3c
   845ba:	2301      	movs	r3, #1
   845bc:	9a25      	ldr	r2, [sp, #148]	; 0x94
   845be:	9004      	str	r0, [sp, #16]
   845c0:	6420      	str	r0, [r4, #64]	; 0x40
   845c2:	9224      	str	r2, [sp, #144]	; 0x90
   845c4:	930b      	str	r3, [sp, #44]	; 0x2c
   845c6:	9b19      	ldr	r3, [sp, #100]	; 0x64
   845c8:	2b00      	cmp	r3, #0
   845ca:	f2c0 80d3 	blt.w	84774 <_dtoa_r+0x3a4>
   845ce:	9a02      	ldr	r2, [sp, #8]
   845d0:	2a0e      	cmp	r2, #14
   845d2:	f300 80cf 	bgt.w	84774 <_dtoa_r+0x3a4>
   845d6:	4b2d      	ldr	r3, [pc, #180]	; (8468c <_dtoa_r+0x2bc>)
   845d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   845dc:	e9d3 2300 	ldrd	r2, r3, [r3]
   845e0:	e9cd 2308 	strd	r2, r3, [sp, #32]
   845e4:	9b25      	ldr	r3, [sp, #148]	; 0x94
   845e6:	2b00      	cmp	r3, #0
   845e8:	f2c0 83b4 	blt.w	84d54 <_dtoa_r+0x984>
   845ec:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
   845f0:	4650      	mov	r0, sl
   845f2:	462a      	mov	r2, r5
   845f4:	4633      	mov	r3, r6
   845f6:	4659      	mov	r1, fp
   845f8:	f002 fc14 	bl	86e24 <__aeabi_ddiv>
   845fc:	f002 fd98 	bl	87130 <__aeabi_d2iz>
   84600:	4680      	mov	r8, r0
   84602:	f002 fa7f 	bl	86b04 <__aeabi_i2d>
   84606:	462a      	mov	r2, r5
   84608:	4633      	mov	r3, r6
   8460a:	f002 fae1 	bl	86bd0 <__aeabi_dmul>
   8460e:	4602      	mov	r2, r0
   84610:	460b      	mov	r3, r1
   84612:	4650      	mov	r0, sl
   84614:	4659      	mov	r1, fp
   84616:	f002 f927 	bl	86868 <__aeabi_dsub>
   8461a:	9e07      	ldr	r6, [sp, #28]
   8461c:	9f04      	ldr	r7, [sp, #16]
   8461e:	f108 0530 	add.w	r5, r8, #48	; 0x30
   84622:	2e01      	cmp	r6, #1
   84624:	703d      	strb	r5, [r7, #0]
   84626:	4602      	mov	r2, r0
   84628:	460b      	mov	r3, r1
   8462a:	f107 0501 	add.w	r5, r7, #1
   8462e:	d064      	beq.n	846fa <_dtoa_r+0x32a>
   84630:	2200      	movs	r2, #0
   84632:	4b18      	ldr	r3, [pc, #96]	; (84694 <_dtoa_r+0x2c4>)
   84634:	f002 facc 	bl	86bd0 <__aeabi_dmul>
   84638:	2200      	movs	r2, #0
   8463a:	2300      	movs	r3, #0
   8463c:	4606      	mov	r6, r0
   8463e:	460f      	mov	r7, r1
   84640:	f002 fd2e 	bl	870a0 <__aeabi_dcmpeq>
   84644:	2800      	cmp	r0, #0
   84646:	f040 8082 	bne.w	8474e <_dtoa_r+0x37e>
   8464a:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
   8464e:	f04f 0a00 	mov.w	sl, #0
   84652:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
   84656:	f04f 0b00 	mov.w	fp, #0
   8465a:	940b      	str	r4, [sp, #44]	; 0x2c
   8465c:	e029      	b.n	846b2 <_dtoa_r+0x2e2>
   8465e:	bf00      	nop
   84660:	636f4361 	.word	0x636f4361
   84664:	3fd287a7 	.word	0x3fd287a7
   84668:	8b60c8b3 	.word	0x8b60c8b3
   8466c:	3fc68a28 	.word	0x3fc68a28
   84670:	509f79fb 	.word	0x509f79fb
   84674:	3fd34413 	.word	0x3fd34413
   84678:	7ff00000 	.word	0x7ff00000
   8467c:	000875f1 	.word	0x000875f1
   84680:	00087614 	.word	0x00087614
   84684:	00087620 	.word	0x00087620
   84688:	3ff80000 	.word	0x3ff80000
   8468c:	00087650 	.word	0x00087650
   84690:	000875f0 	.word	0x000875f0
   84694:	40240000 	.word	0x40240000
   84698:	2200      	movs	r2, #0
   8469a:	4b81      	ldr	r3, [pc, #516]	; (848a0 <_dtoa_r+0x4d0>)
   8469c:	f002 fa98 	bl	86bd0 <__aeabi_dmul>
   846a0:	4652      	mov	r2, sl
   846a2:	465b      	mov	r3, fp
   846a4:	4606      	mov	r6, r0
   846a6:	460f      	mov	r7, r1
   846a8:	f002 fcfa 	bl	870a0 <__aeabi_dcmpeq>
   846ac:	2800      	cmp	r0, #0
   846ae:	f040 83ba 	bne.w	84e26 <_dtoa_r+0xa56>
   846b2:	4642      	mov	r2, r8
   846b4:	464b      	mov	r3, r9
   846b6:	4630      	mov	r0, r6
   846b8:	4639      	mov	r1, r7
   846ba:	f002 fbb3 	bl	86e24 <__aeabi_ddiv>
   846be:	f002 fd37 	bl	87130 <__aeabi_d2iz>
   846c2:	4604      	mov	r4, r0
   846c4:	f002 fa1e 	bl	86b04 <__aeabi_i2d>
   846c8:	4642      	mov	r2, r8
   846ca:	464b      	mov	r3, r9
   846cc:	f002 fa80 	bl	86bd0 <__aeabi_dmul>
   846d0:	4602      	mov	r2, r0
   846d2:	460b      	mov	r3, r1
   846d4:	4630      	mov	r0, r6
   846d6:	4639      	mov	r1, r7
   846d8:	f002 f8c6 	bl	86868 <__aeabi_dsub>
   846dc:	f104 0630 	add.w	r6, r4, #48	; 0x30
   846e0:	f805 6b01 	strb.w	r6, [r5], #1
   846e4:	9e04      	ldr	r6, [sp, #16]
   846e6:	9f07      	ldr	r7, [sp, #28]
   846e8:	1bae      	subs	r6, r5, r6
   846ea:	42be      	cmp	r6, r7
   846ec:	4602      	mov	r2, r0
   846ee:	460b      	mov	r3, r1
   846f0:	d1d2      	bne.n	84698 <_dtoa_r+0x2c8>
   846f2:	46a0      	mov	r8, r4
   846f4:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
   846f8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   846fa:	4610      	mov	r0, r2
   846fc:	4619      	mov	r1, r3
   846fe:	f002 f8b5 	bl	8686c <__adddf3>
   84702:	4606      	mov	r6, r0
   84704:	460f      	mov	r7, r1
   84706:	4602      	mov	r2, r0
   84708:	460b      	mov	r3, r1
   8470a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   8470e:	f002 fcd1 	bl	870b4 <__aeabi_dcmplt>
   84712:	b948      	cbnz	r0, 84728 <_dtoa_r+0x358>
   84714:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   84718:	4632      	mov	r2, r6
   8471a:	463b      	mov	r3, r7
   8471c:	f002 fcc0 	bl	870a0 <__aeabi_dcmpeq>
   84720:	b1a8      	cbz	r0, 8474e <_dtoa_r+0x37e>
   84722:	f018 0f01 	tst.w	r8, #1
   84726:	d012      	beq.n	8474e <_dtoa_r+0x37e>
   84728:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   8472c:	1e6b      	subs	r3, r5, #1
   8472e:	9a04      	ldr	r2, [sp, #16]
   84730:	e004      	b.n	8473c <_dtoa_r+0x36c>
   84732:	429a      	cmp	r2, r3
   84734:	f000 8402 	beq.w	84f3c <_dtoa_r+0xb6c>
   84738:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
   8473c:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
   84740:	f103 0501 	add.w	r5, r3, #1
   84744:	d0f5      	beq.n	84732 <_dtoa_r+0x362>
   84746:	f108 0801 	add.w	r8, r8, #1
   8474a:	f883 8000 	strb.w	r8, [r3]
   8474e:	4649      	mov	r1, r9
   84750:	4620      	mov	r0, r4
   84752:	f001 f91b 	bl	8598c <_Bfree>
   84756:	2200      	movs	r2, #0
   84758:	9b02      	ldr	r3, [sp, #8]
   8475a:	702a      	strb	r2, [r5, #0]
   8475c:	9a26      	ldr	r2, [sp, #152]	; 0x98
   8475e:	3301      	adds	r3, #1
   84760:	6013      	str	r3, [r2, #0]
   84762:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   84764:	2b00      	cmp	r3, #0
   84766:	f000 839f 	beq.w	84ea8 <_dtoa_r+0xad8>
   8476a:	9804      	ldr	r0, [sp, #16]
   8476c:	601d      	str	r5, [r3, #0]
   8476e:	b01b      	add	sp, #108	; 0x6c
   84770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84774:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   84776:	2a00      	cmp	r2, #0
   84778:	d03e      	beq.n	847f8 <_dtoa_r+0x428>
   8477a:	9a24      	ldr	r2, [sp, #144]	; 0x90
   8477c:	2a01      	cmp	r2, #1
   8477e:	f340 8311 	ble.w	84da4 <_dtoa_r+0x9d4>
   84782:	9b07      	ldr	r3, [sp, #28]
   84784:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   84786:	1e5f      	subs	r7, r3, #1
   84788:	42ba      	cmp	r2, r7
   8478a:	f2c0 8390 	blt.w	84eae <_dtoa_r+0xade>
   8478e:	1bd7      	subs	r7, r2, r7
   84790:	9b07      	ldr	r3, [sp, #28]
   84792:	2b00      	cmp	r3, #0
   84794:	f2c0 848c 	blt.w	850b0 <_dtoa_r+0xce0>
   84798:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   8479a:	9b07      	ldr	r3, [sp, #28]
   8479c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8479e:	2101      	movs	r1, #1
   847a0:	441a      	add	r2, r3
   847a2:	920a      	str	r2, [sp, #40]	; 0x28
   847a4:	9a08      	ldr	r2, [sp, #32]
   847a6:	4620      	mov	r0, r4
   847a8:	441a      	add	r2, r3
   847aa:	9208      	str	r2, [sp, #32]
   847ac:	f001 f98a 	bl	85ac4 <__i2b>
   847b0:	4606      	mov	r6, r0
   847b2:	e023      	b.n	847fc <_dtoa_r+0x42c>
   847b4:	2301      	movs	r3, #1
   847b6:	930e      	str	r3, [sp, #56]	; 0x38
   847b8:	e6b5      	b.n	84526 <_dtoa_r+0x156>
   847ba:	2300      	movs	r3, #0
   847bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   847be:	930d      	str	r3, [sp, #52]	; 0x34
   847c0:	9b02      	ldr	r3, [sp, #8]
   847c2:	1ad2      	subs	r2, r2, r3
   847c4:	425b      	negs	r3, r3
   847c6:	920a      	str	r2, [sp, #40]	; 0x28
   847c8:	930c      	str	r3, [sp, #48]	; 0x30
   847ca:	e6be      	b.n	8454a <_dtoa_r+0x17a>
   847cc:	f1c7 0301 	rsb	r3, r7, #1
   847d0:	930a      	str	r3, [sp, #40]	; 0x28
   847d2:	2300      	movs	r3, #0
   847d4:	9308      	str	r3, [sp, #32]
   847d6:	e6ad      	b.n	84534 <_dtoa_r+0x164>
   847d8:	9d02      	ldr	r5, [sp, #8]
   847da:	4628      	mov	r0, r5
   847dc:	f002 f992 	bl	86b04 <__aeabi_i2d>
   847e0:	4602      	mov	r2, r0
   847e2:	460b      	mov	r3, r1
   847e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   847e8:	f002 fc5a 	bl	870a0 <__aeabi_dcmpeq>
   847ec:	2800      	cmp	r0, #0
   847ee:	f47f ae86 	bne.w	844fe <_dtoa_r+0x12e>
   847f2:	1e6b      	subs	r3, r5, #1
   847f4:	9302      	str	r3, [sp, #8]
   847f6:	e682      	b.n	844fe <_dtoa_r+0x12e>
   847f8:	ad0a      	add	r5, sp, #40	; 0x28
   847fa:	cde0      	ldmia	r5, {r5, r6, r7}
   847fc:	2d00      	cmp	r5, #0
   847fe:	dd0c      	ble.n	8481a <_dtoa_r+0x44a>
   84800:	9908      	ldr	r1, [sp, #32]
   84802:	2900      	cmp	r1, #0
   84804:	460b      	mov	r3, r1
   84806:	dd08      	ble.n	8481a <_dtoa_r+0x44a>
   84808:	42a9      	cmp	r1, r5
   8480a:	bfa8      	it	ge
   8480c:	462b      	movge	r3, r5
   8480e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   84810:	1aed      	subs	r5, r5, r3
   84812:	1ad2      	subs	r2, r2, r3
   84814:	1acb      	subs	r3, r1, r3
   84816:	920a      	str	r2, [sp, #40]	; 0x28
   84818:	9308      	str	r3, [sp, #32]
   8481a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8481c:	b1d3      	cbz	r3, 84854 <_dtoa_r+0x484>
   8481e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   84820:	2b00      	cmp	r3, #0
   84822:	f000 82b8 	beq.w	84d96 <_dtoa_r+0x9c6>
   84826:	2f00      	cmp	r7, #0
   84828:	dd10      	ble.n	8484c <_dtoa_r+0x47c>
   8482a:	4631      	mov	r1, r6
   8482c:	463a      	mov	r2, r7
   8482e:	4620      	mov	r0, r4
   84830:	f001 f9e4 	bl	85bfc <__pow5mult>
   84834:	464a      	mov	r2, r9
   84836:	4601      	mov	r1, r0
   84838:	4606      	mov	r6, r0
   8483a:	4620      	mov	r0, r4
   8483c:	f001 f94c 	bl	85ad8 <__multiply>
   84840:	4603      	mov	r3, r0
   84842:	4649      	mov	r1, r9
   84844:	4620      	mov	r0, r4
   84846:	4699      	mov	r9, r3
   84848:	f001 f8a0 	bl	8598c <_Bfree>
   8484c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8484e:	1bda      	subs	r2, r3, r7
   84850:	f040 82a2 	bne.w	84d98 <_dtoa_r+0x9c8>
   84854:	2101      	movs	r1, #1
   84856:	4620      	mov	r0, r4
   84858:	f001 f934 	bl	85ac4 <__i2b>
   8485c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8485e:	4680      	mov	r8, r0
   84860:	2b00      	cmp	r3, #0
   84862:	dd1f      	ble.n	848a4 <_dtoa_r+0x4d4>
   84864:	4601      	mov	r1, r0
   84866:	461a      	mov	r2, r3
   84868:	4620      	mov	r0, r4
   8486a:	f001 f9c7 	bl	85bfc <__pow5mult>
   8486e:	9b24      	ldr	r3, [sp, #144]	; 0x90
   84870:	4680      	mov	r8, r0
   84872:	2b01      	cmp	r3, #1
   84874:	f340 8255 	ble.w	84d22 <_dtoa_r+0x952>
   84878:	2300      	movs	r3, #0
   8487a:	930c      	str	r3, [sp, #48]	; 0x30
   8487c:	f8d8 3010 	ldr.w	r3, [r8, #16]
   84880:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   84884:	6918      	ldr	r0, [r3, #16]
   84886:	f001 f8cd 	bl	85a24 <__hi0bits>
   8488a:	f1c0 0020 	rsb	r0, r0, #32
   8488e:	e013      	b.n	848b8 <_dtoa_r+0x4e8>
   84890:	f1c3 0520 	rsb	r5, r3, #32
   84894:	fa0a f005 	lsl.w	r0, sl, r5
   84898:	e67b      	b.n	84592 <_dtoa_r+0x1c2>
   8489a:	900e      	str	r0, [sp, #56]	; 0x38
   8489c:	e643      	b.n	84526 <_dtoa_r+0x156>
   8489e:	bf00      	nop
   848a0:	40240000 	.word	0x40240000
   848a4:	9b24      	ldr	r3, [sp, #144]	; 0x90
   848a6:	2b01      	cmp	r3, #1
   848a8:	f340 8285 	ble.w	84db6 <_dtoa_r+0x9e6>
   848ac:	2300      	movs	r3, #0
   848ae:	930c      	str	r3, [sp, #48]	; 0x30
   848b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   848b2:	2001      	movs	r0, #1
   848b4:	2b00      	cmp	r3, #0
   848b6:	d1e1      	bne.n	8487c <_dtoa_r+0x4ac>
   848b8:	9a08      	ldr	r2, [sp, #32]
   848ba:	4410      	add	r0, r2
   848bc:	f010 001f 	ands.w	r0, r0, #31
   848c0:	f000 80a1 	beq.w	84a06 <_dtoa_r+0x636>
   848c4:	f1c0 0320 	rsb	r3, r0, #32
   848c8:	2b04      	cmp	r3, #4
   848ca:	f340 8486 	ble.w	851da <_dtoa_r+0xe0a>
   848ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   848d0:	f1c0 001c 	rsb	r0, r0, #28
   848d4:	4403      	add	r3, r0
   848d6:	930a      	str	r3, [sp, #40]	; 0x28
   848d8:	4613      	mov	r3, r2
   848da:	4403      	add	r3, r0
   848dc:	4405      	add	r5, r0
   848de:	9308      	str	r3, [sp, #32]
   848e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   848e2:	2b00      	cmp	r3, #0
   848e4:	dd05      	ble.n	848f2 <_dtoa_r+0x522>
   848e6:	4649      	mov	r1, r9
   848e8:	461a      	mov	r2, r3
   848ea:	4620      	mov	r0, r4
   848ec:	f001 f9d6 	bl	85c9c <__lshift>
   848f0:	4681      	mov	r9, r0
   848f2:	9b08      	ldr	r3, [sp, #32]
   848f4:	2b00      	cmp	r3, #0
   848f6:	dd05      	ble.n	84904 <_dtoa_r+0x534>
   848f8:	4641      	mov	r1, r8
   848fa:	461a      	mov	r2, r3
   848fc:	4620      	mov	r0, r4
   848fe:	f001 f9cd 	bl	85c9c <__lshift>
   84902:	4680      	mov	r8, r0
   84904:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   84906:	2b00      	cmp	r3, #0
   84908:	f040 8086 	bne.w	84a18 <_dtoa_r+0x648>
   8490c:	9b07      	ldr	r3, [sp, #28]
   8490e:	2b00      	cmp	r3, #0
   84910:	f340 8264 	ble.w	84ddc <_dtoa_r+0xa0c>
   84914:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   84916:	2b00      	cmp	r3, #0
   84918:	f000 8098 	beq.w	84a4c <_dtoa_r+0x67c>
   8491c:	2d00      	cmp	r5, #0
   8491e:	dd05      	ble.n	8492c <_dtoa_r+0x55c>
   84920:	4631      	mov	r1, r6
   84922:	462a      	mov	r2, r5
   84924:	4620      	mov	r0, r4
   84926:	f001 f9b9 	bl	85c9c <__lshift>
   8492a:	4606      	mov	r6, r0
   8492c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8492e:	2b00      	cmp	r3, #0
   84930:	f040 8336 	bne.w	84fa0 <_dtoa_r+0xbd0>
   84934:	9608      	str	r6, [sp, #32]
   84936:	9b07      	ldr	r3, [sp, #28]
   84938:	9a04      	ldr	r2, [sp, #16]
   8493a:	3b01      	subs	r3, #1
   8493c:	18d3      	adds	r3, r2, r3
   8493e:	930b      	str	r3, [sp, #44]	; 0x2c
   84940:	4617      	mov	r7, r2
   84942:	f00a 0301 	and.w	r3, sl, #1
   84946:	46c2      	mov	sl, r8
   84948:	f8dd b020 	ldr.w	fp, [sp, #32]
   8494c:	930c      	str	r3, [sp, #48]	; 0x30
   8494e:	4651      	mov	r1, sl
   84950:	4648      	mov	r0, r9
   84952:	f7ff fca9 	bl	842a8 <quorem>
   84956:	4631      	mov	r1, r6
   84958:	4605      	mov	r5, r0
   8495a:	4648      	mov	r0, r9
   8495c:	f001 f9ee 	bl	85d3c <__mcmp>
   84960:	465a      	mov	r2, fp
   84962:	9007      	str	r0, [sp, #28]
   84964:	4651      	mov	r1, sl
   84966:	4620      	mov	r0, r4
   84968:	f001 fa04 	bl	85d74 <__mdiff>
   8496c:	68c2      	ldr	r2, [r0, #12]
   8496e:	4680      	mov	r8, r0
   84970:	f105 0330 	add.w	r3, r5, #48	; 0x30
   84974:	2a00      	cmp	r2, #0
   84976:	f040 8229 	bne.w	84dcc <_dtoa_r+0x9fc>
   8497a:	4601      	mov	r1, r0
   8497c:	4648      	mov	r0, r9
   8497e:	930a      	str	r3, [sp, #40]	; 0x28
   84980:	f001 f9dc 	bl	85d3c <__mcmp>
   84984:	4641      	mov	r1, r8
   84986:	9008      	str	r0, [sp, #32]
   84988:	4620      	mov	r0, r4
   8498a:	f000 ffff 	bl	8598c <_Bfree>
   8498e:	9a08      	ldr	r2, [sp, #32]
   84990:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84992:	b932      	cbnz	r2, 849a2 <_dtoa_r+0x5d2>
   84994:	9924      	ldr	r1, [sp, #144]	; 0x90
   84996:	b921      	cbnz	r1, 849a2 <_dtoa_r+0x5d2>
   84998:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8499a:	2a00      	cmp	r2, #0
   8499c:	f000 83ee 	beq.w	8517c <_dtoa_r+0xdac>
   849a0:	9a24      	ldr	r2, [sp, #144]	; 0x90
   849a2:	9907      	ldr	r1, [sp, #28]
   849a4:	2900      	cmp	r1, #0
   849a6:	f2c0 829f 	blt.w	84ee8 <_dtoa_r+0xb18>
   849aa:	d105      	bne.n	849b8 <_dtoa_r+0x5e8>
   849ac:	9924      	ldr	r1, [sp, #144]	; 0x90
   849ae:	b919      	cbnz	r1, 849b8 <_dtoa_r+0x5e8>
   849b0:	990c      	ldr	r1, [sp, #48]	; 0x30
   849b2:	2900      	cmp	r1, #0
   849b4:	f000 8298 	beq.w	84ee8 <_dtoa_r+0xb18>
   849b8:	2a00      	cmp	r2, #0
   849ba:	f300 8305 	bgt.w	84fc8 <_dtoa_r+0xbf8>
   849be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   849c0:	f107 0801 	add.w	r8, r7, #1
   849c4:	4297      	cmp	r7, r2
   849c6:	703b      	strb	r3, [r7, #0]
   849c8:	4645      	mov	r5, r8
   849ca:	f000 830b 	beq.w	84fe4 <_dtoa_r+0xc14>
   849ce:	4649      	mov	r1, r9
   849d0:	2300      	movs	r3, #0
   849d2:	220a      	movs	r2, #10
   849d4:	4620      	mov	r0, r4
   849d6:	f000 ffe3 	bl	859a0 <__multadd>
   849da:	455e      	cmp	r6, fp
   849dc:	4681      	mov	r9, r0
   849de:	4631      	mov	r1, r6
   849e0:	f04f 0300 	mov.w	r3, #0
   849e4:	f04f 020a 	mov.w	r2, #10
   849e8:	4620      	mov	r0, r4
   849ea:	f000 81e9 	beq.w	84dc0 <_dtoa_r+0x9f0>
   849ee:	f000 ffd7 	bl	859a0 <__multadd>
   849f2:	4659      	mov	r1, fp
   849f4:	4606      	mov	r6, r0
   849f6:	2300      	movs	r3, #0
   849f8:	220a      	movs	r2, #10
   849fa:	4620      	mov	r0, r4
   849fc:	f000 ffd0 	bl	859a0 <__multadd>
   84a00:	4647      	mov	r7, r8
   84a02:	4683      	mov	fp, r0
   84a04:	e7a3      	b.n	8494e <_dtoa_r+0x57e>
   84a06:	201c      	movs	r0, #28
   84a08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84a0a:	4405      	add	r5, r0
   84a0c:	4403      	add	r3, r0
   84a0e:	930a      	str	r3, [sp, #40]	; 0x28
   84a10:	9b08      	ldr	r3, [sp, #32]
   84a12:	4403      	add	r3, r0
   84a14:	9308      	str	r3, [sp, #32]
   84a16:	e763      	b.n	848e0 <_dtoa_r+0x510>
   84a18:	4641      	mov	r1, r8
   84a1a:	4648      	mov	r0, r9
   84a1c:	f001 f98e 	bl	85d3c <__mcmp>
   84a20:	2800      	cmp	r0, #0
   84a22:	f6bf af73 	bge.w	8490c <_dtoa_r+0x53c>
   84a26:	9f02      	ldr	r7, [sp, #8]
   84a28:	4649      	mov	r1, r9
   84a2a:	2300      	movs	r3, #0
   84a2c:	220a      	movs	r2, #10
   84a2e:	4620      	mov	r0, r4
   84a30:	3f01      	subs	r7, #1
   84a32:	9702      	str	r7, [sp, #8]
   84a34:	f000 ffb4 	bl	859a0 <__multadd>
   84a38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   84a3a:	4681      	mov	r9, r0
   84a3c:	2b00      	cmp	r3, #0
   84a3e:	f040 83b5 	bne.w	851ac <_dtoa_r+0xddc>
   84a42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   84a44:	2b00      	cmp	r3, #0
   84a46:	f340 83be 	ble.w	851c6 <_dtoa_r+0xdf6>
   84a4a:	9307      	str	r3, [sp, #28]
   84a4c:	f8dd a010 	ldr.w	sl, [sp, #16]
   84a50:	9f07      	ldr	r7, [sp, #28]
   84a52:	4655      	mov	r5, sl
   84a54:	e006      	b.n	84a64 <_dtoa_r+0x694>
   84a56:	4649      	mov	r1, r9
   84a58:	2300      	movs	r3, #0
   84a5a:	220a      	movs	r2, #10
   84a5c:	4620      	mov	r0, r4
   84a5e:	f000 ff9f 	bl	859a0 <__multadd>
   84a62:	4681      	mov	r9, r0
   84a64:	4641      	mov	r1, r8
   84a66:	4648      	mov	r0, r9
   84a68:	f7ff fc1e 	bl	842a8 <quorem>
   84a6c:	3030      	adds	r0, #48	; 0x30
   84a6e:	f805 0b01 	strb.w	r0, [r5], #1
   84a72:	eba5 030a 	sub.w	r3, r5, sl
   84a76:	42bb      	cmp	r3, r7
   84a78:	dbed      	blt.n	84a56 <_dtoa_r+0x686>
   84a7a:	9b04      	ldr	r3, [sp, #16]
   84a7c:	9a07      	ldr	r2, [sp, #28]
   84a7e:	4682      	mov	sl, r0
   84a80:	2a01      	cmp	r2, #1
   84a82:	bfac      	ite	ge
   84a84:	189b      	addge	r3, r3, r2
   84a86:	3301      	addlt	r3, #1
   84a88:	f04f 0b00 	mov.w	fp, #0
   84a8c:	461d      	mov	r5, r3
   84a8e:	4649      	mov	r1, r9
   84a90:	2201      	movs	r2, #1
   84a92:	4620      	mov	r0, r4
   84a94:	f001 f902 	bl	85c9c <__lshift>
   84a98:	4641      	mov	r1, r8
   84a9a:	4681      	mov	r9, r0
   84a9c:	f001 f94e 	bl	85d3c <__mcmp>
   84aa0:	2800      	cmp	r0, #0
   84aa2:	f340 823f 	ble.w	84f24 <_dtoa_r+0xb54>
   84aa6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   84aaa:	1e6b      	subs	r3, r5, #1
   84aac:	9904      	ldr	r1, [sp, #16]
   84aae:	e004      	b.n	84aba <_dtoa_r+0x6ea>
   84ab0:	428b      	cmp	r3, r1
   84ab2:	f000 81ae 	beq.w	84e12 <_dtoa_r+0xa42>
   84ab6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
   84aba:	2a39      	cmp	r2, #57	; 0x39
   84abc:	f103 0501 	add.w	r5, r3, #1
   84ac0:	d0f6      	beq.n	84ab0 <_dtoa_r+0x6e0>
   84ac2:	3201      	adds	r2, #1
   84ac4:	701a      	strb	r2, [r3, #0]
   84ac6:	4641      	mov	r1, r8
   84ac8:	4620      	mov	r0, r4
   84aca:	f000 ff5f 	bl	8598c <_Bfree>
   84ace:	2e00      	cmp	r6, #0
   84ad0:	f43f ae3d 	beq.w	8474e <_dtoa_r+0x37e>
   84ad4:	f1bb 0f00 	cmp.w	fp, #0
   84ad8:	d005      	beq.n	84ae6 <_dtoa_r+0x716>
   84ada:	45b3      	cmp	fp, r6
   84adc:	d003      	beq.n	84ae6 <_dtoa_r+0x716>
   84ade:	4659      	mov	r1, fp
   84ae0:	4620      	mov	r0, r4
   84ae2:	f000 ff53 	bl	8598c <_Bfree>
   84ae6:	4631      	mov	r1, r6
   84ae8:	4620      	mov	r0, r4
   84aea:	f000 ff4f 	bl	8598c <_Bfree>
   84aee:	e62e      	b.n	8474e <_dtoa_r+0x37e>
   84af0:	2300      	movs	r3, #0
   84af2:	930b      	str	r3, [sp, #44]	; 0x2c
   84af4:	9b02      	ldr	r3, [sp, #8]
   84af6:	9a25      	ldr	r2, [sp, #148]	; 0x94
   84af8:	4413      	add	r3, r2
   84afa:	930f      	str	r3, [sp, #60]	; 0x3c
   84afc:	3301      	adds	r3, #1
   84afe:	2b01      	cmp	r3, #1
   84b00:	461f      	mov	r7, r3
   84b02:	461e      	mov	r6, r3
   84b04:	bfb8      	it	lt
   84b06:	2701      	movlt	r7, #1
   84b08:	9307      	str	r3, [sp, #28]
   84b0a:	2100      	movs	r1, #0
   84b0c:	2f17      	cmp	r7, #23
   84b0e:	6461      	str	r1, [r4, #68]	; 0x44
   84b10:	d90a      	bls.n	84b28 <_dtoa_r+0x758>
   84b12:	2201      	movs	r2, #1
   84b14:	2304      	movs	r3, #4
   84b16:	005b      	lsls	r3, r3, #1
   84b18:	f103 0014 	add.w	r0, r3, #20
   84b1c:	4287      	cmp	r7, r0
   84b1e:	4611      	mov	r1, r2
   84b20:	f102 0201 	add.w	r2, r2, #1
   84b24:	d2f7      	bcs.n	84b16 <_dtoa_r+0x746>
   84b26:	6461      	str	r1, [r4, #68]	; 0x44
   84b28:	4620      	mov	r0, r4
   84b2a:	f000 ff09 	bl	85940 <_Balloc>
   84b2e:	2e0e      	cmp	r6, #14
   84b30:	9004      	str	r0, [sp, #16]
   84b32:	6420      	str	r0, [r4, #64]	; 0x40
   84b34:	f63f ad47 	bhi.w	845c6 <_dtoa_r+0x1f6>
   84b38:	2d00      	cmp	r5, #0
   84b3a:	f43f ad44 	beq.w	845c6 <_dtoa_r+0x1f6>
   84b3e:	9902      	ldr	r1, [sp, #8]
   84b40:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
   84b44:	2900      	cmp	r1, #0
   84b46:	f340 8203 	ble.w	84f50 <_dtoa_r+0xb80>
   84b4a:	4bb9      	ldr	r3, [pc, #740]	; (84e30 <_dtoa_r+0xa60>)
   84b4c:	f001 020f 	and.w	r2, r1, #15
   84b50:	110d      	asrs	r5, r1, #4
   84b52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   84b56:	06e9      	lsls	r1, r5, #27
   84b58:	e9d3 6700 	ldrd	r6, r7, [r3]
   84b5c:	f140 81af 	bpl.w	84ebe <_dtoa_r+0xaee>
   84b60:	4bb4      	ldr	r3, [pc, #720]	; (84e34 <_dtoa_r+0xa64>)
   84b62:	4650      	mov	r0, sl
   84b64:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
   84b68:	4659      	mov	r1, fp
   84b6a:	f002 f95b 	bl	86e24 <__aeabi_ddiv>
   84b6e:	f04f 0a03 	mov.w	sl, #3
   84b72:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
   84b76:	f005 050f 	and.w	r5, r5, #15
   84b7a:	b18d      	cbz	r5, 84ba0 <_dtoa_r+0x7d0>
   84b7c:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 84e34 <_dtoa_r+0xa64>
   84b80:	07ea      	lsls	r2, r5, #31
   84b82:	d509      	bpl.n	84b98 <_dtoa_r+0x7c8>
   84b84:	e9d8 2300 	ldrd	r2, r3, [r8]
   84b88:	4630      	mov	r0, r6
   84b8a:	4639      	mov	r1, r7
   84b8c:	f002 f820 	bl	86bd0 <__aeabi_dmul>
   84b90:	4606      	mov	r6, r0
   84b92:	460f      	mov	r7, r1
   84b94:	f10a 0a01 	add.w	sl, sl, #1
   84b98:	106d      	asrs	r5, r5, #1
   84b9a:	f108 0808 	add.w	r8, r8, #8
   84b9e:	d1ef      	bne.n	84b80 <_dtoa_r+0x7b0>
   84ba0:	463b      	mov	r3, r7
   84ba2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   84ba6:	4632      	mov	r2, r6
   84ba8:	f002 f93c 	bl	86e24 <__aeabi_ddiv>
   84bac:	4607      	mov	r7, r0
   84bae:	4688      	mov	r8, r1
   84bb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   84bb2:	b143      	cbz	r3, 84bc6 <_dtoa_r+0x7f6>
   84bb4:	2200      	movs	r2, #0
   84bb6:	4ba0      	ldr	r3, [pc, #640]	; (84e38 <_dtoa_r+0xa68>)
   84bb8:	4638      	mov	r0, r7
   84bba:	4641      	mov	r1, r8
   84bbc:	f002 fa7a 	bl	870b4 <__aeabi_dcmplt>
   84bc0:	2800      	cmp	r0, #0
   84bc2:	f040 8287 	bne.w	850d4 <_dtoa_r+0xd04>
   84bc6:	4650      	mov	r0, sl
   84bc8:	f001 ff9c 	bl	86b04 <__aeabi_i2d>
   84bcc:	463a      	mov	r2, r7
   84bce:	4643      	mov	r3, r8
   84bd0:	f001 fffe 	bl	86bd0 <__aeabi_dmul>
   84bd4:	4b99      	ldr	r3, [pc, #612]	; (84e3c <_dtoa_r+0xa6c>)
   84bd6:	2200      	movs	r2, #0
   84bd8:	f001 fe48 	bl	8686c <__adddf3>
   84bdc:	9b07      	ldr	r3, [sp, #28]
   84bde:	4605      	mov	r5, r0
   84be0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   84be4:	2b00      	cmp	r3, #0
   84be6:	f000 813f 	beq.w	84e68 <_dtoa_r+0xa98>
   84bea:	9b02      	ldr	r3, [sp, #8]
   84bec:	9315      	str	r3, [sp, #84]	; 0x54
   84bee:	9b07      	ldr	r3, [sp, #28]
   84bf0:	9312      	str	r3, [sp, #72]	; 0x48
   84bf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   84bf4:	2b00      	cmp	r3, #0
   84bf6:	f000 81fb 	beq.w	84ff0 <_dtoa_r+0xc20>
   84bfa:	9a12      	ldr	r2, [sp, #72]	; 0x48
   84bfc:	4b8c      	ldr	r3, [pc, #560]	; (84e30 <_dtoa_r+0xa60>)
   84bfe:	2000      	movs	r0, #0
   84c00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   84c04:	e953 2302 	ldrd	r2, r3, [r3, #-8]
   84c08:	498d      	ldr	r1, [pc, #564]	; (84e40 <_dtoa_r+0xa70>)
   84c0a:	f002 f90b 	bl	86e24 <__aeabi_ddiv>
   84c0e:	462a      	mov	r2, r5
   84c10:	4633      	mov	r3, r6
   84c12:	f001 fe29 	bl	86868 <__aeabi_dsub>
   84c16:	4682      	mov	sl, r0
   84c18:	468b      	mov	fp, r1
   84c1a:	4638      	mov	r0, r7
   84c1c:	4641      	mov	r1, r8
   84c1e:	f002 fa87 	bl	87130 <__aeabi_d2iz>
   84c22:	4605      	mov	r5, r0
   84c24:	f001 ff6e 	bl	86b04 <__aeabi_i2d>
   84c28:	4602      	mov	r2, r0
   84c2a:	460b      	mov	r3, r1
   84c2c:	4638      	mov	r0, r7
   84c2e:	4641      	mov	r1, r8
   84c30:	f001 fe1a 	bl	86868 <__aeabi_dsub>
   84c34:	3530      	adds	r5, #48	; 0x30
   84c36:	fa5f f885 	uxtb.w	r8, r5
   84c3a:	9d04      	ldr	r5, [sp, #16]
   84c3c:	4606      	mov	r6, r0
   84c3e:	460f      	mov	r7, r1
   84c40:	f885 8000 	strb.w	r8, [r5]
   84c44:	4602      	mov	r2, r0
   84c46:	460b      	mov	r3, r1
   84c48:	4650      	mov	r0, sl
   84c4a:	4659      	mov	r1, fp
   84c4c:	3501      	adds	r5, #1
   84c4e:	f002 fa4f 	bl	870f0 <__aeabi_dcmpgt>
   84c52:	2800      	cmp	r0, #0
   84c54:	d154      	bne.n	84d00 <_dtoa_r+0x930>
   84c56:	4632      	mov	r2, r6
   84c58:	463b      	mov	r3, r7
   84c5a:	2000      	movs	r0, #0
   84c5c:	4976      	ldr	r1, [pc, #472]	; (84e38 <_dtoa_r+0xa68>)
   84c5e:	f001 fe03 	bl	86868 <__aeabi_dsub>
   84c62:	4602      	mov	r2, r0
   84c64:	460b      	mov	r3, r1
   84c66:	4650      	mov	r0, sl
   84c68:	4659      	mov	r1, fp
   84c6a:	f002 fa41 	bl	870f0 <__aeabi_dcmpgt>
   84c6e:	2800      	cmp	r0, #0
   84c70:	f040 8270 	bne.w	85154 <_dtoa_r+0xd84>
   84c74:	9a12      	ldr	r2, [sp, #72]	; 0x48
   84c76:	2a01      	cmp	r2, #1
   84c78:	f000 8112 	beq.w	84ea0 <_dtoa_r+0xad0>
   84c7c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   84c7e:	9a04      	ldr	r2, [sp, #16]
   84c80:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
   84c84:	4413      	add	r3, r2
   84c86:	4699      	mov	r9, r3
   84c88:	e00f      	b.n	84caa <_dtoa_r+0x8da>
   84c8a:	4632      	mov	r2, r6
   84c8c:	463b      	mov	r3, r7
   84c8e:	2000      	movs	r0, #0
   84c90:	4969      	ldr	r1, [pc, #420]	; (84e38 <_dtoa_r+0xa68>)
   84c92:	f001 fde9 	bl	86868 <__aeabi_dsub>
   84c96:	4652      	mov	r2, sl
   84c98:	465b      	mov	r3, fp
   84c9a:	f002 fa0b 	bl	870b4 <__aeabi_dcmplt>
   84c9e:	2800      	cmp	r0, #0
   84ca0:	f040 8256 	bne.w	85150 <_dtoa_r+0xd80>
   84ca4:	454d      	cmp	r5, r9
   84ca6:	f000 80f9 	beq.w	84e9c <_dtoa_r+0xacc>
   84caa:	4650      	mov	r0, sl
   84cac:	4659      	mov	r1, fp
   84cae:	2200      	movs	r2, #0
   84cb0:	4b64      	ldr	r3, [pc, #400]	; (84e44 <_dtoa_r+0xa74>)
   84cb2:	f001 ff8d 	bl	86bd0 <__aeabi_dmul>
   84cb6:	2200      	movs	r2, #0
   84cb8:	4b62      	ldr	r3, [pc, #392]	; (84e44 <_dtoa_r+0xa74>)
   84cba:	4682      	mov	sl, r0
   84cbc:	468b      	mov	fp, r1
   84cbe:	4630      	mov	r0, r6
   84cc0:	4639      	mov	r1, r7
   84cc2:	f001 ff85 	bl	86bd0 <__aeabi_dmul>
   84cc6:	460f      	mov	r7, r1
   84cc8:	4606      	mov	r6, r0
   84cca:	f002 fa31 	bl	87130 <__aeabi_d2iz>
   84cce:	4680      	mov	r8, r0
   84cd0:	f001 ff18 	bl	86b04 <__aeabi_i2d>
   84cd4:	4602      	mov	r2, r0
   84cd6:	460b      	mov	r3, r1
   84cd8:	4630      	mov	r0, r6
   84cda:	4639      	mov	r1, r7
   84cdc:	f001 fdc4 	bl	86868 <__aeabi_dsub>
   84ce0:	f108 0830 	add.w	r8, r8, #48	; 0x30
   84ce4:	fa5f f888 	uxtb.w	r8, r8
   84ce8:	f805 8b01 	strb.w	r8, [r5], #1
   84cec:	4652      	mov	r2, sl
   84cee:	465b      	mov	r3, fp
   84cf0:	4606      	mov	r6, r0
   84cf2:	460f      	mov	r7, r1
   84cf4:	f002 f9de 	bl	870b4 <__aeabi_dcmplt>
   84cf8:	2800      	cmp	r0, #0
   84cfa:	d0c6      	beq.n	84c8a <_dtoa_r+0x8ba>
   84cfc:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   84d00:	9b15      	ldr	r3, [sp, #84]	; 0x54
   84d02:	9302      	str	r3, [sp, #8]
   84d04:	e523      	b.n	8474e <_dtoa_r+0x37e>
   84d06:	2300      	movs	r3, #0
   84d08:	930b      	str	r3, [sp, #44]	; 0x2c
   84d0a:	9b25      	ldr	r3, [sp, #148]	; 0x94
   84d0c:	2b00      	cmp	r3, #0
   84d0e:	f340 80dd 	ble.w	84ecc <_dtoa_r+0xafc>
   84d12:	461f      	mov	r7, r3
   84d14:	461e      	mov	r6, r3
   84d16:	930f      	str	r3, [sp, #60]	; 0x3c
   84d18:	9307      	str	r3, [sp, #28]
   84d1a:	e6f6      	b.n	84b0a <_dtoa_r+0x73a>
   84d1c:	2301      	movs	r3, #1
   84d1e:	930b      	str	r3, [sp, #44]	; 0x2c
   84d20:	e7f3      	b.n	84d0a <_dtoa_r+0x93a>
   84d22:	f1ba 0f00 	cmp.w	sl, #0
   84d26:	f47f ada7 	bne.w	84878 <_dtoa_r+0x4a8>
   84d2a:	f3cb 0313 	ubfx	r3, fp, #0, #20
   84d2e:	2b00      	cmp	r3, #0
   84d30:	f47f adbc 	bne.w	848ac <_dtoa_r+0x4dc>
   84d34:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
   84d38:	0d3f      	lsrs	r7, r7, #20
   84d3a:	053f      	lsls	r7, r7, #20
   84d3c:	2f00      	cmp	r7, #0
   84d3e:	f000 820d 	beq.w	8515c <_dtoa_r+0xd8c>
   84d42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84d44:	3301      	adds	r3, #1
   84d46:	930a      	str	r3, [sp, #40]	; 0x28
   84d48:	9b08      	ldr	r3, [sp, #32]
   84d4a:	3301      	adds	r3, #1
   84d4c:	9308      	str	r3, [sp, #32]
   84d4e:	2301      	movs	r3, #1
   84d50:	930c      	str	r3, [sp, #48]	; 0x30
   84d52:	e5ad      	b.n	848b0 <_dtoa_r+0x4e0>
   84d54:	9b07      	ldr	r3, [sp, #28]
   84d56:	2b00      	cmp	r3, #0
   84d58:	f73f ac48 	bgt.w	845ec <_dtoa_r+0x21c>
   84d5c:	f040 8222 	bne.w	851a4 <_dtoa_r+0xdd4>
   84d60:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   84d64:	2200      	movs	r2, #0
   84d66:	4b38      	ldr	r3, [pc, #224]	; (84e48 <_dtoa_r+0xa78>)
   84d68:	f001 ff32 	bl	86bd0 <__aeabi_dmul>
   84d6c:	4652      	mov	r2, sl
   84d6e:	465b      	mov	r3, fp
   84d70:	f002 f9b4 	bl	870dc <__aeabi_dcmpge>
   84d74:	f8dd 801c 	ldr.w	r8, [sp, #28]
   84d78:	4646      	mov	r6, r8
   84d7a:	2800      	cmp	r0, #0
   84d7c:	d041      	beq.n	84e02 <_dtoa_r+0xa32>
   84d7e:	9b25      	ldr	r3, [sp, #148]	; 0x94
   84d80:	9d04      	ldr	r5, [sp, #16]
   84d82:	43db      	mvns	r3, r3
   84d84:	9302      	str	r3, [sp, #8]
   84d86:	4641      	mov	r1, r8
   84d88:	4620      	mov	r0, r4
   84d8a:	f000 fdff 	bl	8598c <_Bfree>
   84d8e:	2e00      	cmp	r6, #0
   84d90:	f43f acdd 	beq.w	8474e <_dtoa_r+0x37e>
   84d94:	e6a7      	b.n	84ae6 <_dtoa_r+0x716>
   84d96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   84d98:	4649      	mov	r1, r9
   84d9a:	4620      	mov	r0, r4
   84d9c:	f000 ff2e 	bl	85bfc <__pow5mult>
   84da0:	4681      	mov	r9, r0
   84da2:	e557      	b.n	84854 <_dtoa_r+0x484>
   84da4:	9a14      	ldr	r2, [sp, #80]	; 0x50
   84da6:	2a00      	cmp	r2, #0
   84da8:	f000 8188 	beq.w	850bc <_dtoa_r+0xcec>
   84dac:	f203 4333 	addw	r3, r3, #1075	; 0x433
   84db0:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   84db2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   84db4:	e4f2      	b.n	8479c <_dtoa_r+0x3cc>
   84db6:	f1ba 0f00 	cmp.w	sl, #0
   84dba:	f47f ad77 	bne.w	848ac <_dtoa_r+0x4dc>
   84dbe:	e7b4      	b.n	84d2a <_dtoa_r+0x95a>
   84dc0:	f000 fdee 	bl	859a0 <__multadd>
   84dc4:	4647      	mov	r7, r8
   84dc6:	4606      	mov	r6, r0
   84dc8:	4683      	mov	fp, r0
   84dca:	e5c0      	b.n	8494e <_dtoa_r+0x57e>
   84dcc:	4601      	mov	r1, r0
   84dce:	4620      	mov	r0, r4
   84dd0:	9308      	str	r3, [sp, #32]
   84dd2:	f000 fddb 	bl	8598c <_Bfree>
   84dd6:	2201      	movs	r2, #1
   84dd8:	9b08      	ldr	r3, [sp, #32]
   84dda:	e5e2      	b.n	849a2 <_dtoa_r+0x5d2>
   84ddc:	9b24      	ldr	r3, [sp, #144]	; 0x90
   84dde:	2b02      	cmp	r3, #2
   84de0:	f77f ad98 	ble.w	84914 <_dtoa_r+0x544>
   84de4:	9b07      	ldr	r3, [sp, #28]
   84de6:	2b00      	cmp	r3, #0
   84de8:	d1c9      	bne.n	84d7e <_dtoa_r+0x9ae>
   84dea:	4641      	mov	r1, r8
   84dec:	2205      	movs	r2, #5
   84dee:	4620      	mov	r0, r4
   84df0:	f000 fdd6 	bl	859a0 <__multadd>
   84df4:	4601      	mov	r1, r0
   84df6:	4680      	mov	r8, r0
   84df8:	4648      	mov	r0, r9
   84dfa:	f000 ff9f 	bl	85d3c <__mcmp>
   84dfe:	2800      	cmp	r0, #0
   84e00:	ddbd      	ble.n	84d7e <_dtoa_r+0x9ae>
   84e02:	2331      	movs	r3, #49	; 0x31
   84e04:	9a02      	ldr	r2, [sp, #8]
   84e06:	9904      	ldr	r1, [sp, #16]
   84e08:	3201      	adds	r2, #1
   84e0a:	9202      	str	r2, [sp, #8]
   84e0c:	700b      	strb	r3, [r1, #0]
   84e0e:	1c4d      	adds	r5, r1, #1
   84e10:	e7b9      	b.n	84d86 <_dtoa_r+0x9b6>
   84e12:	2331      	movs	r3, #49	; 0x31
   84e14:	9a02      	ldr	r2, [sp, #8]
   84e16:	3201      	adds	r2, #1
   84e18:	9202      	str	r2, [sp, #8]
   84e1a:	9a04      	ldr	r2, [sp, #16]
   84e1c:	7013      	strb	r3, [r2, #0]
   84e1e:	e652      	b.n	84ac6 <_dtoa_r+0x6f6>
   84e20:	2301      	movs	r3, #1
   84e22:	930b      	str	r3, [sp, #44]	; 0x2c
   84e24:	e666      	b.n	84af4 <_dtoa_r+0x724>
   84e26:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
   84e2a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   84e2c:	e48f      	b.n	8474e <_dtoa_r+0x37e>
   84e2e:	bf00      	nop
   84e30:	00087650 	.word	0x00087650
   84e34:	00087628 	.word	0x00087628
   84e38:	3ff00000 	.word	0x3ff00000
   84e3c:	401c0000 	.word	0x401c0000
   84e40:	3fe00000 	.word	0x3fe00000
   84e44:	40240000 	.word	0x40240000
   84e48:	40140000 	.word	0x40140000
   84e4c:	4650      	mov	r0, sl
   84e4e:	f001 fe59 	bl	86b04 <__aeabi_i2d>
   84e52:	463a      	mov	r2, r7
   84e54:	4643      	mov	r3, r8
   84e56:	f001 febb 	bl	86bd0 <__aeabi_dmul>
   84e5a:	2200      	movs	r2, #0
   84e5c:	4bc1      	ldr	r3, [pc, #772]	; (85164 <_dtoa_r+0xd94>)
   84e5e:	f001 fd05 	bl	8686c <__adddf3>
   84e62:	4605      	mov	r5, r0
   84e64:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   84e68:	4641      	mov	r1, r8
   84e6a:	2200      	movs	r2, #0
   84e6c:	4bbe      	ldr	r3, [pc, #760]	; (85168 <_dtoa_r+0xd98>)
   84e6e:	4638      	mov	r0, r7
   84e70:	f001 fcfa 	bl	86868 <__aeabi_dsub>
   84e74:	462a      	mov	r2, r5
   84e76:	4633      	mov	r3, r6
   84e78:	4682      	mov	sl, r0
   84e7a:	468b      	mov	fp, r1
   84e7c:	f002 f938 	bl	870f0 <__aeabi_dcmpgt>
   84e80:	4680      	mov	r8, r0
   84e82:	2800      	cmp	r0, #0
   84e84:	f040 8110 	bne.w	850a8 <_dtoa_r+0xcd8>
   84e88:	462a      	mov	r2, r5
   84e8a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
   84e8e:	4650      	mov	r0, sl
   84e90:	4659      	mov	r1, fp
   84e92:	f002 f90f 	bl	870b4 <__aeabi_dcmplt>
   84e96:	b118      	cbz	r0, 84ea0 <_dtoa_r+0xad0>
   84e98:	4646      	mov	r6, r8
   84e9a:	e770      	b.n	84d7e <_dtoa_r+0x9ae>
   84e9c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   84ea0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
   84ea4:	f7ff bb8f 	b.w	845c6 <_dtoa_r+0x1f6>
   84ea8:	9804      	ldr	r0, [sp, #16]
   84eaa:	f7ff bac0 	b.w	8442e <_dtoa_r+0x5e>
   84eae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   84eb0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   84eb2:	1afb      	subs	r3, r7, r3
   84eb4:	441a      	add	r2, r3
   84eb6:	970c      	str	r7, [sp, #48]	; 0x30
   84eb8:	920d      	str	r2, [sp, #52]	; 0x34
   84eba:	2700      	movs	r7, #0
   84ebc:	e468      	b.n	84790 <_dtoa_r+0x3c0>
   84ebe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
   84ec2:	f04f 0a02 	mov.w	sl, #2
   84ec6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
   84eca:	e656      	b.n	84b7a <_dtoa_r+0x7aa>
   84ecc:	2100      	movs	r1, #0
   84ece:	2301      	movs	r3, #1
   84ed0:	4620      	mov	r0, r4
   84ed2:	6461      	str	r1, [r4, #68]	; 0x44
   84ed4:	9325      	str	r3, [sp, #148]	; 0x94
   84ed6:	f000 fd33 	bl	85940 <_Balloc>
   84eda:	9b25      	ldr	r3, [sp, #148]	; 0x94
   84edc:	9004      	str	r0, [sp, #16]
   84ede:	9307      	str	r3, [sp, #28]
   84ee0:	9b25      	ldr	r3, [sp, #148]	; 0x94
   84ee2:	6420      	str	r0, [r4, #64]	; 0x40
   84ee4:	930f      	str	r3, [sp, #60]	; 0x3c
   84ee6:	e627      	b.n	84b38 <_dtoa_r+0x768>
   84ee8:	2a00      	cmp	r2, #0
   84eea:	46d0      	mov	r8, sl
   84eec:	f8cd b020 	str.w	fp, [sp, #32]
   84ef0:	469a      	mov	sl, r3
   84ef2:	dd11      	ble.n	84f18 <_dtoa_r+0xb48>
   84ef4:	4649      	mov	r1, r9
   84ef6:	2201      	movs	r2, #1
   84ef8:	4620      	mov	r0, r4
   84efa:	f000 fecf 	bl	85c9c <__lshift>
   84efe:	4641      	mov	r1, r8
   84f00:	4681      	mov	r9, r0
   84f02:	f000 ff1b 	bl	85d3c <__mcmp>
   84f06:	2800      	cmp	r0, #0
   84f08:	f340 8145 	ble.w	85196 <_dtoa_r+0xdc6>
   84f0c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
   84f10:	f000 8105 	beq.w	8511e <_dtoa_r+0xd4e>
   84f14:	f105 0a31 	add.w	sl, r5, #49	; 0x31
   84f18:	46b3      	mov	fp, r6
   84f1a:	f887 a000 	strb.w	sl, [r7]
   84f1e:	1c7d      	adds	r5, r7, #1
   84f20:	9e08      	ldr	r6, [sp, #32]
   84f22:	e5d0      	b.n	84ac6 <_dtoa_r+0x6f6>
   84f24:	d104      	bne.n	84f30 <_dtoa_r+0xb60>
   84f26:	f01a 0f01 	tst.w	sl, #1
   84f2a:	d001      	beq.n	84f30 <_dtoa_r+0xb60>
   84f2c:	e5bb      	b.n	84aa6 <_dtoa_r+0x6d6>
   84f2e:	4615      	mov	r5, r2
   84f30:	f815 3c01 	ldrb.w	r3, [r5, #-1]
   84f34:	1e6a      	subs	r2, r5, #1
   84f36:	2b30      	cmp	r3, #48	; 0x30
   84f38:	d0f9      	beq.n	84f2e <_dtoa_r+0xb5e>
   84f3a:	e5c4      	b.n	84ac6 <_dtoa_r+0x6f6>
   84f3c:	2230      	movs	r2, #48	; 0x30
   84f3e:	9904      	ldr	r1, [sp, #16]
   84f40:	700a      	strb	r2, [r1, #0]
   84f42:	9a02      	ldr	r2, [sp, #8]
   84f44:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   84f48:	3201      	adds	r2, #1
   84f4a:	9202      	str	r2, [sp, #8]
   84f4c:	f7ff bbfb 	b.w	84746 <_dtoa_r+0x376>
   84f50:	f000 80bb 	beq.w	850ca <_dtoa_r+0xcfa>
   84f54:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
   84f58:	9b02      	ldr	r3, [sp, #8]
   84f5a:	f04f 0a02 	mov.w	sl, #2
   84f5e:	425d      	negs	r5, r3
   84f60:	4b82      	ldr	r3, [pc, #520]	; (8516c <_dtoa_r+0xd9c>)
   84f62:	f005 020f 	and.w	r2, r5, #15
   84f66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   84f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
   84f6e:	f001 fe2f 	bl	86bd0 <__aeabi_dmul>
   84f72:	112d      	asrs	r5, r5, #4
   84f74:	4607      	mov	r7, r0
   84f76:	4688      	mov	r8, r1
   84f78:	f43f ae1a 	beq.w	84bb0 <_dtoa_r+0x7e0>
   84f7c:	4e7c      	ldr	r6, [pc, #496]	; (85170 <_dtoa_r+0xda0>)
   84f7e:	07eb      	lsls	r3, r5, #31
   84f80:	d509      	bpl.n	84f96 <_dtoa_r+0xbc6>
   84f82:	e9d6 2300 	ldrd	r2, r3, [r6]
   84f86:	4638      	mov	r0, r7
   84f88:	4641      	mov	r1, r8
   84f8a:	f001 fe21 	bl	86bd0 <__aeabi_dmul>
   84f8e:	4607      	mov	r7, r0
   84f90:	4688      	mov	r8, r1
   84f92:	f10a 0a01 	add.w	sl, sl, #1
   84f96:	106d      	asrs	r5, r5, #1
   84f98:	f106 0608 	add.w	r6, r6, #8
   84f9c:	d1ef      	bne.n	84f7e <_dtoa_r+0xbae>
   84f9e:	e607      	b.n	84bb0 <_dtoa_r+0x7e0>
   84fa0:	6871      	ldr	r1, [r6, #4]
   84fa2:	4620      	mov	r0, r4
   84fa4:	f000 fccc 	bl	85940 <_Balloc>
   84fa8:	4605      	mov	r5, r0
   84faa:	6933      	ldr	r3, [r6, #16]
   84fac:	f106 010c 	add.w	r1, r6, #12
   84fb0:	3302      	adds	r3, #2
   84fb2:	009a      	lsls	r2, r3, #2
   84fb4:	300c      	adds	r0, #12
   84fb6:	f000 fc41 	bl	8583c <memcpy>
   84fba:	4629      	mov	r1, r5
   84fbc:	2201      	movs	r2, #1
   84fbe:	4620      	mov	r0, r4
   84fc0:	f000 fe6c 	bl	85c9c <__lshift>
   84fc4:	9008      	str	r0, [sp, #32]
   84fc6:	e4b6      	b.n	84936 <_dtoa_r+0x566>
   84fc8:	2b39      	cmp	r3, #57	; 0x39
   84fca:	f8cd b020 	str.w	fp, [sp, #32]
   84fce:	46d0      	mov	r8, sl
   84fd0:	f000 80a5 	beq.w	8511e <_dtoa_r+0xd4e>
   84fd4:	f103 0a01 	add.w	sl, r3, #1
   84fd8:	46b3      	mov	fp, r6
   84fda:	f887 a000 	strb.w	sl, [r7]
   84fde:	1c7d      	adds	r5, r7, #1
   84fe0:	9e08      	ldr	r6, [sp, #32]
   84fe2:	e570      	b.n	84ac6 <_dtoa_r+0x6f6>
   84fe4:	465a      	mov	r2, fp
   84fe6:	46d0      	mov	r8, sl
   84fe8:	46b3      	mov	fp, r6
   84fea:	469a      	mov	sl, r3
   84fec:	4616      	mov	r6, r2
   84fee:	e54e      	b.n	84a8e <_dtoa_r+0x6be>
   84ff0:	9812      	ldr	r0, [sp, #72]	; 0x48
   84ff2:	495e      	ldr	r1, [pc, #376]	; (8516c <_dtoa_r+0xd9c>)
   84ff4:	462a      	mov	r2, r5
   84ff6:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
   84ffa:	4633      	mov	r3, r6
   84ffc:	e951 0102 	ldrd	r0, r1, [r1, #-8]
   85000:	f001 fde6 	bl	86bd0 <__aeabi_dmul>
   85004:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
   85008:	4638      	mov	r0, r7
   8500a:	4641      	mov	r1, r8
   8500c:	f002 f890 	bl	87130 <__aeabi_d2iz>
   85010:	4605      	mov	r5, r0
   85012:	f001 fd77 	bl	86b04 <__aeabi_i2d>
   85016:	4602      	mov	r2, r0
   85018:	460b      	mov	r3, r1
   8501a:	4638      	mov	r0, r7
   8501c:	4641      	mov	r1, r8
   8501e:	f001 fc23 	bl	86868 <__aeabi_dsub>
   85022:	4606      	mov	r6, r0
   85024:	9812      	ldr	r0, [sp, #72]	; 0x48
   85026:	9a04      	ldr	r2, [sp, #16]
   85028:	3530      	adds	r5, #48	; 0x30
   8502a:	2801      	cmp	r0, #1
   8502c:	7015      	strb	r5, [r2, #0]
   8502e:	460f      	mov	r7, r1
   85030:	f102 0501 	add.w	r5, r2, #1
   85034:	d026      	beq.n	85084 <_dtoa_r+0xcb4>
   85036:	9b12      	ldr	r3, [sp, #72]	; 0x48
   85038:	9a04      	ldr	r2, [sp, #16]
   8503a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
   8503e:	4413      	add	r3, r2
   85040:	f04f 0a00 	mov.w	sl, #0
   85044:	4699      	mov	r9, r3
   85046:	f8df b130 	ldr.w	fp, [pc, #304]	; 85178 <_dtoa_r+0xda8>
   8504a:	4652      	mov	r2, sl
   8504c:	465b      	mov	r3, fp
   8504e:	4630      	mov	r0, r6
   85050:	4639      	mov	r1, r7
   85052:	f001 fdbd 	bl	86bd0 <__aeabi_dmul>
   85056:	460f      	mov	r7, r1
   85058:	4606      	mov	r6, r0
   8505a:	f002 f869 	bl	87130 <__aeabi_d2iz>
   8505e:	4680      	mov	r8, r0
   85060:	f001 fd50 	bl	86b04 <__aeabi_i2d>
   85064:	4602      	mov	r2, r0
   85066:	460b      	mov	r3, r1
   85068:	4630      	mov	r0, r6
   8506a:	4639      	mov	r1, r7
   8506c:	f001 fbfc 	bl	86868 <__aeabi_dsub>
   85070:	f108 0830 	add.w	r8, r8, #48	; 0x30
   85074:	f805 8b01 	strb.w	r8, [r5], #1
   85078:	454d      	cmp	r5, r9
   8507a:	4606      	mov	r6, r0
   8507c:	460f      	mov	r7, r1
   8507e:	d1e4      	bne.n	8504a <_dtoa_r+0xc7a>
   85080:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   85084:	2200      	movs	r2, #0
   85086:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   8508a:	4b3a      	ldr	r3, [pc, #232]	; (85174 <_dtoa_r+0xda4>)
   8508c:	f001 fbee 	bl	8686c <__adddf3>
   85090:	4632      	mov	r2, r6
   85092:	463b      	mov	r3, r7
   85094:	f002 f80e 	bl	870b4 <__aeabi_dcmplt>
   85098:	2800      	cmp	r0, #0
   8509a:	d046      	beq.n	8512a <_dtoa_r+0xd5a>
   8509c:	9b15      	ldr	r3, [sp, #84]	; 0x54
   8509e:	9302      	str	r3, [sp, #8]
   850a0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   850a4:	f7ff bb42 	b.w	8472c <_dtoa_r+0x35c>
   850a8:	f04f 0800 	mov.w	r8, #0
   850ac:	4646      	mov	r6, r8
   850ae:	e6a8      	b.n	84e02 <_dtoa_r+0xa32>
   850b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   850b2:	9a07      	ldr	r2, [sp, #28]
   850b4:	1a9d      	subs	r5, r3, r2
   850b6:	2300      	movs	r3, #0
   850b8:	f7ff bb70 	b.w	8479c <_dtoa_r+0x3cc>
   850bc:	9b18      	ldr	r3, [sp, #96]	; 0x60
   850be:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   850c0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
   850c4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   850c6:	f7ff bb69 	b.w	8479c <_dtoa_r+0x3cc>
   850ca:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
   850ce:	f04f 0a02 	mov.w	sl, #2
   850d2:	e56d      	b.n	84bb0 <_dtoa_r+0x7e0>
   850d4:	9b07      	ldr	r3, [sp, #28]
   850d6:	2b00      	cmp	r3, #0
   850d8:	f43f aeb8 	beq.w	84e4c <_dtoa_r+0xa7c>
   850dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   850de:	2b00      	cmp	r3, #0
   850e0:	f77f aede 	ble.w	84ea0 <_dtoa_r+0xad0>
   850e4:	2200      	movs	r2, #0
   850e6:	4b24      	ldr	r3, [pc, #144]	; (85178 <_dtoa_r+0xda8>)
   850e8:	4638      	mov	r0, r7
   850ea:	4641      	mov	r1, r8
   850ec:	f001 fd70 	bl	86bd0 <__aeabi_dmul>
   850f0:	4607      	mov	r7, r0
   850f2:	4688      	mov	r8, r1
   850f4:	f10a 0001 	add.w	r0, sl, #1
   850f8:	f001 fd04 	bl	86b04 <__aeabi_i2d>
   850fc:	463a      	mov	r2, r7
   850fe:	4643      	mov	r3, r8
   85100:	f001 fd66 	bl	86bd0 <__aeabi_dmul>
   85104:	2200      	movs	r2, #0
   85106:	4b17      	ldr	r3, [pc, #92]	; (85164 <_dtoa_r+0xd94>)
   85108:	f001 fbb0 	bl	8686c <__adddf3>
   8510c:	9a02      	ldr	r2, [sp, #8]
   8510e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   85110:	3a01      	subs	r2, #1
   85112:	4605      	mov	r5, r0
   85114:	9215      	str	r2, [sp, #84]	; 0x54
   85116:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   8511a:	9312      	str	r3, [sp, #72]	; 0x48
   8511c:	e569      	b.n	84bf2 <_dtoa_r+0x822>
   8511e:	2239      	movs	r2, #57	; 0x39
   85120:	46b3      	mov	fp, r6
   85122:	703a      	strb	r2, [r7, #0]
   85124:	9e08      	ldr	r6, [sp, #32]
   85126:	1c7d      	adds	r5, r7, #1
   85128:	e4bf      	b.n	84aaa <_dtoa_r+0x6da>
   8512a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
   8512e:	2000      	movs	r0, #0
   85130:	4910      	ldr	r1, [pc, #64]	; (85174 <_dtoa_r+0xda4>)
   85132:	f001 fb99 	bl	86868 <__aeabi_dsub>
   85136:	4632      	mov	r2, r6
   85138:	463b      	mov	r3, r7
   8513a:	f001 ffd9 	bl	870f0 <__aeabi_dcmpgt>
   8513e:	b908      	cbnz	r0, 85144 <_dtoa_r+0xd74>
   85140:	e6ae      	b.n	84ea0 <_dtoa_r+0xad0>
   85142:	4615      	mov	r5, r2
   85144:	f815 3c01 	ldrb.w	r3, [r5, #-1]
   85148:	1e6a      	subs	r2, r5, #1
   8514a:	2b30      	cmp	r3, #48	; 0x30
   8514c:	d0f9      	beq.n	85142 <_dtoa_r+0xd72>
   8514e:	e5d7      	b.n	84d00 <_dtoa_r+0x930>
   85150:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   85154:	9b15      	ldr	r3, [sp, #84]	; 0x54
   85156:	9302      	str	r3, [sp, #8]
   85158:	f7ff bae8 	b.w	8472c <_dtoa_r+0x35c>
   8515c:	970c      	str	r7, [sp, #48]	; 0x30
   8515e:	f7ff bba7 	b.w	848b0 <_dtoa_r+0x4e0>
   85162:	bf00      	nop
   85164:	401c0000 	.word	0x401c0000
   85168:	40140000 	.word	0x40140000
   8516c:	00087650 	.word	0x00087650
   85170:	00087628 	.word	0x00087628
   85174:	3fe00000 	.word	0x3fe00000
   85178:	40240000 	.word	0x40240000
   8517c:	2b39      	cmp	r3, #57	; 0x39
   8517e:	f8cd b020 	str.w	fp, [sp, #32]
   85182:	46d0      	mov	r8, sl
   85184:	f8dd b01c 	ldr.w	fp, [sp, #28]
   85188:	469a      	mov	sl, r3
   8518a:	d0c8      	beq.n	8511e <_dtoa_r+0xd4e>
   8518c:	f1bb 0f00 	cmp.w	fp, #0
   85190:	f73f aec0 	bgt.w	84f14 <_dtoa_r+0xb44>
   85194:	e6c0      	b.n	84f18 <_dtoa_r+0xb48>
   85196:	f47f aebf 	bne.w	84f18 <_dtoa_r+0xb48>
   8519a:	f01a 0f01 	tst.w	sl, #1
   8519e:	f43f aebb 	beq.w	84f18 <_dtoa_r+0xb48>
   851a2:	e6b3      	b.n	84f0c <_dtoa_r+0xb3c>
   851a4:	f04f 0800 	mov.w	r8, #0
   851a8:	4646      	mov	r6, r8
   851aa:	e5e8      	b.n	84d7e <_dtoa_r+0x9ae>
   851ac:	4631      	mov	r1, r6
   851ae:	2300      	movs	r3, #0
   851b0:	220a      	movs	r2, #10
   851b2:	4620      	mov	r0, r4
   851b4:	f000 fbf4 	bl	859a0 <__multadd>
   851b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   851ba:	4606      	mov	r6, r0
   851bc:	2b00      	cmp	r3, #0
   851be:	dd07      	ble.n	851d0 <_dtoa_r+0xe00>
   851c0:	9307      	str	r3, [sp, #28]
   851c2:	f7ff bbab 	b.w	8491c <_dtoa_r+0x54c>
   851c6:	9b24      	ldr	r3, [sp, #144]	; 0x90
   851c8:	2b02      	cmp	r3, #2
   851ca:	dc1f      	bgt.n	8520c <_dtoa_r+0xe3c>
   851cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   851ce:	e43c      	b.n	84a4a <_dtoa_r+0x67a>
   851d0:	9b24      	ldr	r3, [sp, #144]	; 0x90
   851d2:	2b02      	cmp	r3, #2
   851d4:	dc1a      	bgt.n	8520c <_dtoa_r+0xe3c>
   851d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   851d8:	e7f2      	b.n	851c0 <_dtoa_r+0xdf0>
   851da:	f43f ab81 	beq.w	848e0 <_dtoa_r+0x510>
   851de:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
   851e2:	e411      	b.n	84a08 <_dtoa_r+0x638>
   851e4:	2500      	movs	r5, #0
   851e6:	4620      	mov	r0, r4
   851e8:	6465      	str	r5, [r4, #68]	; 0x44
   851ea:	4629      	mov	r1, r5
   851ec:	f000 fba8 	bl	85940 <_Balloc>
   851f0:	f04f 33ff 	mov.w	r3, #4294967295
   851f4:	9307      	str	r3, [sp, #28]
   851f6:	930f      	str	r3, [sp, #60]	; 0x3c
   851f8:	2301      	movs	r3, #1
   851fa:	9004      	str	r0, [sp, #16]
   851fc:	9525      	str	r5, [sp, #148]	; 0x94
   851fe:	6420      	str	r0, [r4, #64]	; 0x40
   85200:	930b      	str	r3, [sp, #44]	; 0x2c
   85202:	f7ff b9e0 	b.w	845c6 <_dtoa_r+0x1f6>
   85206:	2501      	movs	r5, #1
   85208:	f7ff b9a8 	b.w	8455c <_dtoa_r+0x18c>
   8520c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   8520e:	9307      	str	r3, [sp, #28]
   85210:	e5e8      	b.n	84de4 <_dtoa_r+0xa14>
   85212:	bf00      	nop

00085214 <__libc_fini_array>:
   85214:	b538      	push	{r3, r4, r5, lr}
   85216:	4c0a      	ldr	r4, [pc, #40]	; (85240 <__libc_fini_array+0x2c>)
   85218:	4d0a      	ldr	r5, [pc, #40]	; (85244 <__libc_fini_array+0x30>)
   8521a:	1b64      	subs	r4, r4, r5
   8521c:	10a4      	asrs	r4, r4, #2
   8521e:	d00a      	beq.n	85236 <__libc_fini_array+0x22>
   85220:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   85224:	3b01      	subs	r3, #1
   85226:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   8522a:	3c01      	subs	r4, #1
   8522c:	f855 3904 	ldr.w	r3, [r5], #-4
   85230:	4798      	blx	r3
   85232:	2c00      	cmp	r4, #0
   85234:	d1f9      	bne.n	8522a <__libc_fini_array+0x16>
   85236:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8523a:	f002 bb07 	b.w	8784c <_fini>
   8523e:	bf00      	nop
   85240:	0008785c 	.word	0x0008785c
   85244:	00087858 	.word	0x00087858

00085248 <_localeconv_r>:
   85248:	4a04      	ldr	r2, [pc, #16]	; (8525c <_localeconv_r+0x14>)
   8524a:	4b05      	ldr	r3, [pc, #20]	; (85260 <_localeconv_r+0x18>)
   8524c:	6812      	ldr	r2, [r2, #0]
   8524e:	6b50      	ldr	r0, [r2, #52]	; 0x34
   85250:	2800      	cmp	r0, #0
   85252:	bf08      	it	eq
   85254:	4618      	moveq	r0, r3
   85256:	30f0      	adds	r0, #240	; 0xf0
   85258:	4770      	bx	lr
   8525a:	bf00      	nop
   8525c:	200701a0 	.word	0x200701a0
   85260:	200709e4 	.word	0x200709e4

00085264 <__retarget_lock_acquire_recursive>:
   85264:	4770      	bx	lr
   85266:	bf00      	nop

00085268 <__retarget_lock_release_recursive>:
   85268:	4770      	bx	lr
   8526a:	bf00      	nop

0008526c <_malloc_r>:
   8526c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85270:	f101 060b 	add.w	r6, r1, #11
   85274:	2e16      	cmp	r6, #22
   85276:	b083      	sub	sp, #12
   85278:	4605      	mov	r5, r0
   8527a:	f240 809e 	bls.w	853ba <_malloc_r+0x14e>
   8527e:	f036 0607 	bics.w	r6, r6, #7
   85282:	f100 80bd 	bmi.w	85400 <_malloc_r+0x194>
   85286:	42b1      	cmp	r1, r6
   85288:	f200 80ba 	bhi.w	85400 <_malloc_r+0x194>
   8528c:	f000 fb4c 	bl	85928 <__malloc_lock>
   85290:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   85294:	f0c0 8285 	bcc.w	857a2 <_malloc_r+0x536>
   85298:	0a73      	lsrs	r3, r6, #9
   8529a:	f000 80b8 	beq.w	8540e <_malloc_r+0x1a2>
   8529e:	2b04      	cmp	r3, #4
   852a0:	f200 816c 	bhi.w	8557c <_malloc_r+0x310>
   852a4:	09b3      	lsrs	r3, r6, #6
   852a6:	f103 0039 	add.w	r0, r3, #57	; 0x39
   852aa:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   852ae:	00c1      	lsls	r1, r0, #3
   852b0:	4fb8      	ldr	r7, [pc, #736]	; (85594 <_malloc_r+0x328>)
   852b2:	4439      	add	r1, r7
   852b4:	684c      	ldr	r4, [r1, #4]
   852b6:	3908      	subs	r1, #8
   852b8:	42a1      	cmp	r1, r4
   852ba:	d106      	bne.n	852ca <_malloc_r+0x5e>
   852bc:	e00c      	b.n	852d8 <_malloc_r+0x6c>
   852be:	2a00      	cmp	r2, #0
   852c0:	f280 80ab 	bge.w	8541a <_malloc_r+0x1ae>
   852c4:	68e4      	ldr	r4, [r4, #12]
   852c6:	42a1      	cmp	r1, r4
   852c8:	d006      	beq.n	852d8 <_malloc_r+0x6c>
   852ca:	6863      	ldr	r3, [r4, #4]
   852cc:	f023 0303 	bic.w	r3, r3, #3
   852d0:	1b9a      	subs	r2, r3, r6
   852d2:	2a0f      	cmp	r2, #15
   852d4:	ddf3      	ble.n	852be <_malloc_r+0x52>
   852d6:	4670      	mov	r0, lr
   852d8:	693c      	ldr	r4, [r7, #16]
   852da:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 855a8 <_malloc_r+0x33c>
   852de:	4574      	cmp	r4, lr
   852e0:	f000 819e 	beq.w	85620 <_malloc_r+0x3b4>
   852e4:	6863      	ldr	r3, [r4, #4]
   852e6:	f023 0303 	bic.w	r3, r3, #3
   852ea:	1b9a      	subs	r2, r3, r6
   852ec:	2a0f      	cmp	r2, #15
   852ee:	f300 8183 	bgt.w	855f8 <_malloc_r+0x38c>
   852f2:	2a00      	cmp	r2, #0
   852f4:	f8c7 e014 	str.w	lr, [r7, #20]
   852f8:	f8c7 e010 	str.w	lr, [r7, #16]
   852fc:	f280 8091 	bge.w	85422 <_malloc_r+0x1b6>
   85300:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   85304:	f080 8154 	bcs.w	855b0 <_malloc_r+0x344>
   85308:	2201      	movs	r2, #1
   8530a:	08db      	lsrs	r3, r3, #3
   8530c:	6879      	ldr	r1, [r7, #4]
   8530e:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   85312:	4413      	add	r3, r2
   85314:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   85318:	fa02 f20c 	lsl.w	r2, r2, ip
   8531c:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   85320:	430a      	orrs	r2, r1
   85322:	f1ac 0108 	sub.w	r1, ip, #8
   85326:	60e1      	str	r1, [r4, #12]
   85328:	f8c4 8008 	str.w	r8, [r4, #8]
   8532c:	607a      	str	r2, [r7, #4]
   8532e:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   85332:	f8c8 400c 	str.w	r4, [r8, #12]
   85336:	2401      	movs	r4, #1
   85338:	1083      	asrs	r3, r0, #2
   8533a:	409c      	lsls	r4, r3
   8533c:	4294      	cmp	r4, r2
   8533e:	d87d      	bhi.n	8543c <_malloc_r+0x1d0>
   85340:	4214      	tst	r4, r2
   85342:	d106      	bne.n	85352 <_malloc_r+0xe6>
   85344:	f020 0003 	bic.w	r0, r0, #3
   85348:	0064      	lsls	r4, r4, #1
   8534a:	4214      	tst	r4, r2
   8534c:	f100 0004 	add.w	r0, r0, #4
   85350:	d0fa      	beq.n	85348 <_malloc_r+0xdc>
   85352:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   85356:	46cc      	mov	ip, r9
   85358:	4680      	mov	r8, r0
   8535a:	f8dc 300c 	ldr.w	r3, [ip, #12]
   8535e:	459c      	cmp	ip, r3
   85360:	d107      	bne.n	85372 <_malloc_r+0x106>
   85362:	e15f      	b.n	85624 <_malloc_r+0x3b8>
   85364:	2a00      	cmp	r2, #0
   85366:	f280 816d 	bge.w	85644 <_malloc_r+0x3d8>
   8536a:	68db      	ldr	r3, [r3, #12]
   8536c:	459c      	cmp	ip, r3
   8536e:	f000 8159 	beq.w	85624 <_malloc_r+0x3b8>
   85372:	6859      	ldr	r1, [r3, #4]
   85374:	f021 0103 	bic.w	r1, r1, #3
   85378:	1b8a      	subs	r2, r1, r6
   8537a:	2a0f      	cmp	r2, #15
   8537c:	ddf2      	ble.n	85364 <_malloc_r+0xf8>
   8537e:	68dc      	ldr	r4, [r3, #12]
   85380:	f8d3 c008 	ldr.w	ip, [r3, #8]
   85384:	f046 0801 	orr.w	r8, r6, #1
   85388:	4628      	mov	r0, r5
   8538a:	441e      	add	r6, r3
   8538c:	f042 0501 	orr.w	r5, r2, #1
   85390:	f8c3 8004 	str.w	r8, [r3, #4]
   85394:	f8cc 400c 	str.w	r4, [ip, #12]
   85398:	f8c4 c008 	str.w	ip, [r4, #8]
   8539c:	617e      	str	r6, [r7, #20]
   8539e:	613e      	str	r6, [r7, #16]
   853a0:	f8c6 e00c 	str.w	lr, [r6, #12]
   853a4:	f8c6 e008 	str.w	lr, [r6, #8]
   853a8:	6075      	str	r5, [r6, #4]
   853aa:	505a      	str	r2, [r3, r1]
   853ac:	9300      	str	r3, [sp, #0]
   853ae:	f000 fac1 	bl	85934 <__malloc_unlock>
   853b2:	9b00      	ldr	r3, [sp, #0]
   853b4:	f103 0408 	add.w	r4, r3, #8
   853b8:	e01e      	b.n	853f8 <_malloc_r+0x18c>
   853ba:	2910      	cmp	r1, #16
   853bc:	d820      	bhi.n	85400 <_malloc_r+0x194>
   853be:	f000 fab3 	bl	85928 <__malloc_lock>
   853c2:	2610      	movs	r6, #16
   853c4:	2318      	movs	r3, #24
   853c6:	2002      	movs	r0, #2
   853c8:	4f72      	ldr	r7, [pc, #456]	; (85594 <_malloc_r+0x328>)
   853ca:	443b      	add	r3, r7
   853cc:	685c      	ldr	r4, [r3, #4]
   853ce:	f1a3 0208 	sub.w	r2, r3, #8
   853d2:	4294      	cmp	r4, r2
   853d4:	f000 812f 	beq.w	85636 <_malloc_r+0x3ca>
   853d8:	6863      	ldr	r3, [r4, #4]
   853da:	68e1      	ldr	r1, [r4, #12]
   853dc:	f023 0303 	bic.w	r3, r3, #3
   853e0:	4423      	add	r3, r4
   853e2:	685a      	ldr	r2, [r3, #4]
   853e4:	68a6      	ldr	r6, [r4, #8]
   853e6:	f042 0201 	orr.w	r2, r2, #1
   853ea:	60f1      	str	r1, [r6, #12]
   853ec:	4628      	mov	r0, r5
   853ee:	608e      	str	r6, [r1, #8]
   853f0:	605a      	str	r2, [r3, #4]
   853f2:	f000 fa9f 	bl	85934 <__malloc_unlock>
   853f6:	3408      	adds	r4, #8
   853f8:	4620      	mov	r0, r4
   853fa:	b003      	add	sp, #12
   853fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85400:	2400      	movs	r4, #0
   85402:	230c      	movs	r3, #12
   85404:	4620      	mov	r0, r4
   85406:	602b      	str	r3, [r5, #0]
   85408:	b003      	add	sp, #12
   8540a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8540e:	2040      	movs	r0, #64	; 0x40
   85410:	f44f 7100 	mov.w	r1, #512	; 0x200
   85414:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   85418:	e74a      	b.n	852b0 <_malloc_r+0x44>
   8541a:	4423      	add	r3, r4
   8541c:	685a      	ldr	r2, [r3, #4]
   8541e:	68e1      	ldr	r1, [r4, #12]
   85420:	e7e0      	b.n	853e4 <_malloc_r+0x178>
   85422:	4423      	add	r3, r4
   85424:	685a      	ldr	r2, [r3, #4]
   85426:	4628      	mov	r0, r5
   85428:	f042 0201 	orr.w	r2, r2, #1
   8542c:	605a      	str	r2, [r3, #4]
   8542e:	3408      	adds	r4, #8
   85430:	f000 fa80 	bl	85934 <__malloc_unlock>
   85434:	4620      	mov	r0, r4
   85436:	b003      	add	sp, #12
   85438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8543c:	68bc      	ldr	r4, [r7, #8]
   8543e:	6863      	ldr	r3, [r4, #4]
   85440:	f023 0803 	bic.w	r8, r3, #3
   85444:	45b0      	cmp	r8, r6
   85446:	d304      	bcc.n	85452 <_malloc_r+0x1e6>
   85448:	eba8 0306 	sub.w	r3, r8, r6
   8544c:	2b0f      	cmp	r3, #15
   8544e:	f300 8085 	bgt.w	8555c <_malloc_r+0x2f0>
   85452:	f8df 9158 	ldr.w	r9, [pc, #344]	; 855ac <_malloc_r+0x340>
   85456:	4b50      	ldr	r3, [pc, #320]	; (85598 <_malloc_r+0x32c>)
   85458:	f8d9 2000 	ldr.w	r2, [r9]
   8545c:	681b      	ldr	r3, [r3, #0]
   8545e:	3201      	adds	r2, #1
   85460:	4433      	add	r3, r6
   85462:	eb04 0a08 	add.w	sl, r4, r8
   85466:	f000 8154 	beq.w	85712 <_malloc_r+0x4a6>
   8546a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   8546e:	330f      	adds	r3, #15
   85470:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   85474:	f02b 0b0f 	bic.w	fp, fp, #15
   85478:	4659      	mov	r1, fp
   8547a:	4628      	mov	r0, r5
   8547c:	f000 fd5c 	bl	85f38 <_sbrk_r>
   85480:	1c41      	adds	r1, r0, #1
   85482:	4602      	mov	r2, r0
   85484:	f000 80fb 	beq.w	8567e <_malloc_r+0x412>
   85488:	4582      	cmp	sl, r0
   8548a:	f200 80f6 	bhi.w	8567a <_malloc_r+0x40e>
   8548e:	4b43      	ldr	r3, [pc, #268]	; (8559c <_malloc_r+0x330>)
   85490:	6819      	ldr	r1, [r3, #0]
   85492:	4459      	add	r1, fp
   85494:	6019      	str	r1, [r3, #0]
   85496:	f000 814c 	beq.w	85732 <_malloc_r+0x4c6>
   8549a:	f8d9 0000 	ldr.w	r0, [r9]
   8549e:	3001      	adds	r0, #1
   854a0:	bf1b      	ittet	ne
   854a2:	eba2 0a0a 	subne.w	sl, r2, sl
   854a6:	4451      	addne	r1, sl
   854a8:	f8c9 2000 	streq.w	r2, [r9]
   854ac:	6019      	strne	r1, [r3, #0]
   854ae:	f012 0107 	ands.w	r1, r2, #7
   854b2:	f000 8114 	beq.w	856de <_malloc_r+0x472>
   854b6:	f1c1 0008 	rsb	r0, r1, #8
   854ba:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   854be:	4402      	add	r2, r0
   854c0:	3108      	adds	r1, #8
   854c2:	eb02 090b 	add.w	r9, r2, fp
   854c6:	f3c9 090b 	ubfx	r9, r9, #0, #12
   854ca:	eba1 0909 	sub.w	r9, r1, r9
   854ce:	4649      	mov	r1, r9
   854d0:	4628      	mov	r0, r5
   854d2:	9301      	str	r3, [sp, #4]
   854d4:	9200      	str	r2, [sp, #0]
   854d6:	f000 fd2f 	bl	85f38 <_sbrk_r>
   854da:	1c43      	adds	r3, r0, #1
   854dc:	e89d 000c 	ldmia.w	sp, {r2, r3}
   854e0:	f000 8142 	beq.w	85768 <_malloc_r+0x4fc>
   854e4:	1a80      	subs	r0, r0, r2
   854e6:	4448      	add	r0, r9
   854e8:	f040 0001 	orr.w	r0, r0, #1
   854ec:	6819      	ldr	r1, [r3, #0]
   854ee:	42bc      	cmp	r4, r7
   854f0:	4449      	add	r1, r9
   854f2:	60ba      	str	r2, [r7, #8]
   854f4:	6019      	str	r1, [r3, #0]
   854f6:	6050      	str	r0, [r2, #4]
   854f8:	d017      	beq.n	8552a <_malloc_r+0x2be>
   854fa:	f1b8 0f0f 	cmp.w	r8, #15
   854fe:	f240 80fa 	bls.w	856f6 <_malloc_r+0x48a>
   85502:	f04f 0c05 	mov.w	ip, #5
   85506:	6862      	ldr	r2, [r4, #4]
   85508:	f1a8 000c 	sub.w	r0, r8, #12
   8550c:	f020 0007 	bic.w	r0, r0, #7
   85510:	f002 0201 	and.w	r2, r2, #1
   85514:	eb04 0e00 	add.w	lr, r4, r0
   85518:	4302      	orrs	r2, r0
   8551a:	280f      	cmp	r0, #15
   8551c:	6062      	str	r2, [r4, #4]
   8551e:	f8ce c004 	str.w	ip, [lr, #4]
   85522:	f8ce c008 	str.w	ip, [lr, #8]
   85526:	f200 8116 	bhi.w	85756 <_malloc_r+0x4ea>
   8552a:	4b1d      	ldr	r3, [pc, #116]	; (855a0 <_malloc_r+0x334>)
   8552c:	68bc      	ldr	r4, [r7, #8]
   8552e:	681a      	ldr	r2, [r3, #0]
   85530:	4291      	cmp	r1, r2
   85532:	bf88      	it	hi
   85534:	6019      	strhi	r1, [r3, #0]
   85536:	4b1b      	ldr	r3, [pc, #108]	; (855a4 <_malloc_r+0x338>)
   85538:	681a      	ldr	r2, [r3, #0]
   8553a:	4291      	cmp	r1, r2
   8553c:	6862      	ldr	r2, [r4, #4]
   8553e:	bf88      	it	hi
   85540:	6019      	strhi	r1, [r3, #0]
   85542:	f022 0203 	bic.w	r2, r2, #3
   85546:	4296      	cmp	r6, r2
   85548:	eba2 0306 	sub.w	r3, r2, r6
   8554c:	d801      	bhi.n	85552 <_malloc_r+0x2e6>
   8554e:	2b0f      	cmp	r3, #15
   85550:	dc04      	bgt.n	8555c <_malloc_r+0x2f0>
   85552:	4628      	mov	r0, r5
   85554:	f000 f9ee 	bl	85934 <__malloc_unlock>
   85558:	2400      	movs	r4, #0
   8555a:	e74d      	b.n	853f8 <_malloc_r+0x18c>
   8555c:	f046 0201 	orr.w	r2, r6, #1
   85560:	f043 0301 	orr.w	r3, r3, #1
   85564:	4426      	add	r6, r4
   85566:	6062      	str	r2, [r4, #4]
   85568:	4628      	mov	r0, r5
   8556a:	60be      	str	r6, [r7, #8]
   8556c:	3408      	adds	r4, #8
   8556e:	6073      	str	r3, [r6, #4]
   85570:	f000 f9e0 	bl	85934 <__malloc_unlock>
   85574:	4620      	mov	r0, r4
   85576:	b003      	add	sp, #12
   85578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8557c:	2b14      	cmp	r3, #20
   8557e:	d970      	bls.n	85662 <_malloc_r+0x3f6>
   85580:	2b54      	cmp	r3, #84	; 0x54
   85582:	f200 80a2 	bhi.w	856ca <_malloc_r+0x45e>
   85586:	0b33      	lsrs	r3, r6, #12
   85588:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   8558c:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   85590:	00c1      	lsls	r1, r0, #3
   85592:	e68d      	b.n	852b0 <_malloc_r+0x44>
   85594:	200705d4 	.word	0x200705d4
   85598:	20070bcc 	.word	0x20070bcc
   8559c:	20070b9c 	.word	0x20070b9c
   855a0:	20070bc4 	.word	0x20070bc4
   855a4:	20070bc8 	.word	0x20070bc8
   855a8:	200705dc 	.word	0x200705dc
   855ac:	200709dc 	.word	0x200709dc
   855b0:	0a5a      	lsrs	r2, r3, #9
   855b2:	2a04      	cmp	r2, #4
   855b4:	d95b      	bls.n	8566e <_malloc_r+0x402>
   855b6:	2a14      	cmp	r2, #20
   855b8:	f200 80ae 	bhi.w	85718 <_malloc_r+0x4ac>
   855bc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   855c0:	00c9      	lsls	r1, r1, #3
   855c2:	325b      	adds	r2, #91	; 0x5b
   855c4:	eb07 0c01 	add.w	ip, r7, r1
   855c8:	5879      	ldr	r1, [r7, r1]
   855ca:	f1ac 0c08 	sub.w	ip, ip, #8
   855ce:	458c      	cmp	ip, r1
   855d0:	f000 8088 	beq.w	856e4 <_malloc_r+0x478>
   855d4:	684a      	ldr	r2, [r1, #4]
   855d6:	f022 0203 	bic.w	r2, r2, #3
   855da:	4293      	cmp	r3, r2
   855dc:	d273      	bcs.n	856c6 <_malloc_r+0x45a>
   855de:	6889      	ldr	r1, [r1, #8]
   855e0:	458c      	cmp	ip, r1
   855e2:	d1f7      	bne.n	855d4 <_malloc_r+0x368>
   855e4:	f8dc 300c 	ldr.w	r3, [ip, #12]
   855e8:	687a      	ldr	r2, [r7, #4]
   855ea:	60e3      	str	r3, [r4, #12]
   855ec:	f8c4 c008 	str.w	ip, [r4, #8]
   855f0:	609c      	str	r4, [r3, #8]
   855f2:	f8cc 400c 	str.w	r4, [ip, #12]
   855f6:	e69e      	b.n	85336 <_malloc_r+0xca>
   855f8:	f046 0c01 	orr.w	ip, r6, #1
   855fc:	f042 0101 	orr.w	r1, r2, #1
   85600:	4426      	add	r6, r4
   85602:	f8c4 c004 	str.w	ip, [r4, #4]
   85606:	4628      	mov	r0, r5
   85608:	617e      	str	r6, [r7, #20]
   8560a:	613e      	str	r6, [r7, #16]
   8560c:	f8c6 e00c 	str.w	lr, [r6, #12]
   85610:	f8c6 e008 	str.w	lr, [r6, #8]
   85614:	6071      	str	r1, [r6, #4]
   85616:	50e2      	str	r2, [r4, r3]
   85618:	f000 f98c 	bl	85934 <__malloc_unlock>
   8561c:	3408      	adds	r4, #8
   8561e:	e6eb      	b.n	853f8 <_malloc_r+0x18c>
   85620:	687a      	ldr	r2, [r7, #4]
   85622:	e688      	b.n	85336 <_malloc_r+0xca>
   85624:	f108 0801 	add.w	r8, r8, #1
   85628:	f018 0f03 	tst.w	r8, #3
   8562c:	f10c 0c08 	add.w	ip, ip, #8
   85630:	f47f ae93 	bne.w	8535a <_malloc_r+0xee>
   85634:	e02d      	b.n	85692 <_malloc_r+0x426>
   85636:	68dc      	ldr	r4, [r3, #12]
   85638:	42a3      	cmp	r3, r4
   8563a:	bf08      	it	eq
   8563c:	3002      	addeq	r0, #2
   8563e:	f43f ae4b 	beq.w	852d8 <_malloc_r+0x6c>
   85642:	e6c9      	b.n	853d8 <_malloc_r+0x16c>
   85644:	461c      	mov	r4, r3
   85646:	4419      	add	r1, r3
   85648:	684a      	ldr	r2, [r1, #4]
   8564a:	68db      	ldr	r3, [r3, #12]
   8564c:	f854 6f08 	ldr.w	r6, [r4, #8]!
   85650:	f042 0201 	orr.w	r2, r2, #1
   85654:	604a      	str	r2, [r1, #4]
   85656:	4628      	mov	r0, r5
   85658:	60f3      	str	r3, [r6, #12]
   8565a:	609e      	str	r6, [r3, #8]
   8565c:	f000 f96a 	bl	85934 <__malloc_unlock>
   85660:	e6ca      	b.n	853f8 <_malloc_r+0x18c>
   85662:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   85666:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   8566a:	00c1      	lsls	r1, r0, #3
   8566c:	e620      	b.n	852b0 <_malloc_r+0x44>
   8566e:	099a      	lsrs	r2, r3, #6
   85670:	f102 0139 	add.w	r1, r2, #57	; 0x39
   85674:	00c9      	lsls	r1, r1, #3
   85676:	3238      	adds	r2, #56	; 0x38
   85678:	e7a4      	b.n	855c4 <_malloc_r+0x358>
   8567a:	42bc      	cmp	r4, r7
   8567c:	d054      	beq.n	85728 <_malloc_r+0x4bc>
   8567e:	68bc      	ldr	r4, [r7, #8]
   85680:	6862      	ldr	r2, [r4, #4]
   85682:	f022 0203 	bic.w	r2, r2, #3
   85686:	e75e      	b.n	85546 <_malloc_r+0x2da>
   85688:	f859 3908 	ldr.w	r3, [r9], #-8
   8568c:	4599      	cmp	r9, r3
   8568e:	f040 8086 	bne.w	8579e <_malloc_r+0x532>
   85692:	f010 0f03 	tst.w	r0, #3
   85696:	f100 30ff 	add.w	r0, r0, #4294967295
   8569a:	d1f5      	bne.n	85688 <_malloc_r+0x41c>
   8569c:	687b      	ldr	r3, [r7, #4]
   8569e:	ea23 0304 	bic.w	r3, r3, r4
   856a2:	607b      	str	r3, [r7, #4]
   856a4:	0064      	lsls	r4, r4, #1
   856a6:	429c      	cmp	r4, r3
   856a8:	f63f aec8 	bhi.w	8543c <_malloc_r+0x1d0>
   856ac:	2c00      	cmp	r4, #0
   856ae:	f43f aec5 	beq.w	8543c <_malloc_r+0x1d0>
   856b2:	421c      	tst	r4, r3
   856b4:	4640      	mov	r0, r8
   856b6:	f47f ae4c 	bne.w	85352 <_malloc_r+0xe6>
   856ba:	0064      	lsls	r4, r4, #1
   856bc:	421c      	tst	r4, r3
   856be:	f100 0004 	add.w	r0, r0, #4
   856c2:	d0fa      	beq.n	856ba <_malloc_r+0x44e>
   856c4:	e645      	b.n	85352 <_malloc_r+0xe6>
   856c6:	468c      	mov	ip, r1
   856c8:	e78c      	b.n	855e4 <_malloc_r+0x378>
   856ca:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   856ce:	d815      	bhi.n	856fc <_malloc_r+0x490>
   856d0:	0bf3      	lsrs	r3, r6, #15
   856d2:	f103 0078 	add.w	r0, r3, #120	; 0x78
   856d6:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   856da:	00c1      	lsls	r1, r0, #3
   856dc:	e5e8      	b.n	852b0 <_malloc_r+0x44>
   856de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   856e2:	e6ee      	b.n	854c2 <_malloc_r+0x256>
   856e4:	2101      	movs	r1, #1
   856e6:	687b      	ldr	r3, [r7, #4]
   856e8:	1092      	asrs	r2, r2, #2
   856ea:	fa01 f202 	lsl.w	r2, r1, r2
   856ee:	431a      	orrs	r2, r3
   856f0:	607a      	str	r2, [r7, #4]
   856f2:	4663      	mov	r3, ip
   856f4:	e779      	b.n	855ea <_malloc_r+0x37e>
   856f6:	2301      	movs	r3, #1
   856f8:	6053      	str	r3, [r2, #4]
   856fa:	e72a      	b.n	85552 <_malloc_r+0x2e6>
   856fc:	f240 5254 	movw	r2, #1364	; 0x554
   85700:	4293      	cmp	r3, r2
   85702:	d822      	bhi.n	8574a <_malloc_r+0x4de>
   85704:	0cb3      	lsrs	r3, r6, #18
   85706:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   8570a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   8570e:	00c1      	lsls	r1, r0, #3
   85710:	e5ce      	b.n	852b0 <_malloc_r+0x44>
   85712:	f103 0b10 	add.w	fp, r3, #16
   85716:	e6af      	b.n	85478 <_malloc_r+0x20c>
   85718:	2a54      	cmp	r2, #84	; 0x54
   8571a:	d829      	bhi.n	85770 <_malloc_r+0x504>
   8571c:	0b1a      	lsrs	r2, r3, #12
   8571e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   85722:	00c9      	lsls	r1, r1, #3
   85724:	326e      	adds	r2, #110	; 0x6e
   85726:	e74d      	b.n	855c4 <_malloc_r+0x358>
   85728:	4b20      	ldr	r3, [pc, #128]	; (857ac <_malloc_r+0x540>)
   8572a:	6819      	ldr	r1, [r3, #0]
   8572c:	4459      	add	r1, fp
   8572e:	6019      	str	r1, [r3, #0]
   85730:	e6b3      	b.n	8549a <_malloc_r+0x22e>
   85732:	f3ca 000b 	ubfx	r0, sl, #0, #12
   85736:	2800      	cmp	r0, #0
   85738:	f47f aeaf 	bne.w	8549a <_malloc_r+0x22e>
   8573c:	eb08 030b 	add.w	r3, r8, fp
   85740:	68ba      	ldr	r2, [r7, #8]
   85742:	f043 0301 	orr.w	r3, r3, #1
   85746:	6053      	str	r3, [r2, #4]
   85748:	e6ef      	b.n	8552a <_malloc_r+0x2be>
   8574a:	207f      	movs	r0, #127	; 0x7f
   8574c:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   85750:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   85754:	e5ac      	b.n	852b0 <_malloc_r+0x44>
   85756:	f104 0108 	add.w	r1, r4, #8
   8575a:	4628      	mov	r0, r5
   8575c:	9300      	str	r3, [sp, #0]
   8575e:	f000 fd5d 	bl	8621c <_free_r>
   85762:	9b00      	ldr	r3, [sp, #0]
   85764:	6819      	ldr	r1, [r3, #0]
   85766:	e6e0      	b.n	8552a <_malloc_r+0x2be>
   85768:	2001      	movs	r0, #1
   8576a:	f04f 0900 	mov.w	r9, #0
   8576e:	e6bd      	b.n	854ec <_malloc_r+0x280>
   85770:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   85774:	d805      	bhi.n	85782 <_malloc_r+0x516>
   85776:	0bda      	lsrs	r2, r3, #15
   85778:	f102 0178 	add.w	r1, r2, #120	; 0x78
   8577c:	00c9      	lsls	r1, r1, #3
   8577e:	3277      	adds	r2, #119	; 0x77
   85780:	e720      	b.n	855c4 <_malloc_r+0x358>
   85782:	f240 5154 	movw	r1, #1364	; 0x554
   85786:	428a      	cmp	r2, r1
   85788:	d805      	bhi.n	85796 <_malloc_r+0x52a>
   8578a:	0c9a      	lsrs	r2, r3, #18
   8578c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   85790:	00c9      	lsls	r1, r1, #3
   85792:	327c      	adds	r2, #124	; 0x7c
   85794:	e716      	b.n	855c4 <_malloc_r+0x358>
   85796:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   8579a:	227e      	movs	r2, #126	; 0x7e
   8579c:	e712      	b.n	855c4 <_malloc_r+0x358>
   8579e:	687b      	ldr	r3, [r7, #4]
   857a0:	e780      	b.n	856a4 <_malloc_r+0x438>
   857a2:	08f0      	lsrs	r0, r6, #3
   857a4:	f106 0308 	add.w	r3, r6, #8
   857a8:	e60e      	b.n	853c8 <_malloc_r+0x15c>
   857aa:	bf00      	nop
   857ac:	20070b9c 	.word	0x20070b9c

000857b0 <memchr>:
   857b0:	0783      	lsls	r3, r0, #30
   857b2:	b470      	push	{r4, r5, r6}
   857b4:	b2cd      	uxtb	r5, r1
   857b6:	d03d      	beq.n	85834 <memchr+0x84>
   857b8:	1e54      	subs	r4, r2, #1
   857ba:	b30a      	cbz	r2, 85800 <memchr+0x50>
   857bc:	7803      	ldrb	r3, [r0, #0]
   857be:	42ab      	cmp	r3, r5
   857c0:	d01f      	beq.n	85802 <memchr+0x52>
   857c2:	1c43      	adds	r3, r0, #1
   857c4:	e005      	b.n	857d2 <memchr+0x22>
   857c6:	f114 34ff 	adds.w	r4, r4, #4294967295
   857ca:	d319      	bcc.n	85800 <memchr+0x50>
   857cc:	7802      	ldrb	r2, [r0, #0]
   857ce:	42aa      	cmp	r2, r5
   857d0:	d017      	beq.n	85802 <memchr+0x52>
   857d2:	f013 0f03 	tst.w	r3, #3
   857d6:	4618      	mov	r0, r3
   857d8:	f103 0301 	add.w	r3, r3, #1
   857dc:	d1f3      	bne.n	857c6 <memchr+0x16>
   857de:	2c03      	cmp	r4, #3
   857e0:	d811      	bhi.n	85806 <memchr+0x56>
   857e2:	b34c      	cbz	r4, 85838 <memchr+0x88>
   857e4:	7803      	ldrb	r3, [r0, #0]
   857e6:	42ab      	cmp	r3, r5
   857e8:	d00b      	beq.n	85802 <memchr+0x52>
   857ea:	4404      	add	r4, r0
   857ec:	1c43      	adds	r3, r0, #1
   857ee:	e002      	b.n	857f6 <memchr+0x46>
   857f0:	7802      	ldrb	r2, [r0, #0]
   857f2:	42aa      	cmp	r2, r5
   857f4:	d005      	beq.n	85802 <memchr+0x52>
   857f6:	429c      	cmp	r4, r3
   857f8:	4618      	mov	r0, r3
   857fa:	f103 0301 	add.w	r3, r3, #1
   857fe:	d1f7      	bne.n	857f0 <memchr+0x40>
   85800:	2000      	movs	r0, #0
   85802:	bc70      	pop	{r4, r5, r6}
   85804:	4770      	bx	lr
   85806:	0209      	lsls	r1, r1, #8
   85808:	b289      	uxth	r1, r1
   8580a:	4329      	orrs	r1, r5
   8580c:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   85810:	6803      	ldr	r3, [r0, #0]
   85812:	4606      	mov	r6, r0
   85814:	404b      	eors	r3, r1
   85816:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   8581a:	ea22 0303 	bic.w	r3, r2, r3
   8581e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   85822:	f100 0004 	add.w	r0, r0, #4
   85826:	d103      	bne.n	85830 <memchr+0x80>
   85828:	3c04      	subs	r4, #4
   8582a:	2c03      	cmp	r4, #3
   8582c:	d8f0      	bhi.n	85810 <memchr+0x60>
   8582e:	e7d8      	b.n	857e2 <memchr+0x32>
   85830:	4630      	mov	r0, r6
   85832:	e7d7      	b.n	857e4 <memchr+0x34>
   85834:	4614      	mov	r4, r2
   85836:	e7d2      	b.n	857de <memchr+0x2e>
   85838:	4620      	mov	r0, r4
   8583a:	e7e2      	b.n	85802 <memchr+0x52>

0008583c <memcpy>:
   8583c:	4684      	mov	ip, r0
   8583e:	ea41 0300 	orr.w	r3, r1, r0
   85842:	f013 0303 	ands.w	r3, r3, #3
   85846:	d149      	bne.n	858dc <memcpy+0xa0>
   85848:	3a40      	subs	r2, #64	; 0x40
   8584a:	d323      	bcc.n	85894 <memcpy+0x58>
   8584c:	680b      	ldr	r3, [r1, #0]
   8584e:	6003      	str	r3, [r0, #0]
   85850:	684b      	ldr	r3, [r1, #4]
   85852:	6043      	str	r3, [r0, #4]
   85854:	688b      	ldr	r3, [r1, #8]
   85856:	6083      	str	r3, [r0, #8]
   85858:	68cb      	ldr	r3, [r1, #12]
   8585a:	60c3      	str	r3, [r0, #12]
   8585c:	690b      	ldr	r3, [r1, #16]
   8585e:	6103      	str	r3, [r0, #16]
   85860:	694b      	ldr	r3, [r1, #20]
   85862:	6143      	str	r3, [r0, #20]
   85864:	698b      	ldr	r3, [r1, #24]
   85866:	6183      	str	r3, [r0, #24]
   85868:	69cb      	ldr	r3, [r1, #28]
   8586a:	61c3      	str	r3, [r0, #28]
   8586c:	6a0b      	ldr	r3, [r1, #32]
   8586e:	6203      	str	r3, [r0, #32]
   85870:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   85872:	6243      	str	r3, [r0, #36]	; 0x24
   85874:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   85876:	6283      	str	r3, [r0, #40]	; 0x28
   85878:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   8587a:	62c3      	str	r3, [r0, #44]	; 0x2c
   8587c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   8587e:	6303      	str	r3, [r0, #48]	; 0x30
   85880:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   85882:	6343      	str	r3, [r0, #52]	; 0x34
   85884:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   85886:	6383      	str	r3, [r0, #56]	; 0x38
   85888:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   8588a:	63c3      	str	r3, [r0, #60]	; 0x3c
   8588c:	3040      	adds	r0, #64	; 0x40
   8588e:	3140      	adds	r1, #64	; 0x40
   85890:	3a40      	subs	r2, #64	; 0x40
   85892:	d2db      	bcs.n	8584c <memcpy+0x10>
   85894:	3230      	adds	r2, #48	; 0x30
   85896:	d30b      	bcc.n	858b0 <memcpy+0x74>
   85898:	680b      	ldr	r3, [r1, #0]
   8589a:	6003      	str	r3, [r0, #0]
   8589c:	684b      	ldr	r3, [r1, #4]
   8589e:	6043      	str	r3, [r0, #4]
   858a0:	688b      	ldr	r3, [r1, #8]
   858a2:	6083      	str	r3, [r0, #8]
   858a4:	68cb      	ldr	r3, [r1, #12]
   858a6:	60c3      	str	r3, [r0, #12]
   858a8:	3010      	adds	r0, #16
   858aa:	3110      	adds	r1, #16
   858ac:	3a10      	subs	r2, #16
   858ae:	d2f3      	bcs.n	85898 <memcpy+0x5c>
   858b0:	320c      	adds	r2, #12
   858b2:	d305      	bcc.n	858c0 <memcpy+0x84>
   858b4:	f851 3b04 	ldr.w	r3, [r1], #4
   858b8:	f840 3b04 	str.w	r3, [r0], #4
   858bc:	3a04      	subs	r2, #4
   858be:	d2f9      	bcs.n	858b4 <memcpy+0x78>
   858c0:	3204      	adds	r2, #4
   858c2:	d008      	beq.n	858d6 <memcpy+0x9a>
   858c4:	07d2      	lsls	r2, r2, #31
   858c6:	bf1c      	itt	ne
   858c8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   858cc:	f800 3b01 	strbne.w	r3, [r0], #1
   858d0:	d301      	bcc.n	858d6 <memcpy+0x9a>
   858d2:	880b      	ldrh	r3, [r1, #0]
   858d4:	8003      	strh	r3, [r0, #0]
   858d6:	4660      	mov	r0, ip
   858d8:	4770      	bx	lr
   858da:	bf00      	nop
   858dc:	2a08      	cmp	r2, #8
   858de:	d313      	bcc.n	85908 <memcpy+0xcc>
   858e0:	078b      	lsls	r3, r1, #30
   858e2:	d0b1      	beq.n	85848 <memcpy+0xc>
   858e4:	f010 0303 	ands.w	r3, r0, #3
   858e8:	d0ae      	beq.n	85848 <memcpy+0xc>
   858ea:	f1c3 0304 	rsb	r3, r3, #4
   858ee:	1ad2      	subs	r2, r2, r3
   858f0:	07db      	lsls	r3, r3, #31
   858f2:	bf1c      	itt	ne
   858f4:	f811 3b01 	ldrbne.w	r3, [r1], #1
   858f8:	f800 3b01 	strbne.w	r3, [r0], #1
   858fc:	d3a4      	bcc.n	85848 <memcpy+0xc>
   858fe:	f831 3b02 	ldrh.w	r3, [r1], #2
   85902:	f820 3b02 	strh.w	r3, [r0], #2
   85906:	e79f      	b.n	85848 <memcpy+0xc>
   85908:	3a04      	subs	r2, #4
   8590a:	d3d9      	bcc.n	858c0 <memcpy+0x84>
   8590c:	3a01      	subs	r2, #1
   8590e:	f811 3b01 	ldrb.w	r3, [r1], #1
   85912:	f800 3b01 	strb.w	r3, [r0], #1
   85916:	d2f9      	bcs.n	8590c <memcpy+0xd0>
   85918:	780b      	ldrb	r3, [r1, #0]
   8591a:	7003      	strb	r3, [r0, #0]
   8591c:	784b      	ldrb	r3, [r1, #1]
   8591e:	7043      	strb	r3, [r0, #1]
   85920:	788b      	ldrb	r3, [r1, #2]
   85922:	7083      	strb	r3, [r0, #2]
   85924:	4660      	mov	r0, ip
   85926:	4770      	bx	lr

00085928 <__malloc_lock>:
   85928:	4801      	ldr	r0, [pc, #4]	; (85930 <__malloc_lock+0x8>)
   8592a:	f7ff bc9b 	b.w	85264 <__retarget_lock_acquire_recursive>
   8592e:	bf00      	nop
   85930:	20070c2c 	.word	0x20070c2c

00085934 <__malloc_unlock>:
   85934:	4801      	ldr	r0, [pc, #4]	; (8593c <__malloc_unlock+0x8>)
   85936:	f7ff bc97 	b.w	85268 <__retarget_lock_release_recursive>
   8593a:	bf00      	nop
   8593c:	20070c2c 	.word	0x20070c2c

00085940 <_Balloc>:
   85940:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   85942:	b570      	push	{r4, r5, r6, lr}
   85944:	4605      	mov	r5, r0
   85946:	460c      	mov	r4, r1
   85948:	b14b      	cbz	r3, 8595e <_Balloc+0x1e>
   8594a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   8594e:	b180      	cbz	r0, 85972 <_Balloc+0x32>
   85950:	6802      	ldr	r2, [r0, #0]
   85952:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   85956:	2300      	movs	r3, #0
   85958:	6103      	str	r3, [r0, #16]
   8595a:	60c3      	str	r3, [r0, #12]
   8595c:	bd70      	pop	{r4, r5, r6, pc}
   8595e:	2221      	movs	r2, #33	; 0x21
   85960:	2104      	movs	r1, #4
   85962:	f000 fbdb 	bl	8611c <_calloc_r>
   85966:	64e8      	str	r0, [r5, #76]	; 0x4c
   85968:	4603      	mov	r3, r0
   8596a:	2800      	cmp	r0, #0
   8596c:	d1ed      	bne.n	8594a <_Balloc+0xa>
   8596e:	2000      	movs	r0, #0
   85970:	bd70      	pop	{r4, r5, r6, pc}
   85972:	2101      	movs	r1, #1
   85974:	fa01 f604 	lsl.w	r6, r1, r4
   85978:	1d72      	adds	r2, r6, #5
   8597a:	4628      	mov	r0, r5
   8597c:	0092      	lsls	r2, r2, #2
   8597e:	f000 fbcd 	bl	8611c <_calloc_r>
   85982:	2800      	cmp	r0, #0
   85984:	d0f3      	beq.n	8596e <_Balloc+0x2e>
   85986:	6044      	str	r4, [r0, #4]
   85988:	6086      	str	r6, [r0, #8]
   8598a:	e7e4      	b.n	85956 <_Balloc+0x16>

0008598c <_Bfree>:
   8598c:	b131      	cbz	r1, 8599c <_Bfree+0x10>
   8598e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   85990:	684a      	ldr	r2, [r1, #4]
   85992:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   85996:	6008      	str	r0, [r1, #0]
   85998:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   8599c:	4770      	bx	lr
   8599e:	bf00      	nop

000859a0 <__multadd>:
   859a0:	b5f0      	push	{r4, r5, r6, r7, lr}
   859a2:	460c      	mov	r4, r1
   859a4:	4605      	mov	r5, r0
   859a6:	f04f 0e00 	mov.w	lr, #0
   859aa:	690e      	ldr	r6, [r1, #16]
   859ac:	b083      	sub	sp, #12
   859ae:	f101 0714 	add.w	r7, r1, #20
   859b2:	6838      	ldr	r0, [r7, #0]
   859b4:	f10e 0e01 	add.w	lr, lr, #1
   859b8:	b281      	uxth	r1, r0
   859ba:	fb02 3301 	mla	r3, r2, r1, r3
   859be:	0c01      	lsrs	r1, r0, #16
   859c0:	0c18      	lsrs	r0, r3, #16
   859c2:	fb02 0101 	mla	r1, r2, r1, r0
   859c6:	b29b      	uxth	r3, r3
   859c8:	eb03 4301 	add.w	r3, r3, r1, lsl #16
   859cc:	4576      	cmp	r6, lr
   859ce:	f847 3b04 	str.w	r3, [r7], #4
   859d2:	ea4f 4311 	mov.w	r3, r1, lsr #16
   859d6:	dcec      	bgt.n	859b2 <__multadd+0x12>
   859d8:	b13b      	cbz	r3, 859ea <__multadd+0x4a>
   859da:	68a2      	ldr	r2, [r4, #8]
   859dc:	4296      	cmp	r6, r2
   859de:	da07      	bge.n	859f0 <__multadd+0x50>
   859e0:	eb04 0286 	add.w	r2, r4, r6, lsl #2
   859e4:	3601      	adds	r6, #1
   859e6:	6153      	str	r3, [r2, #20]
   859e8:	6126      	str	r6, [r4, #16]
   859ea:	4620      	mov	r0, r4
   859ec:	b003      	add	sp, #12
   859ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
   859f0:	6861      	ldr	r1, [r4, #4]
   859f2:	4628      	mov	r0, r5
   859f4:	3101      	adds	r1, #1
   859f6:	9301      	str	r3, [sp, #4]
   859f8:	f7ff ffa2 	bl	85940 <_Balloc>
   859fc:	4607      	mov	r7, r0
   859fe:	6922      	ldr	r2, [r4, #16]
   85a00:	f104 010c 	add.w	r1, r4, #12
   85a04:	3202      	adds	r2, #2
   85a06:	0092      	lsls	r2, r2, #2
   85a08:	300c      	adds	r0, #12
   85a0a:	f7ff ff17 	bl	8583c <memcpy>
   85a0e:	6cea      	ldr	r2, [r5, #76]	; 0x4c
   85a10:	6861      	ldr	r1, [r4, #4]
   85a12:	9b01      	ldr	r3, [sp, #4]
   85a14:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
   85a18:	6020      	str	r0, [r4, #0]
   85a1a:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
   85a1e:	463c      	mov	r4, r7
   85a20:	e7de      	b.n	859e0 <__multadd+0x40>
   85a22:	bf00      	nop

00085a24 <__hi0bits>:
   85a24:	0c02      	lsrs	r2, r0, #16
   85a26:	0412      	lsls	r2, r2, #16
   85a28:	4603      	mov	r3, r0
   85a2a:	b9b2      	cbnz	r2, 85a5a <__hi0bits+0x36>
   85a2c:	0403      	lsls	r3, r0, #16
   85a2e:	2010      	movs	r0, #16
   85a30:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   85a34:	bf04      	itt	eq
   85a36:	021b      	lsleq	r3, r3, #8
   85a38:	3008      	addeq	r0, #8
   85a3a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   85a3e:	bf04      	itt	eq
   85a40:	011b      	lsleq	r3, r3, #4
   85a42:	3004      	addeq	r0, #4
   85a44:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   85a48:	bf04      	itt	eq
   85a4a:	009b      	lsleq	r3, r3, #2
   85a4c:	3002      	addeq	r0, #2
   85a4e:	2b00      	cmp	r3, #0
   85a50:	db02      	blt.n	85a58 <__hi0bits+0x34>
   85a52:	005b      	lsls	r3, r3, #1
   85a54:	d403      	bmi.n	85a5e <__hi0bits+0x3a>
   85a56:	2020      	movs	r0, #32
   85a58:	4770      	bx	lr
   85a5a:	2000      	movs	r0, #0
   85a5c:	e7e8      	b.n	85a30 <__hi0bits+0xc>
   85a5e:	3001      	adds	r0, #1
   85a60:	4770      	bx	lr
   85a62:	bf00      	nop

00085a64 <__lo0bits>:
   85a64:	6803      	ldr	r3, [r0, #0]
   85a66:	4601      	mov	r1, r0
   85a68:	f013 0207 	ands.w	r2, r3, #7
   85a6c:	d007      	beq.n	85a7e <__lo0bits+0x1a>
   85a6e:	07da      	lsls	r2, r3, #31
   85a70:	d421      	bmi.n	85ab6 <__lo0bits+0x52>
   85a72:	0798      	lsls	r0, r3, #30
   85a74:	d421      	bmi.n	85aba <__lo0bits+0x56>
   85a76:	089b      	lsrs	r3, r3, #2
   85a78:	600b      	str	r3, [r1, #0]
   85a7a:	2002      	movs	r0, #2
   85a7c:	4770      	bx	lr
   85a7e:	b298      	uxth	r0, r3
   85a80:	b198      	cbz	r0, 85aaa <__lo0bits+0x46>
   85a82:	4610      	mov	r0, r2
   85a84:	f013 0fff 	tst.w	r3, #255	; 0xff
   85a88:	bf04      	itt	eq
   85a8a:	0a1b      	lsreq	r3, r3, #8
   85a8c:	3008      	addeq	r0, #8
   85a8e:	071a      	lsls	r2, r3, #28
   85a90:	bf04      	itt	eq
   85a92:	091b      	lsreq	r3, r3, #4
   85a94:	3004      	addeq	r0, #4
   85a96:	079a      	lsls	r2, r3, #30
   85a98:	bf04      	itt	eq
   85a9a:	089b      	lsreq	r3, r3, #2
   85a9c:	3002      	addeq	r0, #2
   85a9e:	07da      	lsls	r2, r3, #31
   85aa0:	d407      	bmi.n	85ab2 <__lo0bits+0x4e>
   85aa2:	085b      	lsrs	r3, r3, #1
   85aa4:	d104      	bne.n	85ab0 <__lo0bits+0x4c>
   85aa6:	2020      	movs	r0, #32
   85aa8:	4770      	bx	lr
   85aaa:	0c1b      	lsrs	r3, r3, #16
   85aac:	2010      	movs	r0, #16
   85aae:	e7e9      	b.n	85a84 <__lo0bits+0x20>
   85ab0:	3001      	adds	r0, #1
   85ab2:	600b      	str	r3, [r1, #0]
   85ab4:	4770      	bx	lr
   85ab6:	2000      	movs	r0, #0
   85ab8:	4770      	bx	lr
   85aba:	085b      	lsrs	r3, r3, #1
   85abc:	600b      	str	r3, [r1, #0]
   85abe:	2001      	movs	r0, #1
   85ac0:	4770      	bx	lr
   85ac2:	bf00      	nop

00085ac4 <__i2b>:
   85ac4:	b510      	push	{r4, lr}
   85ac6:	460c      	mov	r4, r1
   85ac8:	2101      	movs	r1, #1
   85aca:	f7ff ff39 	bl	85940 <_Balloc>
   85ace:	2201      	movs	r2, #1
   85ad0:	6144      	str	r4, [r0, #20]
   85ad2:	6102      	str	r2, [r0, #16]
   85ad4:	bd10      	pop	{r4, pc}
   85ad6:	bf00      	nop

00085ad8 <__multiply>:
   85ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85adc:	690c      	ldr	r4, [r1, #16]
   85ade:	6915      	ldr	r5, [r2, #16]
   85ae0:	b083      	sub	sp, #12
   85ae2:	42ac      	cmp	r4, r5
   85ae4:	468b      	mov	fp, r1
   85ae6:	4616      	mov	r6, r2
   85ae8:	da04      	bge.n	85af4 <__multiply+0x1c>
   85aea:	4622      	mov	r2, r4
   85aec:	46b3      	mov	fp, r6
   85aee:	462c      	mov	r4, r5
   85af0:	460e      	mov	r6, r1
   85af2:	4615      	mov	r5, r2
   85af4:	f8db 3008 	ldr.w	r3, [fp, #8]
   85af8:	eb04 0805 	add.w	r8, r4, r5
   85afc:	f8db 1004 	ldr.w	r1, [fp, #4]
   85b00:	4598      	cmp	r8, r3
   85b02:	bfc8      	it	gt
   85b04:	3101      	addgt	r1, #1
   85b06:	f7ff ff1b 	bl	85940 <_Balloc>
   85b0a:	f100 0914 	add.w	r9, r0, #20
   85b0e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
   85b12:	45d1      	cmp	r9, sl
   85b14:	9000      	str	r0, [sp, #0]
   85b16:	d205      	bcs.n	85b24 <__multiply+0x4c>
   85b18:	464b      	mov	r3, r9
   85b1a:	2100      	movs	r1, #0
   85b1c:	f843 1b04 	str.w	r1, [r3], #4
   85b20:	459a      	cmp	sl, r3
   85b22:	d8fb      	bhi.n	85b1c <__multiply+0x44>
   85b24:	f106 0c14 	add.w	ip, r6, #20
   85b28:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
   85b2c:	f10b 0b14 	add.w	fp, fp, #20
   85b30:	459c      	cmp	ip, r3
   85b32:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
   85b36:	d24b      	bcs.n	85bd0 <__multiply+0xf8>
   85b38:	f8cd a004 	str.w	sl, [sp, #4]
   85b3c:	469a      	mov	sl, r3
   85b3e:	f8dc 5000 	ldr.w	r5, [ip]
   85b42:	b2af      	uxth	r7, r5
   85b44:	b1e7      	cbz	r7, 85b80 <__multiply+0xa8>
   85b46:	464d      	mov	r5, r9
   85b48:	465e      	mov	r6, fp
   85b4a:	2100      	movs	r1, #0
   85b4c:	f856 2b04 	ldr.w	r2, [r6], #4
   85b50:	6828      	ldr	r0, [r5, #0]
   85b52:	b293      	uxth	r3, r2
   85b54:	b284      	uxth	r4, r0
   85b56:	0c12      	lsrs	r2, r2, #16
   85b58:	fb07 4303 	mla	r3, r7, r3, r4
   85b5c:	0c00      	lsrs	r0, r0, #16
   85b5e:	fb07 0202 	mla	r2, r7, r2, r0
   85b62:	440b      	add	r3, r1
   85b64:	eb02 4113 	add.w	r1, r2, r3, lsr #16
   85b68:	b29b      	uxth	r3, r3
   85b6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   85b6e:	45b6      	cmp	lr, r6
   85b70:	f845 3b04 	str.w	r3, [r5], #4
   85b74:	ea4f 4111 	mov.w	r1, r1, lsr #16
   85b78:	d8e8      	bhi.n	85b4c <__multiply+0x74>
   85b7a:	6029      	str	r1, [r5, #0]
   85b7c:	f8dc 5000 	ldr.w	r5, [ip]
   85b80:	0c2d      	lsrs	r5, r5, #16
   85b82:	d01d      	beq.n	85bc0 <__multiply+0xe8>
   85b84:	f8d9 3000 	ldr.w	r3, [r9]
   85b88:	4648      	mov	r0, r9
   85b8a:	461c      	mov	r4, r3
   85b8c:	4659      	mov	r1, fp
   85b8e:	2200      	movs	r2, #0
   85b90:	880e      	ldrh	r6, [r1, #0]
   85b92:	0c24      	lsrs	r4, r4, #16
   85b94:	fb05 4406 	mla	r4, r5, r6, r4
   85b98:	b29b      	uxth	r3, r3
   85b9a:	4422      	add	r2, r4
   85b9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   85ba0:	f840 3b04 	str.w	r3, [r0], #4
   85ba4:	f851 3b04 	ldr.w	r3, [r1], #4
   85ba8:	6804      	ldr	r4, [r0, #0]
   85baa:	0c1b      	lsrs	r3, r3, #16
   85bac:	b2a6      	uxth	r6, r4
   85bae:	fb05 6303 	mla	r3, r5, r3, r6
   85bb2:	458e      	cmp	lr, r1
   85bb4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
   85bb8:	ea4f 4213 	mov.w	r2, r3, lsr #16
   85bbc:	d8e8      	bhi.n	85b90 <__multiply+0xb8>
   85bbe:	6003      	str	r3, [r0, #0]
   85bc0:	f10c 0c04 	add.w	ip, ip, #4
   85bc4:	45e2      	cmp	sl, ip
   85bc6:	f109 0904 	add.w	r9, r9, #4
   85bca:	d8b8      	bhi.n	85b3e <__multiply+0x66>
   85bcc:	f8dd a004 	ldr.w	sl, [sp, #4]
   85bd0:	f1b8 0f00 	cmp.w	r8, #0
   85bd4:	dd0b      	ble.n	85bee <__multiply+0x116>
   85bd6:	f85a 3c04 	ldr.w	r3, [sl, #-4]
   85bda:	f1aa 0a04 	sub.w	sl, sl, #4
   85bde:	b11b      	cbz	r3, 85be8 <__multiply+0x110>
   85be0:	e005      	b.n	85bee <__multiply+0x116>
   85be2:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
   85be6:	b913      	cbnz	r3, 85bee <__multiply+0x116>
   85be8:	f1b8 0801 	subs.w	r8, r8, #1
   85bec:	d1f9      	bne.n	85be2 <__multiply+0x10a>
   85bee:	9800      	ldr	r0, [sp, #0]
   85bf0:	f8c0 8010 	str.w	r8, [r0, #16]
   85bf4:	b003      	add	sp, #12
   85bf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85bfa:	bf00      	nop

00085bfc <__pow5mult>:
   85bfc:	f012 0303 	ands.w	r3, r2, #3
   85c00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85c04:	4614      	mov	r4, r2
   85c06:	4607      	mov	r7, r0
   85c08:	d12e      	bne.n	85c68 <__pow5mult+0x6c>
   85c0a:	460d      	mov	r5, r1
   85c0c:	10a4      	asrs	r4, r4, #2
   85c0e:	d01c      	beq.n	85c4a <__pow5mult+0x4e>
   85c10:	6cbe      	ldr	r6, [r7, #72]	; 0x48
   85c12:	b396      	cbz	r6, 85c7a <__pow5mult+0x7e>
   85c14:	07e3      	lsls	r3, r4, #31
   85c16:	f04f 0800 	mov.w	r8, #0
   85c1a:	d406      	bmi.n	85c2a <__pow5mult+0x2e>
   85c1c:	1064      	asrs	r4, r4, #1
   85c1e:	d014      	beq.n	85c4a <__pow5mult+0x4e>
   85c20:	6830      	ldr	r0, [r6, #0]
   85c22:	b1a8      	cbz	r0, 85c50 <__pow5mult+0x54>
   85c24:	4606      	mov	r6, r0
   85c26:	07e3      	lsls	r3, r4, #31
   85c28:	d5f8      	bpl.n	85c1c <__pow5mult+0x20>
   85c2a:	4632      	mov	r2, r6
   85c2c:	4629      	mov	r1, r5
   85c2e:	4638      	mov	r0, r7
   85c30:	f7ff ff52 	bl	85ad8 <__multiply>
   85c34:	b1b5      	cbz	r5, 85c64 <__pow5mult+0x68>
   85c36:	686a      	ldr	r2, [r5, #4]
   85c38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   85c3a:	1064      	asrs	r4, r4, #1
   85c3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   85c40:	6029      	str	r1, [r5, #0]
   85c42:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
   85c46:	4605      	mov	r5, r0
   85c48:	d1ea      	bne.n	85c20 <__pow5mult+0x24>
   85c4a:	4628      	mov	r0, r5
   85c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85c50:	4632      	mov	r2, r6
   85c52:	4631      	mov	r1, r6
   85c54:	4638      	mov	r0, r7
   85c56:	f7ff ff3f 	bl	85ad8 <__multiply>
   85c5a:	6030      	str	r0, [r6, #0]
   85c5c:	f8c0 8000 	str.w	r8, [r0]
   85c60:	4606      	mov	r6, r0
   85c62:	e7e0      	b.n	85c26 <__pow5mult+0x2a>
   85c64:	4605      	mov	r5, r0
   85c66:	e7d9      	b.n	85c1c <__pow5mult+0x20>
   85c68:	4a0b      	ldr	r2, [pc, #44]	; (85c98 <__pow5mult+0x9c>)
   85c6a:	3b01      	subs	r3, #1
   85c6c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
   85c70:	2300      	movs	r3, #0
   85c72:	f7ff fe95 	bl	859a0 <__multadd>
   85c76:	4605      	mov	r5, r0
   85c78:	e7c8      	b.n	85c0c <__pow5mult+0x10>
   85c7a:	2101      	movs	r1, #1
   85c7c:	4638      	mov	r0, r7
   85c7e:	f7ff fe5f 	bl	85940 <_Balloc>
   85c82:	f240 2171 	movw	r1, #625	; 0x271
   85c86:	2201      	movs	r2, #1
   85c88:	2300      	movs	r3, #0
   85c8a:	6141      	str	r1, [r0, #20]
   85c8c:	6102      	str	r2, [r0, #16]
   85c8e:	4606      	mov	r6, r0
   85c90:	64b8      	str	r0, [r7, #72]	; 0x48
   85c92:	6003      	str	r3, [r0, #0]
   85c94:	e7be      	b.n	85c14 <__pow5mult+0x18>
   85c96:	bf00      	nop
   85c98:	00087718 	.word	0x00087718

00085c9c <__lshift>:
   85c9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   85ca0:	690b      	ldr	r3, [r1, #16]
   85ca2:	1154      	asrs	r4, r2, #5
   85ca4:	eb04 0803 	add.w	r8, r4, r3
   85ca8:	688b      	ldr	r3, [r1, #8]
   85caa:	f108 0501 	add.w	r5, r8, #1
   85cae:	429d      	cmp	r5, r3
   85cb0:	460e      	mov	r6, r1
   85cb2:	4691      	mov	r9, r2
   85cb4:	4607      	mov	r7, r0
   85cb6:	6849      	ldr	r1, [r1, #4]
   85cb8:	dd04      	ble.n	85cc4 <__lshift+0x28>
   85cba:	005b      	lsls	r3, r3, #1
   85cbc:	429d      	cmp	r5, r3
   85cbe:	f101 0101 	add.w	r1, r1, #1
   85cc2:	dcfa      	bgt.n	85cba <__lshift+0x1e>
   85cc4:	4638      	mov	r0, r7
   85cc6:	f7ff fe3b 	bl	85940 <_Balloc>
   85cca:	2c00      	cmp	r4, #0
   85ccc:	f100 0314 	add.w	r3, r0, #20
   85cd0:	dd06      	ble.n	85ce0 <__lshift+0x44>
   85cd2:	2100      	movs	r1, #0
   85cd4:	eb03 0284 	add.w	r2, r3, r4, lsl #2
   85cd8:	f843 1b04 	str.w	r1, [r3], #4
   85cdc:	429a      	cmp	r2, r3
   85cde:	d1fb      	bne.n	85cd8 <__lshift+0x3c>
   85ce0:	6934      	ldr	r4, [r6, #16]
   85ce2:	f106 0114 	add.w	r1, r6, #20
   85ce6:	f019 091f 	ands.w	r9, r9, #31
   85cea:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
   85cee:	d01d      	beq.n	85d2c <__lshift+0x90>
   85cf0:	2200      	movs	r2, #0
   85cf2:	f1c9 0c20 	rsb	ip, r9, #32
   85cf6:	680c      	ldr	r4, [r1, #0]
   85cf8:	fa04 f409 	lsl.w	r4, r4, r9
   85cfc:	4314      	orrs	r4, r2
   85cfe:	f843 4b04 	str.w	r4, [r3], #4
   85d02:	f851 2b04 	ldr.w	r2, [r1], #4
   85d06:	458e      	cmp	lr, r1
   85d08:	fa22 f20c 	lsr.w	r2, r2, ip
   85d0c:	d8f3      	bhi.n	85cf6 <__lshift+0x5a>
   85d0e:	601a      	str	r2, [r3, #0]
   85d10:	b10a      	cbz	r2, 85d16 <__lshift+0x7a>
   85d12:	f108 0502 	add.w	r5, r8, #2
   85d16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   85d18:	6872      	ldr	r2, [r6, #4]
   85d1a:	3d01      	subs	r5, #1
   85d1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   85d20:	6105      	str	r5, [r0, #16]
   85d22:	6031      	str	r1, [r6, #0]
   85d24:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
   85d28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   85d2c:	3b04      	subs	r3, #4
   85d2e:	f851 2b04 	ldr.w	r2, [r1], #4
   85d32:	458e      	cmp	lr, r1
   85d34:	f843 2f04 	str.w	r2, [r3, #4]!
   85d38:	d8f9      	bhi.n	85d2e <__lshift+0x92>
   85d3a:	e7ec      	b.n	85d16 <__lshift+0x7a>

00085d3c <__mcmp>:
   85d3c:	b430      	push	{r4, r5}
   85d3e:	690b      	ldr	r3, [r1, #16]
   85d40:	4605      	mov	r5, r0
   85d42:	6900      	ldr	r0, [r0, #16]
   85d44:	1ac0      	subs	r0, r0, r3
   85d46:	d10f      	bne.n	85d68 <__mcmp+0x2c>
   85d48:	009b      	lsls	r3, r3, #2
   85d4a:	3514      	adds	r5, #20
   85d4c:	3114      	adds	r1, #20
   85d4e:	4419      	add	r1, r3
   85d50:	442b      	add	r3, r5
   85d52:	e001      	b.n	85d58 <__mcmp+0x1c>
   85d54:	429d      	cmp	r5, r3
   85d56:	d207      	bcs.n	85d68 <__mcmp+0x2c>
   85d58:	f853 4d04 	ldr.w	r4, [r3, #-4]!
   85d5c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   85d60:	4294      	cmp	r4, r2
   85d62:	d0f7      	beq.n	85d54 <__mcmp+0x18>
   85d64:	d302      	bcc.n	85d6c <__mcmp+0x30>
   85d66:	2001      	movs	r0, #1
   85d68:	bc30      	pop	{r4, r5}
   85d6a:	4770      	bx	lr
   85d6c:	f04f 30ff 	mov.w	r0, #4294967295
   85d70:	e7fa      	b.n	85d68 <__mcmp+0x2c>
   85d72:	bf00      	nop

00085d74 <__mdiff>:
   85d74:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85d78:	690c      	ldr	r4, [r1, #16]
   85d7a:	4689      	mov	r9, r1
   85d7c:	6911      	ldr	r1, [r2, #16]
   85d7e:	4692      	mov	sl, r2
   85d80:	1a64      	subs	r4, r4, r1
   85d82:	2c00      	cmp	r4, #0
   85d84:	d117      	bne.n	85db6 <__mdiff+0x42>
   85d86:	0089      	lsls	r1, r1, #2
   85d88:	f109 0714 	add.w	r7, r9, #20
   85d8c:	f102 0614 	add.w	r6, r2, #20
   85d90:	187b      	adds	r3, r7, r1
   85d92:	4431      	add	r1, r6
   85d94:	e001      	b.n	85d9a <__mdiff+0x26>
   85d96:	429f      	cmp	r7, r3
   85d98:	d265      	bcs.n	85e66 <__mdiff+0xf2>
   85d9a:	f853 5d04 	ldr.w	r5, [r3, #-4]!
   85d9e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   85da2:	4295      	cmp	r5, r2
   85da4:	d0f7      	beq.n	85d96 <__mdiff+0x22>
   85da6:	d267      	bcs.n	85e78 <__mdiff+0x104>
   85da8:	464b      	mov	r3, r9
   85daa:	46bb      	mov	fp, r7
   85dac:	46d1      	mov	r9, sl
   85dae:	4637      	mov	r7, r6
   85db0:	469a      	mov	sl, r3
   85db2:	2401      	movs	r4, #1
   85db4:	e005      	b.n	85dc2 <__mdiff+0x4e>
   85db6:	db61      	blt.n	85e7c <__mdiff+0x108>
   85db8:	2400      	movs	r4, #0
   85dba:	f109 0714 	add.w	r7, r9, #20
   85dbe:	f10a 0b14 	add.w	fp, sl, #20
   85dc2:	f8d9 1004 	ldr.w	r1, [r9, #4]
   85dc6:	f7ff fdbb 	bl	85940 <_Balloc>
   85dca:	465d      	mov	r5, fp
   85dcc:	f04f 0800 	mov.w	r8, #0
   85dd0:	f8d9 e010 	ldr.w	lr, [r9, #16]
   85dd4:	f8da 3010 	ldr.w	r3, [sl, #16]
   85dd8:	463e      	mov	r6, r7
   85dda:	60c4      	str	r4, [r0, #12]
   85ddc:	eb0b 0c83 	add.w	ip, fp, r3, lsl #2
   85de0:	eb07 078e 	add.w	r7, r7, lr, lsl #2
   85de4:	f100 0414 	add.w	r4, r0, #20
   85de8:	f856 9b04 	ldr.w	r9, [r6], #4
   85dec:	f855 2b04 	ldr.w	r2, [r5], #4
   85df0:	fa1f f389 	uxth.w	r3, r9
   85df4:	4443      	add	r3, r8
   85df6:	fa1f f882 	uxth.w	r8, r2
   85dfa:	0c12      	lsrs	r2, r2, #16
   85dfc:	eba3 0308 	sub.w	r3, r3, r8
   85e00:	ebc2 4219 	rsb	r2, r2, r9, lsr #16
   85e04:	eb02 4223 	add.w	r2, r2, r3, asr #16
   85e08:	b29b      	uxth	r3, r3
   85e0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   85e0e:	45ac      	cmp	ip, r5
   85e10:	f844 3b04 	str.w	r3, [r4], #4
   85e14:	ea4f 4822 	mov.w	r8, r2, asr #16
   85e18:	d8e6      	bhi.n	85de8 <__mdiff+0x74>
   85e1a:	42b7      	cmp	r7, r6
   85e1c:	d917      	bls.n	85e4e <__mdiff+0xda>
   85e1e:	46a4      	mov	ip, r4
   85e20:	4635      	mov	r5, r6
   85e22:	f855 3b04 	ldr.w	r3, [r5], #4
   85e26:	b299      	uxth	r1, r3
   85e28:	4441      	add	r1, r8
   85e2a:	140a      	asrs	r2, r1, #16
   85e2c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
   85e30:	b289      	uxth	r1, r1
   85e32:	ea41 4302 	orr.w	r3, r1, r2, lsl #16
   85e36:	42af      	cmp	r7, r5
   85e38:	f84c 3b04 	str.w	r3, [ip], #4
   85e3c:	ea4f 4822 	mov.w	r8, r2, asr #16
   85e40:	d8ef      	bhi.n	85e22 <__mdiff+0xae>
   85e42:	43f6      	mvns	r6, r6
   85e44:	4437      	add	r7, r6
   85e46:	f027 0703 	bic.w	r7, r7, #3
   85e4a:	3704      	adds	r7, #4
   85e4c:	443c      	add	r4, r7
   85e4e:	3c04      	subs	r4, #4
   85e50:	b92b      	cbnz	r3, 85e5e <__mdiff+0xea>
   85e52:	f854 3d04 	ldr.w	r3, [r4, #-4]!
   85e56:	f10e 3eff 	add.w	lr, lr, #4294967295
   85e5a:	2b00      	cmp	r3, #0
   85e5c:	d0f9      	beq.n	85e52 <__mdiff+0xde>
   85e5e:	f8c0 e010 	str.w	lr, [r0, #16]
   85e62:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85e66:	2100      	movs	r1, #0
   85e68:	f7ff fd6a 	bl	85940 <_Balloc>
   85e6c:	2201      	movs	r2, #1
   85e6e:	2300      	movs	r3, #0
   85e70:	6102      	str	r2, [r0, #16]
   85e72:	6143      	str	r3, [r0, #20]
   85e74:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85e78:	46b3      	mov	fp, r6
   85e7a:	e7a2      	b.n	85dc2 <__mdiff+0x4e>
   85e7c:	464b      	mov	r3, r9
   85e7e:	f109 0b14 	add.w	fp, r9, #20
   85e82:	f102 0714 	add.w	r7, r2, #20
   85e86:	4691      	mov	r9, r2
   85e88:	2401      	movs	r4, #1
   85e8a:	469a      	mov	sl, r3
   85e8c:	e799      	b.n	85dc2 <__mdiff+0x4e>
   85e8e:	bf00      	nop

00085e90 <__d2b>:
   85e90:	b5f0      	push	{r4, r5, r6, r7, lr}
   85e92:	2101      	movs	r1, #1
   85e94:	b083      	sub	sp, #12
   85e96:	461c      	mov	r4, r3
   85e98:	f3c3 550a 	ubfx	r5, r3, #20, #11
   85e9c:	4616      	mov	r6, r2
   85e9e:	f7ff fd4f 	bl	85940 <_Balloc>
   85ea2:	f3c4 0413 	ubfx	r4, r4, #0, #20
   85ea6:	4607      	mov	r7, r0
   85ea8:	b10d      	cbz	r5, 85eae <__d2b+0x1e>
   85eaa:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
   85eae:	9401      	str	r4, [sp, #4]
   85eb0:	b306      	cbz	r6, 85ef4 <__d2b+0x64>
   85eb2:	a802      	add	r0, sp, #8
   85eb4:	f840 6d08 	str.w	r6, [r0, #-8]!
   85eb8:	f7ff fdd4 	bl	85a64 <__lo0bits>
   85ebc:	2800      	cmp	r0, #0
   85ebe:	d130      	bne.n	85f22 <__d2b+0x92>
   85ec0:	e89d 000c 	ldmia.w	sp, {r2, r3}
   85ec4:	617a      	str	r2, [r7, #20]
   85ec6:	2b00      	cmp	r3, #0
   85ec8:	bf0c      	ite	eq
   85eca:	2101      	moveq	r1, #1
   85ecc:	2102      	movne	r1, #2
   85ece:	61bb      	str	r3, [r7, #24]
   85ed0:	6139      	str	r1, [r7, #16]
   85ed2:	b9d5      	cbnz	r5, 85f0a <__d2b+0x7a>
   85ed4:	9a08      	ldr	r2, [sp, #32]
   85ed6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
   85eda:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   85ede:	6010      	str	r0, [r2, #0]
   85ee0:	6918      	ldr	r0, [r3, #16]
   85ee2:	f7ff fd9f 	bl	85a24 <__hi0bits>
   85ee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
   85ee8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
   85eec:	6018      	str	r0, [r3, #0]
   85eee:	4638      	mov	r0, r7
   85ef0:	b003      	add	sp, #12
   85ef2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85ef4:	a801      	add	r0, sp, #4
   85ef6:	f7ff fdb5 	bl	85a64 <__lo0bits>
   85efa:	2201      	movs	r2, #1
   85efc:	9b01      	ldr	r3, [sp, #4]
   85efe:	4611      	mov	r1, r2
   85f00:	3020      	adds	r0, #32
   85f02:	613a      	str	r2, [r7, #16]
   85f04:	617b      	str	r3, [r7, #20]
   85f06:	2d00      	cmp	r5, #0
   85f08:	d0e4      	beq.n	85ed4 <__d2b+0x44>
   85f0a:	f2a5 4333 	subw	r3, r5, #1075	; 0x433
   85f0e:	9a08      	ldr	r2, [sp, #32]
   85f10:	4403      	add	r3, r0
   85f12:	6013      	str	r3, [r2, #0]
   85f14:	9b09      	ldr	r3, [sp, #36]	; 0x24
   85f16:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   85f1a:	6018      	str	r0, [r3, #0]
   85f1c:	4638      	mov	r0, r7
   85f1e:	b003      	add	sp, #12
   85f20:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85f22:	9b01      	ldr	r3, [sp, #4]
   85f24:	f1c0 0220 	rsb	r2, r0, #32
   85f28:	9900      	ldr	r1, [sp, #0]
   85f2a:	fa03 f202 	lsl.w	r2, r3, r2
   85f2e:	430a      	orrs	r2, r1
   85f30:	40c3      	lsrs	r3, r0
   85f32:	9301      	str	r3, [sp, #4]
   85f34:	617a      	str	r2, [r7, #20]
   85f36:	e7c6      	b.n	85ec6 <__d2b+0x36>

00085f38 <_sbrk_r>:
   85f38:	b538      	push	{r3, r4, r5, lr}
   85f3a:	2300      	movs	r3, #0
   85f3c:	4c06      	ldr	r4, [pc, #24]	; (85f58 <_sbrk_r+0x20>)
   85f3e:	4605      	mov	r5, r0
   85f40:	4608      	mov	r0, r1
   85f42:	6023      	str	r3, [r4, #0]
   85f44:	f7fc fbfa 	bl	8273c <_sbrk>
   85f48:	1c43      	adds	r3, r0, #1
   85f4a:	d000      	beq.n	85f4e <_sbrk_r+0x16>
   85f4c:	bd38      	pop	{r3, r4, r5, pc}
   85f4e:	6823      	ldr	r3, [r4, #0]
   85f50:	2b00      	cmp	r3, #0
   85f52:	d0fb      	beq.n	85f4c <_sbrk_r+0x14>
   85f54:	602b      	str	r3, [r5, #0]
   85f56:	bd38      	pop	{r3, r4, r5, pc}
   85f58:	20070c40 	.word	0x20070c40

00085f5c <__ssprint_r>:
   85f5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85f60:	6893      	ldr	r3, [r2, #8]
   85f62:	b083      	sub	sp, #12
   85f64:	4690      	mov	r8, r2
   85f66:	2b00      	cmp	r3, #0
   85f68:	d070      	beq.n	8604c <__ssprint_r+0xf0>
   85f6a:	4682      	mov	sl, r0
   85f6c:	460c      	mov	r4, r1
   85f6e:	6817      	ldr	r7, [r2, #0]
   85f70:	688d      	ldr	r5, [r1, #8]
   85f72:	6808      	ldr	r0, [r1, #0]
   85f74:	e042      	b.n	85ffc <__ssprint_r+0xa0>
   85f76:	89a3      	ldrh	r3, [r4, #12]
   85f78:	f413 6f90 	tst.w	r3, #1152	; 0x480
   85f7c:	d02e      	beq.n	85fdc <__ssprint_r+0x80>
   85f7e:	6965      	ldr	r5, [r4, #20]
   85f80:	6921      	ldr	r1, [r4, #16]
   85f82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   85f86:	eba0 0b01 	sub.w	fp, r0, r1
   85f8a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
   85f8e:	f10b 0001 	add.w	r0, fp, #1
   85f92:	106d      	asrs	r5, r5, #1
   85f94:	4430      	add	r0, r6
   85f96:	42a8      	cmp	r0, r5
   85f98:	462a      	mov	r2, r5
   85f9a:	bf84      	itt	hi
   85f9c:	4605      	movhi	r5, r0
   85f9e:	462a      	movhi	r2, r5
   85fa0:	055b      	lsls	r3, r3, #21
   85fa2:	d538      	bpl.n	86016 <__ssprint_r+0xba>
   85fa4:	4611      	mov	r1, r2
   85fa6:	4650      	mov	r0, sl
   85fa8:	f7ff f960 	bl	8526c <_malloc_r>
   85fac:	2800      	cmp	r0, #0
   85fae:	d03c      	beq.n	8602a <__ssprint_r+0xce>
   85fb0:	465a      	mov	r2, fp
   85fb2:	6921      	ldr	r1, [r4, #16]
   85fb4:	9001      	str	r0, [sp, #4]
   85fb6:	f7ff fc41 	bl	8583c <memcpy>
   85fba:	89a2      	ldrh	r2, [r4, #12]
   85fbc:	9b01      	ldr	r3, [sp, #4]
   85fbe:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   85fc2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   85fc6:	81a2      	strh	r2, [r4, #12]
   85fc8:	eba5 020b 	sub.w	r2, r5, fp
   85fcc:	eb03 000b 	add.w	r0, r3, fp
   85fd0:	6165      	str	r5, [r4, #20]
   85fd2:	46b3      	mov	fp, r6
   85fd4:	4635      	mov	r5, r6
   85fd6:	6123      	str	r3, [r4, #16]
   85fd8:	6020      	str	r0, [r4, #0]
   85fda:	60a2      	str	r2, [r4, #8]
   85fdc:	465a      	mov	r2, fp
   85fde:	4649      	mov	r1, r9
   85fe0:	f000 fa18 	bl	86414 <memmove>
   85fe4:	f8d8 3008 	ldr.w	r3, [r8, #8]
   85fe8:	68a2      	ldr	r2, [r4, #8]
   85fea:	6820      	ldr	r0, [r4, #0]
   85fec:	1b55      	subs	r5, r2, r5
   85fee:	4458      	add	r0, fp
   85ff0:	1b9e      	subs	r6, r3, r6
   85ff2:	60a5      	str	r5, [r4, #8]
   85ff4:	6020      	str	r0, [r4, #0]
   85ff6:	f8c8 6008 	str.w	r6, [r8, #8]
   85ffa:	b33e      	cbz	r6, 8604c <__ssprint_r+0xf0>
   85ffc:	687e      	ldr	r6, [r7, #4]
   85ffe:	463b      	mov	r3, r7
   86000:	3708      	adds	r7, #8
   86002:	2e00      	cmp	r6, #0
   86004:	d0fa      	beq.n	85ffc <__ssprint_r+0xa0>
   86006:	42ae      	cmp	r6, r5
   86008:	f8d3 9000 	ldr.w	r9, [r3]
   8600c:	46ab      	mov	fp, r5
   8600e:	d2b2      	bcs.n	85f76 <__ssprint_r+0x1a>
   86010:	4635      	mov	r5, r6
   86012:	46b3      	mov	fp, r6
   86014:	e7e2      	b.n	85fdc <__ssprint_r+0x80>
   86016:	4650      	mov	r0, sl
   86018:	f000 fa60 	bl	864dc <_realloc_r>
   8601c:	4603      	mov	r3, r0
   8601e:	2800      	cmp	r0, #0
   86020:	d1d2      	bne.n	85fc8 <__ssprint_r+0x6c>
   86022:	6921      	ldr	r1, [r4, #16]
   86024:	4650      	mov	r0, sl
   86026:	f000 f8f9 	bl	8621c <_free_r>
   8602a:	230c      	movs	r3, #12
   8602c:	2200      	movs	r2, #0
   8602e:	f04f 30ff 	mov.w	r0, #4294967295
   86032:	f8ca 3000 	str.w	r3, [sl]
   86036:	89a3      	ldrh	r3, [r4, #12]
   86038:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8603c:	81a3      	strh	r3, [r4, #12]
   8603e:	f8c8 2008 	str.w	r2, [r8, #8]
   86042:	f8c8 2004 	str.w	r2, [r8, #4]
   86046:	b003      	add	sp, #12
   86048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8604c:	2000      	movs	r0, #0
   8604e:	f8c8 0004 	str.w	r0, [r8, #4]
   86052:	b003      	add	sp, #12
   86054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00086058 <__register_exitproc>:
   86058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   8605c:	4d2c      	ldr	r5, [pc, #176]	; (86110 <__register_exitproc+0xb8>)
   8605e:	4606      	mov	r6, r0
   86060:	6828      	ldr	r0, [r5, #0]
   86062:	4698      	mov	r8, r3
   86064:	460f      	mov	r7, r1
   86066:	4691      	mov	r9, r2
   86068:	f7ff f8fc 	bl	85264 <__retarget_lock_acquire_recursive>
   8606c:	4b29      	ldr	r3, [pc, #164]	; (86114 <__register_exitproc+0xbc>)
   8606e:	681c      	ldr	r4, [r3, #0]
   86070:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   86074:	2b00      	cmp	r3, #0
   86076:	d03e      	beq.n	860f6 <__register_exitproc+0x9e>
   86078:	685a      	ldr	r2, [r3, #4]
   8607a:	2a1f      	cmp	r2, #31
   8607c:	dc1c      	bgt.n	860b8 <__register_exitproc+0x60>
   8607e:	f102 0e01 	add.w	lr, r2, #1
   86082:	b176      	cbz	r6, 860a2 <__register_exitproc+0x4a>
   86084:	2101      	movs	r1, #1
   86086:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   8608a:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   8608e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   86092:	4091      	lsls	r1, r2
   86094:	4308      	orrs	r0, r1
   86096:	2e02      	cmp	r6, #2
   86098:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   8609c:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   860a0:	d023      	beq.n	860ea <__register_exitproc+0x92>
   860a2:	3202      	adds	r2, #2
   860a4:	f8c3 e004 	str.w	lr, [r3, #4]
   860a8:	6828      	ldr	r0, [r5, #0]
   860aa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   860ae:	f7ff f8db 	bl	85268 <__retarget_lock_release_recursive>
   860b2:	2000      	movs	r0, #0
   860b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   860b8:	4b17      	ldr	r3, [pc, #92]	; (86118 <__register_exitproc+0xc0>)
   860ba:	b30b      	cbz	r3, 86100 <__register_exitproc+0xa8>
   860bc:	f44f 70c8 	mov.w	r0, #400	; 0x190
   860c0:	f3af 8000 	nop.w
   860c4:	4603      	mov	r3, r0
   860c6:	b1d8      	cbz	r0, 86100 <__register_exitproc+0xa8>
   860c8:	2000      	movs	r0, #0
   860ca:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   860ce:	f04f 0e01 	mov.w	lr, #1
   860d2:	6058      	str	r0, [r3, #4]
   860d4:	6019      	str	r1, [r3, #0]
   860d6:	4602      	mov	r2, r0
   860d8:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   860dc:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   860e0:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   860e4:	2e00      	cmp	r6, #0
   860e6:	d0dc      	beq.n	860a2 <__register_exitproc+0x4a>
   860e8:	e7cc      	b.n	86084 <__register_exitproc+0x2c>
   860ea:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   860ee:	4301      	orrs	r1, r0
   860f0:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   860f4:	e7d5      	b.n	860a2 <__register_exitproc+0x4a>
   860f6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   860fa:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   860fe:	e7bb      	b.n	86078 <__register_exitproc+0x20>
   86100:	6828      	ldr	r0, [r5, #0]
   86102:	f7ff f8b1 	bl	85268 <__retarget_lock_release_recursive>
   86106:	f04f 30ff 	mov.w	r0, #4294967295
   8610a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8610e:	bf00      	nop
   86110:	200705d0 	.word	0x200705d0
   86114:	000875ac 	.word	0x000875ac
   86118:	00000000 	.word	0x00000000

0008611c <_calloc_r>:
   8611c:	b510      	push	{r4, lr}
   8611e:	fb02 f101 	mul.w	r1, r2, r1
   86122:	f7ff f8a3 	bl	8526c <_malloc_r>
   86126:	4604      	mov	r4, r0
   86128:	b1d8      	cbz	r0, 86162 <_calloc_r+0x46>
   8612a:	f850 2c04 	ldr.w	r2, [r0, #-4]
   8612e:	f022 0203 	bic.w	r2, r2, #3
   86132:	3a04      	subs	r2, #4
   86134:	2a24      	cmp	r2, #36	; 0x24
   86136:	d818      	bhi.n	8616a <_calloc_r+0x4e>
   86138:	2a13      	cmp	r2, #19
   8613a:	d914      	bls.n	86166 <_calloc_r+0x4a>
   8613c:	2300      	movs	r3, #0
   8613e:	2a1b      	cmp	r2, #27
   86140:	6003      	str	r3, [r0, #0]
   86142:	6043      	str	r3, [r0, #4]
   86144:	d916      	bls.n	86174 <_calloc_r+0x58>
   86146:	2a24      	cmp	r2, #36	; 0x24
   86148:	6083      	str	r3, [r0, #8]
   8614a:	60c3      	str	r3, [r0, #12]
   8614c:	bf11      	iteee	ne
   8614e:	f100 0210 	addne.w	r2, r0, #16
   86152:	6103      	streq	r3, [r0, #16]
   86154:	6143      	streq	r3, [r0, #20]
   86156:	f100 0218 	addeq.w	r2, r0, #24
   8615a:	2300      	movs	r3, #0
   8615c:	6013      	str	r3, [r2, #0]
   8615e:	6053      	str	r3, [r2, #4]
   86160:	6093      	str	r3, [r2, #8]
   86162:	4620      	mov	r0, r4
   86164:	bd10      	pop	{r4, pc}
   86166:	4602      	mov	r2, r0
   86168:	e7f7      	b.n	8615a <_calloc_r+0x3e>
   8616a:	2100      	movs	r1, #0
   8616c:	f7fc fd6a 	bl	82c44 <memset>
   86170:	4620      	mov	r0, r4
   86172:	bd10      	pop	{r4, pc}
   86174:	f100 0208 	add.w	r2, r0, #8
   86178:	e7ef      	b.n	8615a <_calloc_r+0x3e>
   8617a:	bf00      	nop

0008617c <_malloc_trim_r>:
   8617c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8617e:	460c      	mov	r4, r1
   86180:	4f23      	ldr	r7, [pc, #140]	; (86210 <_malloc_trim_r+0x94>)
   86182:	4606      	mov	r6, r0
   86184:	f7ff fbd0 	bl	85928 <__malloc_lock>
   86188:	68bb      	ldr	r3, [r7, #8]
   8618a:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   8618e:	685d      	ldr	r5, [r3, #4]
   86190:	310f      	adds	r1, #15
   86192:	f025 0503 	bic.w	r5, r5, #3
   86196:	4429      	add	r1, r5
   86198:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   8619c:	f021 010f 	bic.w	r1, r1, #15
   861a0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   861a4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   861a8:	db07      	blt.n	861ba <_malloc_trim_r+0x3e>
   861aa:	2100      	movs	r1, #0
   861ac:	4630      	mov	r0, r6
   861ae:	f7ff fec3 	bl	85f38 <_sbrk_r>
   861b2:	68bb      	ldr	r3, [r7, #8]
   861b4:	442b      	add	r3, r5
   861b6:	4298      	cmp	r0, r3
   861b8:	d004      	beq.n	861c4 <_malloc_trim_r+0x48>
   861ba:	4630      	mov	r0, r6
   861bc:	f7ff fbba 	bl	85934 <__malloc_unlock>
   861c0:	2000      	movs	r0, #0
   861c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   861c4:	4261      	negs	r1, r4
   861c6:	4630      	mov	r0, r6
   861c8:	f7ff feb6 	bl	85f38 <_sbrk_r>
   861cc:	3001      	adds	r0, #1
   861ce:	d00d      	beq.n	861ec <_malloc_trim_r+0x70>
   861d0:	4b10      	ldr	r3, [pc, #64]	; (86214 <_malloc_trim_r+0x98>)
   861d2:	68ba      	ldr	r2, [r7, #8]
   861d4:	6819      	ldr	r1, [r3, #0]
   861d6:	1b2d      	subs	r5, r5, r4
   861d8:	f045 0501 	orr.w	r5, r5, #1
   861dc:	4630      	mov	r0, r6
   861de:	1b09      	subs	r1, r1, r4
   861e0:	6055      	str	r5, [r2, #4]
   861e2:	6019      	str	r1, [r3, #0]
   861e4:	f7ff fba6 	bl	85934 <__malloc_unlock>
   861e8:	2001      	movs	r0, #1
   861ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   861ec:	2100      	movs	r1, #0
   861ee:	4630      	mov	r0, r6
   861f0:	f7ff fea2 	bl	85f38 <_sbrk_r>
   861f4:	68ba      	ldr	r2, [r7, #8]
   861f6:	1a83      	subs	r3, r0, r2
   861f8:	2b0f      	cmp	r3, #15
   861fa:	ddde      	ble.n	861ba <_malloc_trim_r+0x3e>
   861fc:	4c06      	ldr	r4, [pc, #24]	; (86218 <_malloc_trim_r+0x9c>)
   861fe:	4905      	ldr	r1, [pc, #20]	; (86214 <_malloc_trim_r+0x98>)
   86200:	6824      	ldr	r4, [r4, #0]
   86202:	f043 0301 	orr.w	r3, r3, #1
   86206:	1b00      	subs	r0, r0, r4
   86208:	6053      	str	r3, [r2, #4]
   8620a:	6008      	str	r0, [r1, #0]
   8620c:	e7d5      	b.n	861ba <_malloc_trim_r+0x3e>
   8620e:	bf00      	nop
   86210:	200705d4 	.word	0x200705d4
   86214:	20070b9c 	.word	0x20070b9c
   86218:	200709dc 	.word	0x200709dc

0008621c <_free_r>:
   8621c:	2900      	cmp	r1, #0
   8621e:	d044      	beq.n	862aa <_free_r+0x8e>
   86220:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86224:	460d      	mov	r5, r1
   86226:	4680      	mov	r8, r0
   86228:	f7ff fb7e 	bl	85928 <__malloc_lock>
   8622c:	f855 7c04 	ldr.w	r7, [r5, #-4]
   86230:	4969      	ldr	r1, [pc, #420]	; (863d8 <_free_r+0x1bc>)
   86232:	f1a5 0408 	sub.w	r4, r5, #8
   86236:	f027 0301 	bic.w	r3, r7, #1
   8623a:	18e2      	adds	r2, r4, r3
   8623c:	688e      	ldr	r6, [r1, #8]
   8623e:	6850      	ldr	r0, [r2, #4]
   86240:	42b2      	cmp	r2, r6
   86242:	f020 0003 	bic.w	r0, r0, #3
   86246:	d05e      	beq.n	86306 <_free_r+0xea>
   86248:	07fe      	lsls	r6, r7, #31
   8624a:	6050      	str	r0, [r2, #4]
   8624c:	d40b      	bmi.n	86266 <_free_r+0x4a>
   8624e:	f855 7c08 	ldr.w	r7, [r5, #-8]
   86252:	f101 0e08 	add.w	lr, r1, #8
   86256:	1be4      	subs	r4, r4, r7
   86258:	68a5      	ldr	r5, [r4, #8]
   8625a:	443b      	add	r3, r7
   8625c:	4575      	cmp	r5, lr
   8625e:	d06d      	beq.n	8633c <_free_r+0x120>
   86260:	68e7      	ldr	r7, [r4, #12]
   86262:	60ef      	str	r7, [r5, #12]
   86264:	60bd      	str	r5, [r7, #8]
   86266:	1815      	adds	r5, r2, r0
   86268:	686d      	ldr	r5, [r5, #4]
   8626a:	07ed      	lsls	r5, r5, #31
   8626c:	d53e      	bpl.n	862ec <_free_r+0xd0>
   8626e:	f043 0201 	orr.w	r2, r3, #1
   86272:	6062      	str	r2, [r4, #4]
   86274:	50e3      	str	r3, [r4, r3]
   86276:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   8627a:	d217      	bcs.n	862ac <_free_r+0x90>
   8627c:	2201      	movs	r2, #1
   8627e:	08db      	lsrs	r3, r3, #3
   86280:	1098      	asrs	r0, r3, #2
   86282:	684d      	ldr	r5, [r1, #4]
   86284:	4413      	add	r3, r2
   86286:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   8628a:	4082      	lsls	r2, r0
   8628c:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   86290:	432a      	orrs	r2, r5
   86292:	3808      	subs	r0, #8
   86294:	60e0      	str	r0, [r4, #12]
   86296:	60a7      	str	r7, [r4, #8]
   86298:	604a      	str	r2, [r1, #4]
   8629a:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   8629e:	60fc      	str	r4, [r7, #12]
   862a0:	4640      	mov	r0, r8
   862a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   862a6:	f7ff bb45 	b.w	85934 <__malloc_unlock>
   862aa:	4770      	bx	lr
   862ac:	0a5a      	lsrs	r2, r3, #9
   862ae:	2a04      	cmp	r2, #4
   862b0:	d852      	bhi.n	86358 <_free_r+0x13c>
   862b2:	099a      	lsrs	r2, r3, #6
   862b4:	f102 0739 	add.w	r7, r2, #57	; 0x39
   862b8:	00ff      	lsls	r7, r7, #3
   862ba:	f102 0538 	add.w	r5, r2, #56	; 0x38
   862be:	19c8      	adds	r0, r1, r7
   862c0:	59ca      	ldr	r2, [r1, r7]
   862c2:	3808      	subs	r0, #8
   862c4:	4290      	cmp	r0, r2
   862c6:	d04f      	beq.n	86368 <_free_r+0x14c>
   862c8:	6851      	ldr	r1, [r2, #4]
   862ca:	f021 0103 	bic.w	r1, r1, #3
   862ce:	428b      	cmp	r3, r1
   862d0:	d232      	bcs.n	86338 <_free_r+0x11c>
   862d2:	6892      	ldr	r2, [r2, #8]
   862d4:	4290      	cmp	r0, r2
   862d6:	d1f7      	bne.n	862c8 <_free_r+0xac>
   862d8:	68c3      	ldr	r3, [r0, #12]
   862da:	60a0      	str	r0, [r4, #8]
   862dc:	60e3      	str	r3, [r4, #12]
   862de:	609c      	str	r4, [r3, #8]
   862e0:	60c4      	str	r4, [r0, #12]
   862e2:	4640      	mov	r0, r8
   862e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   862e8:	f7ff bb24 	b.w	85934 <__malloc_unlock>
   862ec:	6895      	ldr	r5, [r2, #8]
   862ee:	4f3b      	ldr	r7, [pc, #236]	; (863dc <_free_r+0x1c0>)
   862f0:	4403      	add	r3, r0
   862f2:	42bd      	cmp	r5, r7
   862f4:	d040      	beq.n	86378 <_free_r+0x15c>
   862f6:	68d0      	ldr	r0, [r2, #12]
   862f8:	f043 0201 	orr.w	r2, r3, #1
   862fc:	60e8      	str	r0, [r5, #12]
   862fe:	6085      	str	r5, [r0, #8]
   86300:	6062      	str	r2, [r4, #4]
   86302:	50e3      	str	r3, [r4, r3]
   86304:	e7b7      	b.n	86276 <_free_r+0x5a>
   86306:	07ff      	lsls	r7, r7, #31
   86308:	4403      	add	r3, r0
   8630a:	d407      	bmi.n	8631c <_free_r+0x100>
   8630c:	f855 5c08 	ldr.w	r5, [r5, #-8]
   86310:	1b64      	subs	r4, r4, r5
   86312:	68e2      	ldr	r2, [r4, #12]
   86314:	68a0      	ldr	r0, [r4, #8]
   86316:	442b      	add	r3, r5
   86318:	60c2      	str	r2, [r0, #12]
   8631a:	6090      	str	r0, [r2, #8]
   8631c:	4a30      	ldr	r2, [pc, #192]	; (863e0 <_free_r+0x1c4>)
   8631e:	f043 0001 	orr.w	r0, r3, #1
   86322:	6812      	ldr	r2, [r2, #0]
   86324:	6060      	str	r0, [r4, #4]
   86326:	4293      	cmp	r3, r2
   86328:	608c      	str	r4, [r1, #8]
   8632a:	d3b9      	bcc.n	862a0 <_free_r+0x84>
   8632c:	4b2d      	ldr	r3, [pc, #180]	; (863e4 <_free_r+0x1c8>)
   8632e:	4640      	mov	r0, r8
   86330:	6819      	ldr	r1, [r3, #0]
   86332:	f7ff ff23 	bl	8617c <_malloc_trim_r>
   86336:	e7b3      	b.n	862a0 <_free_r+0x84>
   86338:	4610      	mov	r0, r2
   8633a:	e7cd      	b.n	862d8 <_free_r+0xbc>
   8633c:	1811      	adds	r1, r2, r0
   8633e:	6849      	ldr	r1, [r1, #4]
   86340:	07c9      	lsls	r1, r1, #31
   86342:	d444      	bmi.n	863ce <_free_r+0x1b2>
   86344:	6891      	ldr	r1, [r2, #8]
   86346:	4403      	add	r3, r0
   86348:	68d2      	ldr	r2, [r2, #12]
   8634a:	f043 0001 	orr.w	r0, r3, #1
   8634e:	60ca      	str	r2, [r1, #12]
   86350:	6091      	str	r1, [r2, #8]
   86352:	6060      	str	r0, [r4, #4]
   86354:	50e3      	str	r3, [r4, r3]
   86356:	e7a3      	b.n	862a0 <_free_r+0x84>
   86358:	2a14      	cmp	r2, #20
   8635a:	d816      	bhi.n	8638a <_free_r+0x16e>
   8635c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   86360:	00ff      	lsls	r7, r7, #3
   86362:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   86366:	e7aa      	b.n	862be <_free_r+0xa2>
   86368:	2301      	movs	r3, #1
   8636a:	10aa      	asrs	r2, r5, #2
   8636c:	684d      	ldr	r5, [r1, #4]
   8636e:	4093      	lsls	r3, r2
   86370:	432b      	orrs	r3, r5
   86372:	604b      	str	r3, [r1, #4]
   86374:	4603      	mov	r3, r0
   86376:	e7b0      	b.n	862da <_free_r+0xbe>
   86378:	f043 0201 	orr.w	r2, r3, #1
   8637c:	614c      	str	r4, [r1, #20]
   8637e:	610c      	str	r4, [r1, #16]
   86380:	60e5      	str	r5, [r4, #12]
   86382:	60a5      	str	r5, [r4, #8]
   86384:	6062      	str	r2, [r4, #4]
   86386:	50e3      	str	r3, [r4, r3]
   86388:	e78a      	b.n	862a0 <_free_r+0x84>
   8638a:	2a54      	cmp	r2, #84	; 0x54
   8638c:	d806      	bhi.n	8639c <_free_r+0x180>
   8638e:	0b1a      	lsrs	r2, r3, #12
   86390:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   86394:	00ff      	lsls	r7, r7, #3
   86396:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   8639a:	e790      	b.n	862be <_free_r+0xa2>
   8639c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   863a0:	d806      	bhi.n	863b0 <_free_r+0x194>
   863a2:	0bda      	lsrs	r2, r3, #15
   863a4:	f102 0778 	add.w	r7, r2, #120	; 0x78
   863a8:	00ff      	lsls	r7, r7, #3
   863aa:	f102 0577 	add.w	r5, r2, #119	; 0x77
   863ae:	e786      	b.n	862be <_free_r+0xa2>
   863b0:	f240 5054 	movw	r0, #1364	; 0x554
   863b4:	4282      	cmp	r2, r0
   863b6:	d806      	bhi.n	863c6 <_free_r+0x1aa>
   863b8:	0c9a      	lsrs	r2, r3, #18
   863ba:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   863be:	00ff      	lsls	r7, r7, #3
   863c0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   863c4:	e77b      	b.n	862be <_free_r+0xa2>
   863c6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   863ca:	257e      	movs	r5, #126	; 0x7e
   863cc:	e777      	b.n	862be <_free_r+0xa2>
   863ce:	f043 0101 	orr.w	r1, r3, #1
   863d2:	6061      	str	r1, [r4, #4]
   863d4:	6013      	str	r3, [r2, #0]
   863d6:	e763      	b.n	862a0 <_free_r+0x84>
   863d8:	200705d4 	.word	0x200705d4
   863dc:	200705dc 	.word	0x200705dc
   863e0:	200709e0 	.word	0x200709e0
   863e4:	20070bcc 	.word	0x20070bcc

000863e8 <__ascii_mbtowc>:
   863e8:	b082      	sub	sp, #8
   863ea:	b149      	cbz	r1, 86400 <__ascii_mbtowc+0x18>
   863ec:	b15a      	cbz	r2, 86406 <__ascii_mbtowc+0x1e>
   863ee:	b16b      	cbz	r3, 8640c <__ascii_mbtowc+0x24>
   863f0:	7813      	ldrb	r3, [r2, #0]
   863f2:	600b      	str	r3, [r1, #0]
   863f4:	7812      	ldrb	r2, [r2, #0]
   863f6:	1c10      	adds	r0, r2, #0
   863f8:	bf18      	it	ne
   863fa:	2001      	movne	r0, #1
   863fc:	b002      	add	sp, #8
   863fe:	4770      	bx	lr
   86400:	a901      	add	r1, sp, #4
   86402:	2a00      	cmp	r2, #0
   86404:	d1f3      	bne.n	863ee <__ascii_mbtowc+0x6>
   86406:	4610      	mov	r0, r2
   86408:	b002      	add	sp, #8
   8640a:	4770      	bx	lr
   8640c:	f06f 0001 	mvn.w	r0, #1
   86410:	e7f4      	b.n	863fc <__ascii_mbtowc+0x14>
   86412:	bf00      	nop

00086414 <memmove>:
   86414:	4288      	cmp	r0, r1
   86416:	b5f0      	push	{r4, r5, r6, r7, lr}
   86418:	d90d      	bls.n	86436 <memmove+0x22>
   8641a:	188b      	adds	r3, r1, r2
   8641c:	4298      	cmp	r0, r3
   8641e:	d20a      	bcs.n	86436 <memmove+0x22>
   86420:	1884      	adds	r4, r0, r2
   86422:	2a00      	cmp	r2, #0
   86424:	d051      	beq.n	864ca <memmove+0xb6>
   86426:	4622      	mov	r2, r4
   86428:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   8642c:	4299      	cmp	r1, r3
   8642e:	f802 4d01 	strb.w	r4, [r2, #-1]!
   86432:	d1f9      	bne.n	86428 <memmove+0x14>
   86434:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86436:	2a0f      	cmp	r2, #15
   86438:	d948      	bls.n	864cc <memmove+0xb8>
   8643a:	ea41 0300 	orr.w	r3, r1, r0
   8643e:	079b      	lsls	r3, r3, #30
   86440:	d146      	bne.n	864d0 <memmove+0xbc>
   86442:	4615      	mov	r5, r2
   86444:	f100 0410 	add.w	r4, r0, #16
   86448:	f101 0310 	add.w	r3, r1, #16
   8644c:	f853 6c10 	ldr.w	r6, [r3, #-16]
   86450:	3d10      	subs	r5, #16
   86452:	f844 6c10 	str.w	r6, [r4, #-16]
   86456:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   8645a:	2d0f      	cmp	r5, #15
   8645c:	f844 6c0c 	str.w	r6, [r4, #-12]
   86460:	f853 6c08 	ldr.w	r6, [r3, #-8]
   86464:	f104 0410 	add.w	r4, r4, #16
   86468:	f844 6c18 	str.w	r6, [r4, #-24]
   8646c:	f853 6c04 	ldr.w	r6, [r3, #-4]
   86470:	f103 0310 	add.w	r3, r3, #16
   86474:	f844 6c14 	str.w	r6, [r4, #-20]
   86478:	d8e8      	bhi.n	8644c <memmove+0x38>
   8647a:	f1a2 0310 	sub.w	r3, r2, #16
   8647e:	f023 030f 	bic.w	r3, r3, #15
   86482:	f002 0e0f 	and.w	lr, r2, #15
   86486:	3310      	adds	r3, #16
   86488:	f1be 0f03 	cmp.w	lr, #3
   8648c:	4419      	add	r1, r3
   8648e:	4403      	add	r3, r0
   86490:	d921      	bls.n	864d6 <memmove+0xc2>
   86492:	460e      	mov	r6, r1
   86494:	4674      	mov	r4, lr
   86496:	1f1d      	subs	r5, r3, #4
   86498:	f856 7b04 	ldr.w	r7, [r6], #4
   8649c:	3c04      	subs	r4, #4
   8649e:	2c03      	cmp	r4, #3
   864a0:	f845 7f04 	str.w	r7, [r5, #4]!
   864a4:	d8f8      	bhi.n	86498 <memmove+0x84>
   864a6:	f1ae 0404 	sub.w	r4, lr, #4
   864aa:	f024 0403 	bic.w	r4, r4, #3
   864ae:	3404      	adds	r4, #4
   864b0:	4421      	add	r1, r4
   864b2:	4423      	add	r3, r4
   864b4:	f002 0203 	and.w	r2, r2, #3
   864b8:	b162      	cbz	r2, 864d4 <memmove+0xc0>
   864ba:	3b01      	subs	r3, #1
   864bc:	440a      	add	r2, r1
   864be:	f811 4b01 	ldrb.w	r4, [r1], #1
   864c2:	428a      	cmp	r2, r1
   864c4:	f803 4f01 	strb.w	r4, [r3, #1]!
   864c8:	d1f9      	bne.n	864be <memmove+0xaa>
   864ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
   864cc:	4603      	mov	r3, r0
   864ce:	e7f3      	b.n	864b8 <memmove+0xa4>
   864d0:	4603      	mov	r3, r0
   864d2:	e7f2      	b.n	864ba <memmove+0xa6>
   864d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   864d6:	4672      	mov	r2, lr
   864d8:	e7ee      	b.n	864b8 <memmove+0xa4>
   864da:	bf00      	nop

000864dc <_realloc_r>:
   864dc:	2900      	cmp	r1, #0
   864de:	f000 8094 	beq.w	8660a <_realloc_r+0x12e>
   864e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   864e6:	460c      	mov	r4, r1
   864e8:	4615      	mov	r5, r2
   864ea:	b083      	sub	sp, #12
   864ec:	4680      	mov	r8, r0
   864ee:	f105 060b 	add.w	r6, r5, #11
   864f2:	f7ff fa19 	bl	85928 <__malloc_lock>
   864f6:	f854 ec04 	ldr.w	lr, [r4, #-4]
   864fa:	2e16      	cmp	r6, #22
   864fc:	f02e 0703 	bic.w	r7, lr, #3
   86500:	f1a4 0908 	sub.w	r9, r4, #8
   86504:	d83c      	bhi.n	86580 <_realloc_r+0xa4>
   86506:	2210      	movs	r2, #16
   86508:	4616      	mov	r6, r2
   8650a:	42b5      	cmp	r5, r6
   8650c:	d83d      	bhi.n	8658a <_realloc_r+0xae>
   8650e:	4297      	cmp	r7, r2
   86510:	da43      	bge.n	8659a <_realloc_r+0xbe>
   86512:	4bc6      	ldr	r3, [pc, #792]	; (8682c <_realloc_r+0x350>)
   86514:	eb09 0007 	add.w	r0, r9, r7
   86518:	6899      	ldr	r1, [r3, #8]
   8651a:	4288      	cmp	r0, r1
   8651c:	f000 80c3 	beq.w	866a6 <_realloc_r+0x1ca>
   86520:	6843      	ldr	r3, [r0, #4]
   86522:	f023 0101 	bic.w	r1, r3, #1
   86526:	4401      	add	r1, r0
   86528:	6849      	ldr	r1, [r1, #4]
   8652a:	07c9      	lsls	r1, r1, #31
   8652c:	d54d      	bpl.n	865ca <_realloc_r+0xee>
   8652e:	f01e 0f01 	tst.w	lr, #1
   86532:	f000 809b 	beq.w	8666c <_realloc_r+0x190>
   86536:	4629      	mov	r1, r5
   86538:	4640      	mov	r0, r8
   8653a:	f7fe fe97 	bl	8526c <_malloc_r>
   8653e:	4605      	mov	r5, r0
   86540:	2800      	cmp	r0, #0
   86542:	d03b      	beq.n	865bc <_realloc_r+0xe0>
   86544:	f854 3c04 	ldr.w	r3, [r4, #-4]
   86548:	f1a0 0208 	sub.w	r2, r0, #8
   8654c:	f023 0301 	bic.w	r3, r3, #1
   86550:	444b      	add	r3, r9
   86552:	429a      	cmp	r2, r3
   86554:	f000 812b 	beq.w	867ae <_realloc_r+0x2d2>
   86558:	1f3a      	subs	r2, r7, #4
   8655a:	2a24      	cmp	r2, #36	; 0x24
   8655c:	f200 8118 	bhi.w	86790 <_realloc_r+0x2b4>
   86560:	2a13      	cmp	r2, #19
   86562:	f200 80eb 	bhi.w	8673c <_realloc_r+0x260>
   86566:	4603      	mov	r3, r0
   86568:	4622      	mov	r2, r4
   8656a:	6811      	ldr	r1, [r2, #0]
   8656c:	6019      	str	r1, [r3, #0]
   8656e:	6851      	ldr	r1, [r2, #4]
   86570:	6059      	str	r1, [r3, #4]
   86572:	6892      	ldr	r2, [r2, #8]
   86574:	609a      	str	r2, [r3, #8]
   86576:	4621      	mov	r1, r4
   86578:	4640      	mov	r0, r8
   8657a:	f7ff fe4f 	bl	8621c <_free_r>
   8657e:	e01d      	b.n	865bc <_realloc_r+0xe0>
   86580:	f026 0607 	bic.w	r6, r6, #7
   86584:	2e00      	cmp	r6, #0
   86586:	4632      	mov	r2, r6
   86588:	dabf      	bge.n	8650a <_realloc_r+0x2e>
   8658a:	2500      	movs	r5, #0
   8658c:	230c      	movs	r3, #12
   8658e:	4628      	mov	r0, r5
   86590:	f8c8 3000 	str.w	r3, [r8]
   86594:	b003      	add	sp, #12
   86596:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8659a:	4625      	mov	r5, r4
   8659c:	1bbb      	subs	r3, r7, r6
   8659e:	2b0f      	cmp	r3, #15
   865a0:	f8d9 2004 	ldr.w	r2, [r9, #4]
   865a4:	d81d      	bhi.n	865e2 <_realloc_r+0x106>
   865a6:	f002 0201 	and.w	r2, r2, #1
   865aa:	433a      	orrs	r2, r7
   865ac:	eb09 0107 	add.w	r1, r9, r7
   865b0:	f8c9 2004 	str.w	r2, [r9, #4]
   865b4:	684b      	ldr	r3, [r1, #4]
   865b6:	f043 0301 	orr.w	r3, r3, #1
   865ba:	604b      	str	r3, [r1, #4]
   865bc:	4640      	mov	r0, r8
   865be:	f7ff f9b9 	bl	85934 <__malloc_unlock>
   865c2:	4628      	mov	r0, r5
   865c4:	b003      	add	sp, #12
   865c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   865ca:	f023 0303 	bic.w	r3, r3, #3
   865ce:	18f9      	adds	r1, r7, r3
   865d0:	4291      	cmp	r1, r2
   865d2:	db1d      	blt.n	86610 <_realloc_r+0x134>
   865d4:	68c3      	ldr	r3, [r0, #12]
   865d6:	6882      	ldr	r2, [r0, #8]
   865d8:	4625      	mov	r5, r4
   865da:	60d3      	str	r3, [r2, #12]
   865dc:	460f      	mov	r7, r1
   865de:	609a      	str	r2, [r3, #8]
   865e0:	e7dc      	b.n	8659c <_realloc_r+0xc0>
   865e2:	f002 0201 	and.w	r2, r2, #1
   865e6:	eb09 0106 	add.w	r1, r9, r6
   865ea:	f043 0301 	orr.w	r3, r3, #1
   865ee:	4332      	orrs	r2, r6
   865f0:	f8c9 2004 	str.w	r2, [r9, #4]
   865f4:	444f      	add	r7, r9
   865f6:	604b      	str	r3, [r1, #4]
   865f8:	687b      	ldr	r3, [r7, #4]
   865fa:	3108      	adds	r1, #8
   865fc:	f043 0301 	orr.w	r3, r3, #1
   86600:	607b      	str	r3, [r7, #4]
   86602:	4640      	mov	r0, r8
   86604:	f7ff fe0a 	bl	8621c <_free_r>
   86608:	e7d8      	b.n	865bc <_realloc_r+0xe0>
   8660a:	4611      	mov	r1, r2
   8660c:	f7fe be2e 	b.w	8526c <_malloc_r>
   86610:	f01e 0f01 	tst.w	lr, #1
   86614:	d18f      	bne.n	86536 <_realloc_r+0x5a>
   86616:	f854 1c08 	ldr.w	r1, [r4, #-8]
   8661a:	eba9 0a01 	sub.w	sl, r9, r1
   8661e:	f8da 1004 	ldr.w	r1, [sl, #4]
   86622:	f021 0103 	bic.w	r1, r1, #3
   86626:	440b      	add	r3, r1
   86628:	443b      	add	r3, r7
   8662a:	4293      	cmp	r3, r2
   8662c:	db26      	blt.n	8667c <_realloc_r+0x1a0>
   8662e:	4655      	mov	r5, sl
   86630:	68c1      	ldr	r1, [r0, #12]
   86632:	6880      	ldr	r0, [r0, #8]
   86634:	1f3a      	subs	r2, r7, #4
   86636:	60c1      	str	r1, [r0, #12]
   86638:	6088      	str	r0, [r1, #8]
   8663a:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8663e:	f8da 100c 	ldr.w	r1, [sl, #12]
   86642:	2a24      	cmp	r2, #36	; 0x24
   86644:	60c1      	str	r1, [r0, #12]
   86646:	6088      	str	r0, [r1, #8]
   86648:	d826      	bhi.n	86698 <_realloc_r+0x1bc>
   8664a:	2a13      	cmp	r2, #19
   8664c:	f240 8081 	bls.w	86752 <_realloc_r+0x276>
   86650:	6821      	ldr	r1, [r4, #0]
   86652:	2a1b      	cmp	r2, #27
   86654:	f8ca 1008 	str.w	r1, [sl, #8]
   86658:	6861      	ldr	r1, [r4, #4]
   8665a:	f8ca 100c 	str.w	r1, [sl, #12]
   8665e:	f200 80ad 	bhi.w	867bc <_realloc_r+0x2e0>
   86662:	f104 0008 	add.w	r0, r4, #8
   86666:	f10a 0210 	add.w	r2, sl, #16
   8666a:	e074      	b.n	86756 <_realloc_r+0x27a>
   8666c:	f854 3c08 	ldr.w	r3, [r4, #-8]
   86670:	eba9 0a03 	sub.w	sl, r9, r3
   86674:	f8da 1004 	ldr.w	r1, [sl, #4]
   86678:	f021 0103 	bic.w	r1, r1, #3
   8667c:	187b      	adds	r3, r7, r1
   8667e:	4293      	cmp	r3, r2
   86680:	f6ff af59 	blt.w	86536 <_realloc_r+0x5a>
   86684:	4655      	mov	r5, sl
   86686:	f8da 100c 	ldr.w	r1, [sl, #12]
   8668a:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8668e:	1f3a      	subs	r2, r7, #4
   86690:	2a24      	cmp	r2, #36	; 0x24
   86692:	60c1      	str	r1, [r0, #12]
   86694:	6088      	str	r0, [r1, #8]
   86696:	d9d8      	bls.n	8664a <_realloc_r+0x16e>
   86698:	4621      	mov	r1, r4
   8669a:	4628      	mov	r0, r5
   8669c:	461f      	mov	r7, r3
   8669e:	46d1      	mov	r9, sl
   866a0:	f7ff feb8 	bl	86414 <memmove>
   866a4:	e77a      	b.n	8659c <_realloc_r+0xc0>
   866a6:	6841      	ldr	r1, [r0, #4]
   866a8:	f106 0010 	add.w	r0, r6, #16
   866ac:	f021 0b03 	bic.w	fp, r1, #3
   866b0:	44bb      	add	fp, r7
   866b2:	4583      	cmp	fp, r0
   866b4:	da58      	bge.n	86768 <_realloc_r+0x28c>
   866b6:	f01e 0f01 	tst.w	lr, #1
   866ba:	f47f af3c 	bne.w	86536 <_realloc_r+0x5a>
   866be:	f854 1c08 	ldr.w	r1, [r4, #-8]
   866c2:	eba9 0a01 	sub.w	sl, r9, r1
   866c6:	f8da 1004 	ldr.w	r1, [sl, #4]
   866ca:	f021 0103 	bic.w	r1, r1, #3
   866ce:	448b      	add	fp, r1
   866d0:	4558      	cmp	r0, fp
   866d2:	dcd3      	bgt.n	8667c <_realloc_r+0x1a0>
   866d4:	4655      	mov	r5, sl
   866d6:	f8da 100c 	ldr.w	r1, [sl, #12]
   866da:	f855 0f08 	ldr.w	r0, [r5, #8]!
   866de:	1f3a      	subs	r2, r7, #4
   866e0:	2a24      	cmp	r2, #36	; 0x24
   866e2:	60c1      	str	r1, [r0, #12]
   866e4:	6088      	str	r0, [r1, #8]
   866e6:	f200 808d 	bhi.w	86804 <_realloc_r+0x328>
   866ea:	2a13      	cmp	r2, #19
   866ec:	f240 8087 	bls.w	867fe <_realloc_r+0x322>
   866f0:	6821      	ldr	r1, [r4, #0]
   866f2:	2a1b      	cmp	r2, #27
   866f4:	f8ca 1008 	str.w	r1, [sl, #8]
   866f8:	6861      	ldr	r1, [r4, #4]
   866fa:	f8ca 100c 	str.w	r1, [sl, #12]
   866fe:	f200 8088 	bhi.w	86812 <_realloc_r+0x336>
   86702:	f104 0108 	add.w	r1, r4, #8
   86706:	f10a 0210 	add.w	r2, sl, #16
   8670a:	6808      	ldr	r0, [r1, #0]
   8670c:	6010      	str	r0, [r2, #0]
   8670e:	6848      	ldr	r0, [r1, #4]
   86710:	6050      	str	r0, [r2, #4]
   86712:	6889      	ldr	r1, [r1, #8]
   86714:	6091      	str	r1, [r2, #8]
   86716:	ebab 0206 	sub.w	r2, fp, r6
   8671a:	eb0a 0106 	add.w	r1, sl, r6
   8671e:	f042 0201 	orr.w	r2, r2, #1
   86722:	6099      	str	r1, [r3, #8]
   86724:	604a      	str	r2, [r1, #4]
   86726:	f8da 3004 	ldr.w	r3, [sl, #4]
   8672a:	4640      	mov	r0, r8
   8672c:	f003 0301 	and.w	r3, r3, #1
   86730:	431e      	orrs	r6, r3
   86732:	f8ca 6004 	str.w	r6, [sl, #4]
   86736:	f7ff f8fd 	bl	85934 <__malloc_unlock>
   8673a:	e742      	b.n	865c2 <_realloc_r+0xe6>
   8673c:	6823      	ldr	r3, [r4, #0]
   8673e:	2a1b      	cmp	r2, #27
   86740:	6003      	str	r3, [r0, #0]
   86742:	6863      	ldr	r3, [r4, #4]
   86744:	6043      	str	r3, [r0, #4]
   86746:	d827      	bhi.n	86798 <_realloc_r+0x2bc>
   86748:	f100 0308 	add.w	r3, r0, #8
   8674c:	f104 0208 	add.w	r2, r4, #8
   86750:	e70b      	b.n	8656a <_realloc_r+0x8e>
   86752:	4620      	mov	r0, r4
   86754:	462a      	mov	r2, r5
   86756:	6801      	ldr	r1, [r0, #0]
   86758:	461f      	mov	r7, r3
   8675a:	6011      	str	r1, [r2, #0]
   8675c:	6841      	ldr	r1, [r0, #4]
   8675e:	46d1      	mov	r9, sl
   86760:	6051      	str	r1, [r2, #4]
   86762:	6883      	ldr	r3, [r0, #8]
   86764:	6093      	str	r3, [r2, #8]
   86766:	e719      	b.n	8659c <_realloc_r+0xc0>
   86768:	ebab 0b06 	sub.w	fp, fp, r6
   8676c:	eb09 0106 	add.w	r1, r9, r6
   86770:	f04b 0201 	orr.w	r2, fp, #1
   86774:	6099      	str	r1, [r3, #8]
   86776:	604a      	str	r2, [r1, #4]
   86778:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8677c:	4640      	mov	r0, r8
   8677e:	f003 0301 	and.w	r3, r3, #1
   86782:	431e      	orrs	r6, r3
   86784:	f844 6c04 	str.w	r6, [r4, #-4]
   86788:	f7ff f8d4 	bl	85934 <__malloc_unlock>
   8678c:	4625      	mov	r5, r4
   8678e:	e718      	b.n	865c2 <_realloc_r+0xe6>
   86790:	4621      	mov	r1, r4
   86792:	f7ff fe3f 	bl	86414 <memmove>
   86796:	e6ee      	b.n	86576 <_realloc_r+0x9a>
   86798:	68a3      	ldr	r3, [r4, #8]
   8679a:	2a24      	cmp	r2, #36	; 0x24
   8679c:	6083      	str	r3, [r0, #8]
   8679e:	68e3      	ldr	r3, [r4, #12]
   867a0:	60c3      	str	r3, [r0, #12]
   867a2:	d018      	beq.n	867d6 <_realloc_r+0x2fa>
   867a4:	f100 0310 	add.w	r3, r0, #16
   867a8:	f104 0210 	add.w	r2, r4, #16
   867ac:	e6dd      	b.n	8656a <_realloc_r+0x8e>
   867ae:	f850 3c04 	ldr.w	r3, [r0, #-4]
   867b2:	4625      	mov	r5, r4
   867b4:	f023 0303 	bic.w	r3, r3, #3
   867b8:	441f      	add	r7, r3
   867ba:	e6ef      	b.n	8659c <_realloc_r+0xc0>
   867bc:	68a1      	ldr	r1, [r4, #8]
   867be:	2a24      	cmp	r2, #36	; 0x24
   867c0:	f8ca 1010 	str.w	r1, [sl, #16]
   867c4:	68e1      	ldr	r1, [r4, #12]
   867c6:	f8ca 1014 	str.w	r1, [sl, #20]
   867ca:	d00d      	beq.n	867e8 <_realloc_r+0x30c>
   867cc:	f104 0010 	add.w	r0, r4, #16
   867d0:	f10a 0218 	add.w	r2, sl, #24
   867d4:	e7bf      	b.n	86756 <_realloc_r+0x27a>
   867d6:	6922      	ldr	r2, [r4, #16]
   867d8:	f100 0318 	add.w	r3, r0, #24
   867dc:	6102      	str	r2, [r0, #16]
   867de:	6961      	ldr	r1, [r4, #20]
   867e0:	f104 0218 	add.w	r2, r4, #24
   867e4:	6141      	str	r1, [r0, #20]
   867e6:	e6c0      	b.n	8656a <_realloc_r+0x8e>
   867e8:	6922      	ldr	r2, [r4, #16]
   867ea:	f104 0018 	add.w	r0, r4, #24
   867ee:	f8ca 2018 	str.w	r2, [sl, #24]
   867f2:	6961      	ldr	r1, [r4, #20]
   867f4:	f10a 0220 	add.w	r2, sl, #32
   867f8:	f8ca 101c 	str.w	r1, [sl, #28]
   867fc:	e7ab      	b.n	86756 <_realloc_r+0x27a>
   867fe:	4621      	mov	r1, r4
   86800:	462a      	mov	r2, r5
   86802:	e782      	b.n	8670a <_realloc_r+0x22e>
   86804:	4621      	mov	r1, r4
   86806:	4628      	mov	r0, r5
   86808:	9301      	str	r3, [sp, #4]
   8680a:	f7ff fe03 	bl	86414 <memmove>
   8680e:	9b01      	ldr	r3, [sp, #4]
   86810:	e781      	b.n	86716 <_realloc_r+0x23a>
   86812:	68a1      	ldr	r1, [r4, #8]
   86814:	2a24      	cmp	r2, #36	; 0x24
   86816:	f8ca 1010 	str.w	r1, [sl, #16]
   8681a:	68e1      	ldr	r1, [r4, #12]
   8681c:	f8ca 1014 	str.w	r1, [sl, #20]
   86820:	d006      	beq.n	86830 <_realloc_r+0x354>
   86822:	f104 0110 	add.w	r1, r4, #16
   86826:	f10a 0218 	add.w	r2, sl, #24
   8682a:	e76e      	b.n	8670a <_realloc_r+0x22e>
   8682c:	200705d4 	.word	0x200705d4
   86830:	6922      	ldr	r2, [r4, #16]
   86832:	f104 0118 	add.w	r1, r4, #24
   86836:	f8ca 2018 	str.w	r2, [sl, #24]
   8683a:	6960      	ldr	r0, [r4, #20]
   8683c:	f10a 0220 	add.w	r2, sl, #32
   86840:	f8ca 001c 	str.w	r0, [sl, #28]
   86844:	e761      	b.n	8670a <_realloc_r+0x22e>
   86846:	bf00      	nop

00086848 <__ascii_wctomb>:
   86848:	b119      	cbz	r1, 86852 <__ascii_wctomb+0xa>
   8684a:	2aff      	cmp	r2, #255	; 0xff
   8684c:	d803      	bhi.n	86856 <__ascii_wctomb+0xe>
   8684e:	700a      	strb	r2, [r1, #0]
   86850:	2101      	movs	r1, #1
   86852:	4608      	mov	r0, r1
   86854:	4770      	bx	lr
   86856:	238a      	movs	r3, #138	; 0x8a
   86858:	f04f 31ff 	mov.w	r1, #4294967295
   8685c:	6003      	str	r3, [r0, #0]
   8685e:	e7f8      	b.n	86852 <__ascii_wctomb+0xa>

00086860 <__aeabi_drsub>:
   86860:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   86864:	e002      	b.n	8686c <__adddf3>
   86866:	bf00      	nop

00086868 <__aeabi_dsub>:
   86868:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0008686c <__adddf3>:
   8686c:	b530      	push	{r4, r5, lr}
   8686e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   86872:	ea4f 0543 	mov.w	r5, r3, lsl #1
   86876:	ea94 0f05 	teq	r4, r5
   8687a:	bf08      	it	eq
   8687c:	ea90 0f02 	teqeq	r0, r2
   86880:	bf1f      	itttt	ne
   86882:	ea54 0c00 	orrsne.w	ip, r4, r0
   86886:	ea55 0c02 	orrsne.w	ip, r5, r2
   8688a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   8688e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   86892:	f000 80e2 	beq.w	86a5a <__adddf3+0x1ee>
   86896:	ea4f 5454 	mov.w	r4, r4, lsr #21
   8689a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   8689e:	bfb8      	it	lt
   868a0:	426d      	neglt	r5, r5
   868a2:	dd0c      	ble.n	868be <__adddf3+0x52>
   868a4:	442c      	add	r4, r5
   868a6:	ea80 0202 	eor.w	r2, r0, r2
   868aa:	ea81 0303 	eor.w	r3, r1, r3
   868ae:	ea82 0000 	eor.w	r0, r2, r0
   868b2:	ea83 0101 	eor.w	r1, r3, r1
   868b6:	ea80 0202 	eor.w	r2, r0, r2
   868ba:	ea81 0303 	eor.w	r3, r1, r3
   868be:	2d36      	cmp	r5, #54	; 0x36
   868c0:	bf88      	it	hi
   868c2:	bd30      	pophi	{r4, r5, pc}
   868c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   868c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
   868cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   868d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   868d4:	d002      	beq.n	868dc <__adddf3+0x70>
   868d6:	4240      	negs	r0, r0
   868d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   868dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   868e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   868e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   868e8:	d002      	beq.n	868f0 <__adddf3+0x84>
   868ea:	4252      	negs	r2, r2
   868ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   868f0:	ea94 0f05 	teq	r4, r5
   868f4:	f000 80a7 	beq.w	86a46 <__adddf3+0x1da>
   868f8:	f1a4 0401 	sub.w	r4, r4, #1
   868fc:	f1d5 0e20 	rsbs	lr, r5, #32
   86900:	db0d      	blt.n	8691e <__adddf3+0xb2>
   86902:	fa02 fc0e 	lsl.w	ip, r2, lr
   86906:	fa22 f205 	lsr.w	r2, r2, r5
   8690a:	1880      	adds	r0, r0, r2
   8690c:	f141 0100 	adc.w	r1, r1, #0
   86910:	fa03 f20e 	lsl.w	r2, r3, lr
   86914:	1880      	adds	r0, r0, r2
   86916:	fa43 f305 	asr.w	r3, r3, r5
   8691a:	4159      	adcs	r1, r3
   8691c:	e00e      	b.n	8693c <__adddf3+0xd0>
   8691e:	f1a5 0520 	sub.w	r5, r5, #32
   86922:	f10e 0e20 	add.w	lr, lr, #32
   86926:	2a01      	cmp	r2, #1
   86928:	fa03 fc0e 	lsl.w	ip, r3, lr
   8692c:	bf28      	it	cs
   8692e:	f04c 0c02 	orrcs.w	ip, ip, #2
   86932:	fa43 f305 	asr.w	r3, r3, r5
   86936:	18c0      	adds	r0, r0, r3
   86938:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   8693c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   86940:	d507      	bpl.n	86952 <__adddf3+0xe6>
   86942:	f04f 0e00 	mov.w	lr, #0
   86946:	f1dc 0c00 	rsbs	ip, ip, #0
   8694a:	eb7e 0000 	sbcs.w	r0, lr, r0
   8694e:	eb6e 0101 	sbc.w	r1, lr, r1
   86952:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   86956:	d31b      	bcc.n	86990 <__adddf3+0x124>
   86958:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   8695c:	d30c      	bcc.n	86978 <__adddf3+0x10c>
   8695e:	0849      	lsrs	r1, r1, #1
   86960:	ea5f 0030 	movs.w	r0, r0, rrx
   86964:	ea4f 0c3c 	mov.w	ip, ip, rrx
   86968:	f104 0401 	add.w	r4, r4, #1
   8696c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   86970:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   86974:	f080 809a 	bcs.w	86aac <__adddf3+0x240>
   86978:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   8697c:	bf08      	it	eq
   8697e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   86982:	f150 0000 	adcs.w	r0, r0, #0
   86986:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8698a:	ea41 0105 	orr.w	r1, r1, r5
   8698e:	bd30      	pop	{r4, r5, pc}
   86990:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   86994:	4140      	adcs	r0, r0
   86996:	eb41 0101 	adc.w	r1, r1, r1
   8699a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8699e:	f1a4 0401 	sub.w	r4, r4, #1
   869a2:	d1e9      	bne.n	86978 <__adddf3+0x10c>
   869a4:	f091 0f00 	teq	r1, #0
   869a8:	bf04      	itt	eq
   869aa:	4601      	moveq	r1, r0
   869ac:	2000      	moveq	r0, #0
   869ae:	fab1 f381 	clz	r3, r1
   869b2:	bf08      	it	eq
   869b4:	3320      	addeq	r3, #32
   869b6:	f1a3 030b 	sub.w	r3, r3, #11
   869ba:	f1b3 0220 	subs.w	r2, r3, #32
   869be:	da0c      	bge.n	869da <__adddf3+0x16e>
   869c0:	320c      	adds	r2, #12
   869c2:	dd08      	ble.n	869d6 <__adddf3+0x16a>
   869c4:	f102 0c14 	add.w	ip, r2, #20
   869c8:	f1c2 020c 	rsb	r2, r2, #12
   869cc:	fa01 f00c 	lsl.w	r0, r1, ip
   869d0:	fa21 f102 	lsr.w	r1, r1, r2
   869d4:	e00c      	b.n	869f0 <__adddf3+0x184>
   869d6:	f102 0214 	add.w	r2, r2, #20
   869da:	bfd8      	it	le
   869dc:	f1c2 0c20 	rsble	ip, r2, #32
   869e0:	fa01 f102 	lsl.w	r1, r1, r2
   869e4:	fa20 fc0c 	lsr.w	ip, r0, ip
   869e8:	bfdc      	itt	le
   869ea:	ea41 010c 	orrle.w	r1, r1, ip
   869ee:	4090      	lslle	r0, r2
   869f0:	1ae4      	subs	r4, r4, r3
   869f2:	bfa2      	ittt	ge
   869f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   869f8:	4329      	orrge	r1, r5
   869fa:	bd30      	popge	{r4, r5, pc}
   869fc:	ea6f 0404 	mvn.w	r4, r4
   86a00:	3c1f      	subs	r4, #31
   86a02:	da1c      	bge.n	86a3e <__adddf3+0x1d2>
   86a04:	340c      	adds	r4, #12
   86a06:	dc0e      	bgt.n	86a26 <__adddf3+0x1ba>
   86a08:	f104 0414 	add.w	r4, r4, #20
   86a0c:	f1c4 0220 	rsb	r2, r4, #32
   86a10:	fa20 f004 	lsr.w	r0, r0, r4
   86a14:	fa01 f302 	lsl.w	r3, r1, r2
   86a18:	ea40 0003 	orr.w	r0, r0, r3
   86a1c:	fa21 f304 	lsr.w	r3, r1, r4
   86a20:	ea45 0103 	orr.w	r1, r5, r3
   86a24:	bd30      	pop	{r4, r5, pc}
   86a26:	f1c4 040c 	rsb	r4, r4, #12
   86a2a:	f1c4 0220 	rsb	r2, r4, #32
   86a2e:	fa20 f002 	lsr.w	r0, r0, r2
   86a32:	fa01 f304 	lsl.w	r3, r1, r4
   86a36:	ea40 0003 	orr.w	r0, r0, r3
   86a3a:	4629      	mov	r1, r5
   86a3c:	bd30      	pop	{r4, r5, pc}
   86a3e:	fa21 f004 	lsr.w	r0, r1, r4
   86a42:	4629      	mov	r1, r5
   86a44:	bd30      	pop	{r4, r5, pc}
   86a46:	f094 0f00 	teq	r4, #0
   86a4a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   86a4e:	bf06      	itte	eq
   86a50:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   86a54:	3401      	addeq	r4, #1
   86a56:	3d01      	subne	r5, #1
   86a58:	e74e      	b.n	868f8 <__adddf3+0x8c>
   86a5a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   86a5e:	bf18      	it	ne
   86a60:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   86a64:	d029      	beq.n	86aba <__adddf3+0x24e>
   86a66:	ea94 0f05 	teq	r4, r5
   86a6a:	bf08      	it	eq
   86a6c:	ea90 0f02 	teqeq	r0, r2
   86a70:	d005      	beq.n	86a7e <__adddf3+0x212>
   86a72:	ea54 0c00 	orrs.w	ip, r4, r0
   86a76:	bf04      	itt	eq
   86a78:	4619      	moveq	r1, r3
   86a7a:	4610      	moveq	r0, r2
   86a7c:	bd30      	pop	{r4, r5, pc}
   86a7e:	ea91 0f03 	teq	r1, r3
   86a82:	bf1e      	ittt	ne
   86a84:	2100      	movne	r1, #0
   86a86:	2000      	movne	r0, #0
   86a88:	bd30      	popne	{r4, r5, pc}
   86a8a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   86a8e:	d105      	bne.n	86a9c <__adddf3+0x230>
   86a90:	0040      	lsls	r0, r0, #1
   86a92:	4149      	adcs	r1, r1
   86a94:	bf28      	it	cs
   86a96:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   86a9a:	bd30      	pop	{r4, r5, pc}
   86a9c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   86aa0:	bf3c      	itt	cc
   86aa2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   86aa6:	bd30      	popcc	{r4, r5, pc}
   86aa8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   86aac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   86ab0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   86ab4:	f04f 0000 	mov.w	r0, #0
   86ab8:	bd30      	pop	{r4, r5, pc}
   86aba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   86abe:	bf1a      	itte	ne
   86ac0:	4619      	movne	r1, r3
   86ac2:	4610      	movne	r0, r2
   86ac4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   86ac8:	bf1c      	itt	ne
   86aca:	460b      	movne	r3, r1
   86acc:	4602      	movne	r2, r0
   86ace:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   86ad2:	bf06      	itte	eq
   86ad4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   86ad8:	ea91 0f03 	teqeq	r1, r3
   86adc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   86ae0:	bd30      	pop	{r4, r5, pc}
   86ae2:	bf00      	nop

00086ae4 <__aeabi_ui2d>:
   86ae4:	f090 0f00 	teq	r0, #0
   86ae8:	bf04      	itt	eq
   86aea:	2100      	moveq	r1, #0
   86aec:	4770      	bxeq	lr
   86aee:	b530      	push	{r4, r5, lr}
   86af0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   86af4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   86af8:	f04f 0500 	mov.w	r5, #0
   86afc:	f04f 0100 	mov.w	r1, #0
   86b00:	e750      	b.n	869a4 <__adddf3+0x138>
   86b02:	bf00      	nop

00086b04 <__aeabi_i2d>:
   86b04:	f090 0f00 	teq	r0, #0
   86b08:	bf04      	itt	eq
   86b0a:	2100      	moveq	r1, #0
   86b0c:	4770      	bxeq	lr
   86b0e:	b530      	push	{r4, r5, lr}
   86b10:	f44f 6480 	mov.w	r4, #1024	; 0x400
   86b14:	f104 0432 	add.w	r4, r4, #50	; 0x32
   86b18:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   86b1c:	bf48      	it	mi
   86b1e:	4240      	negmi	r0, r0
   86b20:	f04f 0100 	mov.w	r1, #0
   86b24:	e73e      	b.n	869a4 <__adddf3+0x138>
   86b26:	bf00      	nop

00086b28 <__aeabi_f2d>:
   86b28:	0042      	lsls	r2, r0, #1
   86b2a:	ea4f 01e2 	mov.w	r1, r2, asr #3
   86b2e:	ea4f 0131 	mov.w	r1, r1, rrx
   86b32:	ea4f 7002 	mov.w	r0, r2, lsl #28
   86b36:	bf1f      	itttt	ne
   86b38:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   86b3c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   86b40:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   86b44:	4770      	bxne	lr
   86b46:	f092 0f00 	teq	r2, #0
   86b4a:	bf14      	ite	ne
   86b4c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   86b50:	4770      	bxeq	lr
   86b52:	b530      	push	{r4, r5, lr}
   86b54:	f44f 7460 	mov.w	r4, #896	; 0x380
   86b58:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   86b5c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   86b60:	e720      	b.n	869a4 <__adddf3+0x138>
   86b62:	bf00      	nop

00086b64 <__aeabi_ul2d>:
   86b64:	ea50 0201 	orrs.w	r2, r0, r1
   86b68:	bf08      	it	eq
   86b6a:	4770      	bxeq	lr
   86b6c:	b530      	push	{r4, r5, lr}
   86b6e:	f04f 0500 	mov.w	r5, #0
   86b72:	e00a      	b.n	86b8a <__aeabi_l2d+0x16>

00086b74 <__aeabi_l2d>:
   86b74:	ea50 0201 	orrs.w	r2, r0, r1
   86b78:	bf08      	it	eq
   86b7a:	4770      	bxeq	lr
   86b7c:	b530      	push	{r4, r5, lr}
   86b7e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   86b82:	d502      	bpl.n	86b8a <__aeabi_l2d+0x16>
   86b84:	4240      	negs	r0, r0
   86b86:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   86b8a:	f44f 6480 	mov.w	r4, #1024	; 0x400
   86b8e:	f104 0432 	add.w	r4, r4, #50	; 0x32
   86b92:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   86b96:	f43f aedc 	beq.w	86952 <__adddf3+0xe6>
   86b9a:	f04f 0203 	mov.w	r2, #3
   86b9e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   86ba2:	bf18      	it	ne
   86ba4:	3203      	addne	r2, #3
   86ba6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   86baa:	bf18      	it	ne
   86bac:	3203      	addne	r2, #3
   86bae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   86bb2:	f1c2 0320 	rsb	r3, r2, #32
   86bb6:	fa00 fc03 	lsl.w	ip, r0, r3
   86bba:	fa20 f002 	lsr.w	r0, r0, r2
   86bbe:	fa01 fe03 	lsl.w	lr, r1, r3
   86bc2:	ea40 000e 	orr.w	r0, r0, lr
   86bc6:	fa21 f102 	lsr.w	r1, r1, r2
   86bca:	4414      	add	r4, r2
   86bcc:	e6c1      	b.n	86952 <__adddf3+0xe6>
   86bce:	bf00      	nop

00086bd0 <__aeabi_dmul>:
   86bd0:	b570      	push	{r4, r5, r6, lr}
   86bd2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   86bd6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   86bda:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   86bde:	bf1d      	ittte	ne
   86be0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   86be4:	ea94 0f0c 	teqne	r4, ip
   86be8:	ea95 0f0c 	teqne	r5, ip
   86bec:	f000 f8de 	bleq	86dac <__aeabi_dmul+0x1dc>
   86bf0:	442c      	add	r4, r5
   86bf2:	ea81 0603 	eor.w	r6, r1, r3
   86bf6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   86bfa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   86bfe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   86c02:	bf18      	it	ne
   86c04:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   86c08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   86c0c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   86c10:	d038      	beq.n	86c84 <__aeabi_dmul+0xb4>
   86c12:	fba0 ce02 	umull	ip, lr, r0, r2
   86c16:	f04f 0500 	mov.w	r5, #0
   86c1a:	fbe1 e502 	umlal	lr, r5, r1, r2
   86c1e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   86c22:	fbe0 e503 	umlal	lr, r5, r0, r3
   86c26:	f04f 0600 	mov.w	r6, #0
   86c2a:	fbe1 5603 	umlal	r5, r6, r1, r3
   86c2e:	f09c 0f00 	teq	ip, #0
   86c32:	bf18      	it	ne
   86c34:	f04e 0e01 	orrne.w	lr, lr, #1
   86c38:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   86c3c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   86c40:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   86c44:	d204      	bcs.n	86c50 <__aeabi_dmul+0x80>
   86c46:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   86c4a:	416d      	adcs	r5, r5
   86c4c:	eb46 0606 	adc.w	r6, r6, r6
   86c50:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   86c54:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   86c58:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   86c5c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   86c60:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   86c64:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   86c68:	bf88      	it	hi
   86c6a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   86c6e:	d81e      	bhi.n	86cae <__aeabi_dmul+0xde>
   86c70:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   86c74:	bf08      	it	eq
   86c76:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   86c7a:	f150 0000 	adcs.w	r0, r0, #0
   86c7e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   86c82:	bd70      	pop	{r4, r5, r6, pc}
   86c84:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   86c88:	ea46 0101 	orr.w	r1, r6, r1
   86c8c:	ea40 0002 	orr.w	r0, r0, r2
   86c90:	ea81 0103 	eor.w	r1, r1, r3
   86c94:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   86c98:	bfc2      	ittt	gt
   86c9a:	ebd4 050c 	rsbsgt	r5, r4, ip
   86c9e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   86ca2:	bd70      	popgt	{r4, r5, r6, pc}
   86ca4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   86ca8:	f04f 0e00 	mov.w	lr, #0
   86cac:	3c01      	subs	r4, #1
   86cae:	f300 80ab 	bgt.w	86e08 <__aeabi_dmul+0x238>
   86cb2:	f114 0f36 	cmn.w	r4, #54	; 0x36
   86cb6:	bfde      	ittt	le
   86cb8:	2000      	movle	r0, #0
   86cba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   86cbe:	bd70      	pople	{r4, r5, r6, pc}
   86cc0:	f1c4 0400 	rsb	r4, r4, #0
   86cc4:	3c20      	subs	r4, #32
   86cc6:	da35      	bge.n	86d34 <__aeabi_dmul+0x164>
   86cc8:	340c      	adds	r4, #12
   86cca:	dc1b      	bgt.n	86d04 <__aeabi_dmul+0x134>
   86ccc:	f104 0414 	add.w	r4, r4, #20
   86cd0:	f1c4 0520 	rsb	r5, r4, #32
   86cd4:	fa00 f305 	lsl.w	r3, r0, r5
   86cd8:	fa20 f004 	lsr.w	r0, r0, r4
   86cdc:	fa01 f205 	lsl.w	r2, r1, r5
   86ce0:	ea40 0002 	orr.w	r0, r0, r2
   86ce4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   86ce8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   86cec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   86cf0:	fa21 f604 	lsr.w	r6, r1, r4
   86cf4:	eb42 0106 	adc.w	r1, r2, r6
   86cf8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   86cfc:	bf08      	it	eq
   86cfe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   86d02:	bd70      	pop	{r4, r5, r6, pc}
   86d04:	f1c4 040c 	rsb	r4, r4, #12
   86d08:	f1c4 0520 	rsb	r5, r4, #32
   86d0c:	fa00 f304 	lsl.w	r3, r0, r4
   86d10:	fa20 f005 	lsr.w	r0, r0, r5
   86d14:	fa01 f204 	lsl.w	r2, r1, r4
   86d18:	ea40 0002 	orr.w	r0, r0, r2
   86d1c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   86d20:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   86d24:	f141 0100 	adc.w	r1, r1, #0
   86d28:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   86d2c:	bf08      	it	eq
   86d2e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   86d32:	bd70      	pop	{r4, r5, r6, pc}
   86d34:	f1c4 0520 	rsb	r5, r4, #32
   86d38:	fa00 f205 	lsl.w	r2, r0, r5
   86d3c:	ea4e 0e02 	orr.w	lr, lr, r2
   86d40:	fa20 f304 	lsr.w	r3, r0, r4
   86d44:	fa01 f205 	lsl.w	r2, r1, r5
   86d48:	ea43 0302 	orr.w	r3, r3, r2
   86d4c:	fa21 f004 	lsr.w	r0, r1, r4
   86d50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   86d54:	fa21 f204 	lsr.w	r2, r1, r4
   86d58:	ea20 0002 	bic.w	r0, r0, r2
   86d5c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   86d60:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   86d64:	bf08      	it	eq
   86d66:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   86d6a:	bd70      	pop	{r4, r5, r6, pc}
   86d6c:	f094 0f00 	teq	r4, #0
   86d70:	d10f      	bne.n	86d92 <__aeabi_dmul+0x1c2>
   86d72:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   86d76:	0040      	lsls	r0, r0, #1
   86d78:	eb41 0101 	adc.w	r1, r1, r1
   86d7c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   86d80:	bf08      	it	eq
   86d82:	3c01      	subeq	r4, #1
   86d84:	d0f7      	beq.n	86d76 <__aeabi_dmul+0x1a6>
   86d86:	ea41 0106 	orr.w	r1, r1, r6
   86d8a:	f095 0f00 	teq	r5, #0
   86d8e:	bf18      	it	ne
   86d90:	4770      	bxne	lr
   86d92:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   86d96:	0052      	lsls	r2, r2, #1
   86d98:	eb43 0303 	adc.w	r3, r3, r3
   86d9c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   86da0:	bf08      	it	eq
   86da2:	3d01      	subeq	r5, #1
   86da4:	d0f7      	beq.n	86d96 <__aeabi_dmul+0x1c6>
   86da6:	ea43 0306 	orr.w	r3, r3, r6
   86daa:	4770      	bx	lr
   86dac:	ea94 0f0c 	teq	r4, ip
   86db0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   86db4:	bf18      	it	ne
   86db6:	ea95 0f0c 	teqne	r5, ip
   86dba:	d00c      	beq.n	86dd6 <__aeabi_dmul+0x206>
   86dbc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   86dc0:	bf18      	it	ne
   86dc2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   86dc6:	d1d1      	bne.n	86d6c <__aeabi_dmul+0x19c>
   86dc8:	ea81 0103 	eor.w	r1, r1, r3
   86dcc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   86dd0:	f04f 0000 	mov.w	r0, #0
   86dd4:	bd70      	pop	{r4, r5, r6, pc}
   86dd6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   86dda:	bf06      	itte	eq
   86ddc:	4610      	moveq	r0, r2
   86dde:	4619      	moveq	r1, r3
   86de0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   86de4:	d019      	beq.n	86e1a <__aeabi_dmul+0x24a>
   86de6:	ea94 0f0c 	teq	r4, ip
   86dea:	d102      	bne.n	86df2 <__aeabi_dmul+0x222>
   86dec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   86df0:	d113      	bne.n	86e1a <__aeabi_dmul+0x24a>
   86df2:	ea95 0f0c 	teq	r5, ip
   86df6:	d105      	bne.n	86e04 <__aeabi_dmul+0x234>
   86df8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   86dfc:	bf1c      	itt	ne
   86dfe:	4610      	movne	r0, r2
   86e00:	4619      	movne	r1, r3
   86e02:	d10a      	bne.n	86e1a <__aeabi_dmul+0x24a>
   86e04:	ea81 0103 	eor.w	r1, r1, r3
   86e08:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   86e0c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   86e10:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   86e14:	f04f 0000 	mov.w	r0, #0
   86e18:	bd70      	pop	{r4, r5, r6, pc}
   86e1a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   86e1e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   86e22:	bd70      	pop	{r4, r5, r6, pc}

00086e24 <__aeabi_ddiv>:
   86e24:	b570      	push	{r4, r5, r6, lr}
   86e26:	f04f 0cff 	mov.w	ip, #255	; 0xff
   86e2a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   86e2e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   86e32:	bf1d      	ittte	ne
   86e34:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   86e38:	ea94 0f0c 	teqne	r4, ip
   86e3c:	ea95 0f0c 	teqne	r5, ip
   86e40:	f000 f8a7 	bleq	86f92 <__aeabi_ddiv+0x16e>
   86e44:	eba4 0405 	sub.w	r4, r4, r5
   86e48:	ea81 0e03 	eor.w	lr, r1, r3
   86e4c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   86e50:	ea4f 3101 	mov.w	r1, r1, lsl #12
   86e54:	f000 8088 	beq.w	86f68 <__aeabi_ddiv+0x144>
   86e58:	ea4f 3303 	mov.w	r3, r3, lsl #12
   86e5c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   86e60:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   86e64:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   86e68:	ea4f 2202 	mov.w	r2, r2, lsl #8
   86e6c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   86e70:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   86e74:	ea4f 2600 	mov.w	r6, r0, lsl #8
   86e78:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   86e7c:	429d      	cmp	r5, r3
   86e7e:	bf08      	it	eq
   86e80:	4296      	cmpeq	r6, r2
   86e82:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   86e86:	f504 7440 	add.w	r4, r4, #768	; 0x300
   86e8a:	d202      	bcs.n	86e92 <__aeabi_ddiv+0x6e>
   86e8c:	085b      	lsrs	r3, r3, #1
   86e8e:	ea4f 0232 	mov.w	r2, r2, rrx
   86e92:	1ab6      	subs	r6, r6, r2
   86e94:	eb65 0503 	sbc.w	r5, r5, r3
   86e98:	085b      	lsrs	r3, r3, #1
   86e9a:	ea4f 0232 	mov.w	r2, r2, rrx
   86e9e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   86ea2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   86ea6:	ebb6 0e02 	subs.w	lr, r6, r2
   86eaa:	eb75 0e03 	sbcs.w	lr, r5, r3
   86eae:	bf22      	ittt	cs
   86eb0:	1ab6      	subcs	r6, r6, r2
   86eb2:	4675      	movcs	r5, lr
   86eb4:	ea40 000c 	orrcs.w	r0, r0, ip
   86eb8:	085b      	lsrs	r3, r3, #1
   86eba:	ea4f 0232 	mov.w	r2, r2, rrx
   86ebe:	ebb6 0e02 	subs.w	lr, r6, r2
   86ec2:	eb75 0e03 	sbcs.w	lr, r5, r3
   86ec6:	bf22      	ittt	cs
   86ec8:	1ab6      	subcs	r6, r6, r2
   86eca:	4675      	movcs	r5, lr
   86ecc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   86ed0:	085b      	lsrs	r3, r3, #1
   86ed2:	ea4f 0232 	mov.w	r2, r2, rrx
   86ed6:	ebb6 0e02 	subs.w	lr, r6, r2
   86eda:	eb75 0e03 	sbcs.w	lr, r5, r3
   86ede:	bf22      	ittt	cs
   86ee0:	1ab6      	subcs	r6, r6, r2
   86ee2:	4675      	movcs	r5, lr
   86ee4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   86ee8:	085b      	lsrs	r3, r3, #1
   86eea:	ea4f 0232 	mov.w	r2, r2, rrx
   86eee:	ebb6 0e02 	subs.w	lr, r6, r2
   86ef2:	eb75 0e03 	sbcs.w	lr, r5, r3
   86ef6:	bf22      	ittt	cs
   86ef8:	1ab6      	subcs	r6, r6, r2
   86efa:	4675      	movcs	r5, lr
   86efc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   86f00:	ea55 0e06 	orrs.w	lr, r5, r6
   86f04:	d018      	beq.n	86f38 <__aeabi_ddiv+0x114>
   86f06:	ea4f 1505 	mov.w	r5, r5, lsl #4
   86f0a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   86f0e:	ea4f 1606 	mov.w	r6, r6, lsl #4
   86f12:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   86f16:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   86f1a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   86f1e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   86f22:	d1c0      	bne.n	86ea6 <__aeabi_ddiv+0x82>
   86f24:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   86f28:	d10b      	bne.n	86f42 <__aeabi_ddiv+0x11e>
   86f2a:	ea41 0100 	orr.w	r1, r1, r0
   86f2e:	f04f 0000 	mov.w	r0, #0
   86f32:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   86f36:	e7b6      	b.n	86ea6 <__aeabi_ddiv+0x82>
   86f38:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   86f3c:	bf04      	itt	eq
   86f3e:	4301      	orreq	r1, r0
   86f40:	2000      	moveq	r0, #0
   86f42:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   86f46:	bf88      	it	hi
   86f48:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   86f4c:	f63f aeaf 	bhi.w	86cae <__aeabi_dmul+0xde>
   86f50:	ebb5 0c03 	subs.w	ip, r5, r3
   86f54:	bf04      	itt	eq
   86f56:	ebb6 0c02 	subseq.w	ip, r6, r2
   86f5a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   86f5e:	f150 0000 	adcs.w	r0, r0, #0
   86f62:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   86f66:	bd70      	pop	{r4, r5, r6, pc}
   86f68:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   86f6c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   86f70:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   86f74:	bfc2      	ittt	gt
   86f76:	ebd4 050c 	rsbsgt	r5, r4, ip
   86f7a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   86f7e:	bd70      	popgt	{r4, r5, r6, pc}
   86f80:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   86f84:	f04f 0e00 	mov.w	lr, #0
   86f88:	3c01      	subs	r4, #1
   86f8a:	e690      	b.n	86cae <__aeabi_dmul+0xde>
   86f8c:	ea45 0e06 	orr.w	lr, r5, r6
   86f90:	e68d      	b.n	86cae <__aeabi_dmul+0xde>
   86f92:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   86f96:	ea94 0f0c 	teq	r4, ip
   86f9a:	bf08      	it	eq
   86f9c:	ea95 0f0c 	teqeq	r5, ip
   86fa0:	f43f af3b 	beq.w	86e1a <__aeabi_dmul+0x24a>
   86fa4:	ea94 0f0c 	teq	r4, ip
   86fa8:	d10a      	bne.n	86fc0 <__aeabi_ddiv+0x19c>
   86faa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   86fae:	f47f af34 	bne.w	86e1a <__aeabi_dmul+0x24a>
   86fb2:	ea95 0f0c 	teq	r5, ip
   86fb6:	f47f af25 	bne.w	86e04 <__aeabi_dmul+0x234>
   86fba:	4610      	mov	r0, r2
   86fbc:	4619      	mov	r1, r3
   86fbe:	e72c      	b.n	86e1a <__aeabi_dmul+0x24a>
   86fc0:	ea95 0f0c 	teq	r5, ip
   86fc4:	d106      	bne.n	86fd4 <__aeabi_ddiv+0x1b0>
   86fc6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   86fca:	f43f aefd 	beq.w	86dc8 <__aeabi_dmul+0x1f8>
   86fce:	4610      	mov	r0, r2
   86fd0:	4619      	mov	r1, r3
   86fd2:	e722      	b.n	86e1a <__aeabi_dmul+0x24a>
   86fd4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   86fd8:	bf18      	it	ne
   86fda:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   86fde:	f47f aec5 	bne.w	86d6c <__aeabi_dmul+0x19c>
   86fe2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   86fe6:	f47f af0d 	bne.w	86e04 <__aeabi_dmul+0x234>
   86fea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   86fee:	f47f aeeb 	bne.w	86dc8 <__aeabi_dmul+0x1f8>
   86ff2:	e712      	b.n	86e1a <__aeabi_dmul+0x24a>

00086ff4 <__gedf2>:
   86ff4:	f04f 3cff 	mov.w	ip, #4294967295
   86ff8:	e006      	b.n	87008 <__cmpdf2+0x4>
   86ffa:	bf00      	nop

00086ffc <__ledf2>:
   86ffc:	f04f 0c01 	mov.w	ip, #1
   87000:	e002      	b.n	87008 <__cmpdf2+0x4>
   87002:	bf00      	nop

00087004 <__cmpdf2>:
   87004:	f04f 0c01 	mov.w	ip, #1
   87008:	f84d cd04 	str.w	ip, [sp, #-4]!
   8700c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   87010:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   87014:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   87018:	bf18      	it	ne
   8701a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   8701e:	d01b      	beq.n	87058 <__cmpdf2+0x54>
   87020:	b001      	add	sp, #4
   87022:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   87026:	bf0c      	ite	eq
   87028:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   8702c:	ea91 0f03 	teqne	r1, r3
   87030:	bf02      	ittt	eq
   87032:	ea90 0f02 	teqeq	r0, r2
   87036:	2000      	moveq	r0, #0
   87038:	4770      	bxeq	lr
   8703a:	f110 0f00 	cmn.w	r0, #0
   8703e:	ea91 0f03 	teq	r1, r3
   87042:	bf58      	it	pl
   87044:	4299      	cmppl	r1, r3
   87046:	bf08      	it	eq
   87048:	4290      	cmpeq	r0, r2
   8704a:	bf2c      	ite	cs
   8704c:	17d8      	asrcs	r0, r3, #31
   8704e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   87052:	f040 0001 	orr.w	r0, r0, #1
   87056:	4770      	bx	lr
   87058:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   8705c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   87060:	d102      	bne.n	87068 <__cmpdf2+0x64>
   87062:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   87066:	d107      	bne.n	87078 <__cmpdf2+0x74>
   87068:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8706c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   87070:	d1d6      	bne.n	87020 <__cmpdf2+0x1c>
   87072:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   87076:	d0d3      	beq.n	87020 <__cmpdf2+0x1c>
   87078:	f85d 0b04 	ldr.w	r0, [sp], #4
   8707c:	4770      	bx	lr
   8707e:	bf00      	nop

00087080 <__aeabi_cdrcmple>:
   87080:	4684      	mov	ip, r0
   87082:	4610      	mov	r0, r2
   87084:	4662      	mov	r2, ip
   87086:	468c      	mov	ip, r1
   87088:	4619      	mov	r1, r3
   8708a:	4663      	mov	r3, ip
   8708c:	e000      	b.n	87090 <__aeabi_cdcmpeq>
   8708e:	bf00      	nop

00087090 <__aeabi_cdcmpeq>:
   87090:	b501      	push	{r0, lr}
   87092:	f7ff ffb7 	bl	87004 <__cmpdf2>
   87096:	2800      	cmp	r0, #0
   87098:	bf48      	it	mi
   8709a:	f110 0f00 	cmnmi.w	r0, #0
   8709e:	bd01      	pop	{r0, pc}

000870a0 <__aeabi_dcmpeq>:
   870a0:	f84d ed08 	str.w	lr, [sp, #-8]!
   870a4:	f7ff fff4 	bl	87090 <__aeabi_cdcmpeq>
   870a8:	bf0c      	ite	eq
   870aa:	2001      	moveq	r0, #1
   870ac:	2000      	movne	r0, #0
   870ae:	f85d fb08 	ldr.w	pc, [sp], #8
   870b2:	bf00      	nop

000870b4 <__aeabi_dcmplt>:
   870b4:	f84d ed08 	str.w	lr, [sp, #-8]!
   870b8:	f7ff ffea 	bl	87090 <__aeabi_cdcmpeq>
   870bc:	bf34      	ite	cc
   870be:	2001      	movcc	r0, #1
   870c0:	2000      	movcs	r0, #0
   870c2:	f85d fb08 	ldr.w	pc, [sp], #8
   870c6:	bf00      	nop

000870c8 <__aeabi_dcmple>:
   870c8:	f84d ed08 	str.w	lr, [sp, #-8]!
   870cc:	f7ff ffe0 	bl	87090 <__aeabi_cdcmpeq>
   870d0:	bf94      	ite	ls
   870d2:	2001      	movls	r0, #1
   870d4:	2000      	movhi	r0, #0
   870d6:	f85d fb08 	ldr.w	pc, [sp], #8
   870da:	bf00      	nop

000870dc <__aeabi_dcmpge>:
   870dc:	f84d ed08 	str.w	lr, [sp, #-8]!
   870e0:	f7ff ffce 	bl	87080 <__aeabi_cdrcmple>
   870e4:	bf94      	ite	ls
   870e6:	2001      	movls	r0, #1
   870e8:	2000      	movhi	r0, #0
   870ea:	f85d fb08 	ldr.w	pc, [sp], #8
   870ee:	bf00      	nop

000870f0 <__aeabi_dcmpgt>:
   870f0:	f84d ed08 	str.w	lr, [sp, #-8]!
   870f4:	f7ff ffc4 	bl	87080 <__aeabi_cdrcmple>
   870f8:	bf34      	ite	cc
   870fa:	2001      	movcc	r0, #1
   870fc:	2000      	movcs	r0, #0
   870fe:	f85d fb08 	ldr.w	pc, [sp], #8
   87102:	bf00      	nop

00087104 <__aeabi_dcmpun>:
   87104:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   87108:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8710c:	d102      	bne.n	87114 <__aeabi_dcmpun+0x10>
   8710e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   87112:	d10a      	bne.n	8712a <__aeabi_dcmpun+0x26>
   87114:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   87118:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8711c:	d102      	bne.n	87124 <__aeabi_dcmpun+0x20>
   8711e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   87122:	d102      	bne.n	8712a <__aeabi_dcmpun+0x26>
   87124:	f04f 0000 	mov.w	r0, #0
   87128:	4770      	bx	lr
   8712a:	f04f 0001 	mov.w	r0, #1
   8712e:	4770      	bx	lr

00087130 <__aeabi_d2iz>:
   87130:	ea4f 0241 	mov.w	r2, r1, lsl #1
   87134:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   87138:	d215      	bcs.n	87166 <__aeabi_d2iz+0x36>
   8713a:	d511      	bpl.n	87160 <__aeabi_d2iz+0x30>
   8713c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   87140:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   87144:	d912      	bls.n	8716c <__aeabi_d2iz+0x3c>
   87146:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8714a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8714e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   87152:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   87156:	fa23 f002 	lsr.w	r0, r3, r2
   8715a:	bf18      	it	ne
   8715c:	4240      	negne	r0, r0
   8715e:	4770      	bx	lr
   87160:	f04f 0000 	mov.w	r0, #0
   87164:	4770      	bx	lr
   87166:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   8716a:	d105      	bne.n	87178 <__aeabi_d2iz+0x48>
   8716c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   87170:	bf08      	it	eq
   87172:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   87176:	4770      	bx	lr
   87178:	f04f 0000 	mov.w	r0, #0
   8717c:	4770      	bx	lr
   8717e:	bf00      	nop

00087180 <__aeabi_uldivmod>:
   87180:	b953      	cbnz	r3, 87198 <__aeabi_uldivmod+0x18>
   87182:	b94a      	cbnz	r2, 87198 <__aeabi_uldivmod+0x18>
   87184:	2900      	cmp	r1, #0
   87186:	bf08      	it	eq
   87188:	2800      	cmpeq	r0, #0
   8718a:	bf1c      	itt	ne
   8718c:	f04f 31ff 	movne.w	r1, #4294967295
   87190:	f04f 30ff 	movne.w	r0, #4294967295
   87194:	f000 b97a 	b.w	8748c <__aeabi_idiv0>
   87198:	f1ad 0c08 	sub.w	ip, sp, #8
   8719c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   871a0:	f000 f806 	bl	871b0 <__udivmoddi4>
   871a4:	f8dd e004 	ldr.w	lr, [sp, #4]
   871a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   871ac:	b004      	add	sp, #16
   871ae:	4770      	bx	lr

000871b0 <__udivmoddi4>:
   871b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   871b4:	468c      	mov	ip, r1
   871b6:	460e      	mov	r6, r1
   871b8:	4604      	mov	r4, r0
   871ba:	9d08      	ldr	r5, [sp, #32]
   871bc:	2b00      	cmp	r3, #0
   871be:	d150      	bne.n	87262 <__udivmoddi4+0xb2>
   871c0:	428a      	cmp	r2, r1
   871c2:	4617      	mov	r7, r2
   871c4:	d96c      	bls.n	872a0 <__udivmoddi4+0xf0>
   871c6:	fab2 fe82 	clz	lr, r2
   871ca:	f1be 0f00 	cmp.w	lr, #0
   871ce:	d00b      	beq.n	871e8 <__udivmoddi4+0x38>
   871d0:	f1ce 0c20 	rsb	ip, lr, #32
   871d4:	fa01 f60e 	lsl.w	r6, r1, lr
   871d8:	fa20 fc0c 	lsr.w	ip, r0, ip
   871dc:	fa02 f70e 	lsl.w	r7, r2, lr
   871e0:	ea4c 0c06 	orr.w	ip, ip, r6
   871e4:	fa00 f40e 	lsl.w	r4, r0, lr
   871e8:	0c3a      	lsrs	r2, r7, #16
   871ea:	fbbc f9f2 	udiv	r9, ip, r2
   871ee:	b2bb      	uxth	r3, r7
   871f0:	fb02 cc19 	mls	ip, r2, r9, ip
   871f4:	fb09 fa03 	mul.w	sl, r9, r3
   871f8:	ea4f 4814 	mov.w	r8, r4, lsr #16
   871fc:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   87200:	45b2      	cmp	sl, r6
   87202:	d90a      	bls.n	8721a <__udivmoddi4+0x6a>
   87204:	19f6      	adds	r6, r6, r7
   87206:	f109 31ff 	add.w	r1, r9, #4294967295
   8720a:	f080 8125 	bcs.w	87458 <__udivmoddi4+0x2a8>
   8720e:	45b2      	cmp	sl, r6
   87210:	f240 8122 	bls.w	87458 <__udivmoddi4+0x2a8>
   87214:	f1a9 0902 	sub.w	r9, r9, #2
   87218:	443e      	add	r6, r7
   8721a:	eba6 060a 	sub.w	r6, r6, sl
   8721e:	fbb6 f0f2 	udiv	r0, r6, r2
   87222:	fb02 6610 	mls	r6, r2, r0, r6
   87226:	fb00 f303 	mul.w	r3, r0, r3
   8722a:	b2a4      	uxth	r4, r4
   8722c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   87230:	42a3      	cmp	r3, r4
   87232:	d909      	bls.n	87248 <__udivmoddi4+0x98>
   87234:	19e4      	adds	r4, r4, r7
   87236:	f100 32ff 	add.w	r2, r0, #4294967295
   8723a:	f080 810b 	bcs.w	87454 <__udivmoddi4+0x2a4>
   8723e:	42a3      	cmp	r3, r4
   87240:	f240 8108 	bls.w	87454 <__udivmoddi4+0x2a4>
   87244:	3802      	subs	r0, #2
   87246:	443c      	add	r4, r7
   87248:	2100      	movs	r1, #0
   8724a:	1ae4      	subs	r4, r4, r3
   8724c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   87250:	2d00      	cmp	r5, #0
   87252:	d062      	beq.n	8731a <__udivmoddi4+0x16a>
   87254:	2300      	movs	r3, #0
   87256:	fa24 f40e 	lsr.w	r4, r4, lr
   8725a:	602c      	str	r4, [r5, #0]
   8725c:	606b      	str	r3, [r5, #4]
   8725e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87262:	428b      	cmp	r3, r1
   87264:	d907      	bls.n	87276 <__udivmoddi4+0xc6>
   87266:	2d00      	cmp	r5, #0
   87268:	d055      	beq.n	87316 <__udivmoddi4+0x166>
   8726a:	2100      	movs	r1, #0
   8726c:	e885 0041 	stmia.w	r5, {r0, r6}
   87270:	4608      	mov	r0, r1
   87272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87276:	fab3 f183 	clz	r1, r3
   8727a:	2900      	cmp	r1, #0
   8727c:	f040 808f 	bne.w	8739e <__udivmoddi4+0x1ee>
   87280:	42b3      	cmp	r3, r6
   87282:	d302      	bcc.n	8728a <__udivmoddi4+0xda>
   87284:	4282      	cmp	r2, r0
   87286:	f200 80fc 	bhi.w	87482 <__udivmoddi4+0x2d2>
   8728a:	1a84      	subs	r4, r0, r2
   8728c:	eb66 0603 	sbc.w	r6, r6, r3
   87290:	2001      	movs	r0, #1
   87292:	46b4      	mov	ip, r6
   87294:	2d00      	cmp	r5, #0
   87296:	d040      	beq.n	8731a <__udivmoddi4+0x16a>
   87298:	e885 1010 	stmia.w	r5, {r4, ip}
   8729c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   872a0:	b912      	cbnz	r2, 872a8 <__udivmoddi4+0xf8>
   872a2:	2701      	movs	r7, #1
   872a4:	fbb7 f7f2 	udiv	r7, r7, r2
   872a8:	fab7 fe87 	clz	lr, r7
   872ac:	f1be 0f00 	cmp.w	lr, #0
   872b0:	d135      	bne.n	8731e <__udivmoddi4+0x16e>
   872b2:	2101      	movs	r1, #1
   872b4:	1bf6      	subs	r6, r6, r7
   872b6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   872ba:	fa1f f887 	uxth.w	r8, r7
   872be:	fbb6 f2fc 	udiv	r2, r6, ip
   872c2:	fb0c 6612 	mls	r6, ip, r2, r6
   872c6:	fb08 f002 	mul.w	r0, r8, r2
   872ca:	0c23      	lsrs	r3, r4, #16
   872cc:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   872d0:	42b0      	cmp	r0, r6
   872d2:	d907      	bls.n	872e4 <__udivmoddi4+0x134>
   872d4:	19f6      	adds	r6, r6, r7
   872d6:	f102 33ff 	add.w	r3, r2, #4294967295
   872da:	d202      	bcs.n	872e2 <__udivmoddi4+0x132>
   872dc:	42b0      	cmp	r0, r6
   872de:	f200 80d2 	bhi.w	87486 <__udivmoddi4+0x2d6>
   872e2:	461a      	mov	r2, r3
   872e4:	1a36      	subs	r6, r6, r0
   872e6:	fbb6 f0fc 	udiv	r0, r6, ip
   872ea:	fb0c 6610 	mls	r6, ip, r0, r6
   872ee:	fb08 f800 	mul.w	r8, r8, r0
   872f2:	b2a3      	uxth	r3, r4
   872f4:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   872f8:	45a0      	cmp	r8, r4
   872fa:	d907      	bls.n	8730c <__udivmoddi4+0x15c>
   872fc:	19e4      	adds	r4, r4, r7
   872fe:	f100 33ff 	add.w	r3, r0, #4294967295
   87302:	d202      	bcs.n	8730a <__udivmoddi4+0x15a>
   87304:	45a0      	cmp	r8, r4
   87306:	f200 80b9 	bhi.w	8747c <__udivmoddi4+0x2cc>
   8730a:	4618      	mov	r0, r3
   8730c:	eba4 0408 	sub.w	r4, r4, r8
   87310:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   87314:	e79c      	b.n	87250 <__udivmoddi4+0xa0>
   87316:	4629      	mov	r1, r5
   87318:	4628      	mov	r0, r5
   8731a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8731e:	fa07 f70e 	lsl.w	r7, r7, lr
   87322:	f1ce 0320 	rsb	r3, lr, #32
   87326:	fa26 f203 	lsr.w	r2, r6, r3
   8732a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   8732e:	fbb2 f1fc 	udiv	r1, r2, ip
   87332:	fa1f f887 	uxth.w	r8, r7
   87336:	fb0c 2211 	mls	r2, ip, r1, r2
   8733a:	fa06 f60e 	lsl.w	r6, r6, lr
   8733e:	fa20 f303 	lsr.w	r3, r0, r3
   87342:	fb01 f908 	mul.w	r9, r1, r8
   87346:	4333      	orrs	r3, r6
   87348:	0c1e      	lsrs	r6, r3, #16
   8734a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   8734e:	45b1      	cmp	r9, r6
   87350:	fa00 f40e 	lsl.w	r4, r0, lr
   87354:	d909      	bls.n	8736a <__udivmoddi4+0x1ba>
   87356:	19f6      	adds	r6, r6, r7
   87358:	f101 32ff 	add.w	r2, r1, #4294967295
   8735c:	f080 808c 	bcs.w	87478 <__udivmoddi4+0x2c8>
   87360:	45b1      	cmp	r9, r6
   87362:	f240 8089 	bls.w	87478 <__udivmoddi4+0x2c8>
   87366:	3902      	subs	r1, #2
   87368:	443e      	add	r6, r7
   8736a:	eba6 0609 	sub.w	r6, r6, r9
   8736e:	fbb6 f0fc 	udiv	r0, r6, ip
   87372:	fb0c 6210 	mls	r2, ip, r0, r6
   87376:	fb00 f908 	mul.w	r9, r0, r8
   8737a:	b29e      	uxth	r6, r3
   8737c:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   87380:	45b1      	cmp	r9, r6
   87382:	d907      	bls.n	87394 <__udivmoddi4+0x1e4>
   87384:	19f6      	adds	r6, r6, r7
   87386:	f100 33ff 	add.w	r3, r0, #4294967295
   8738a:	d271      	bcs.n	87470 <__udivmoddi4+0x2c0>
   8738c:	45b1      	cmp	r9, r6
   8738e:	d96f      	bls.n	87470 <__udivmoddi4+0x2c0>
   87390:	3802      	subs	r0, #2
   87392:	443e      	add	r6, r7
   87394:	eba6 0609 	sub.w	r6, r6, r9
   87398:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   8739c:	e78f      	b.n	872be <__udivmoddi4+0x10e>
   8739e:	f1c1 0720 	rsb	r7, r1, #32
   873a2:	fa22 f807 	lsr.w	r8, r2, r7
   873a6:	408b      	lsls	r3, r1
   873a8:	ea48 0303 	orr.w	r3, r8, r3
   873ac:	fa26 f407 	lsr.w	r4, r6, r7
   873b0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   873b4:	fbb4 f9fe 	udiv	r9, r4, lr
   873b8:	fa1f fc83 	uxth.w	ip, r3
   873bc:	fb0e 4419 	mls	r4, lr, r9, r4
   873c0:	408e      	lsls	r6, r1
   873c2:	fa20 f807 	lsr.w	r8, r0, r7
   873c6:	fb09 fa0c 	mul.w	sl, r9, ip
   873ca:	ea48 0806 	orr.w	r8, r8, r6
   873ce:	ea4f 4618 	mov.w	r6, r8, lsr #16
   873d2:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   873d6:	45a2      	cmp	sl, r4
   873d8:	fa02 f201 	lsl.w	r2, r2, r1
   873dc:	fa00 f601 	lsl.w	r6, r0, r1
   873e0:	d908      	bls.n	873f4 <__udivmoddi4+0x244>
   873e2:	18e4      	adds	r4, r4, r3
   873e4:	f109 30ff 	add.w	r0, r9, #4294967295
   873e8:	d244      	bcs.n	87474 <__udivmoddi4+0x2c4>
   873ea:	45a2      	cmp	sl, r4
   873ec:	d942      	bls.n	87474 <__udivmoddi4+0x2c4>
   873ee:	f1a9 0902 	sub.w	r9, r9, #2
   873f2:	441c      	add	r4, r3
   873f4:	eba4 040a 	sub.w	r4, r4, sl
   873f8:	fbb4 f0fe 	udiv	r0, r4, lr
   873fc:	fb0e 4410 	mls	r4, lr, r0, r4
   87400:	fb00 fc0c 	mul.w	ip, r0, ip
   87404:	fa1f f888 	uxth.w	r8, r8
   87408:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   8740c:	45a4      	cmp	ip, r4
   8740e:	d907      	bls.n	87420 <__udivmoddi4+0x270>
   87410:	18e4      	adds	r4, r4, r3
   87412:	f100 3eff 	add.w	lr, r0, #4294967295
   87416:	d229      	bcs.n	8746c <__udivmoddi4+0x2bc>
   87418:	45a4      	cmp	ip, r4
   8741a:	d927      	bls.n	8746c <__udivmoddi4+0x2bc>
   8741c:	3802      	subs	r0, #2
   8741e:	441c      	add	r4, r3
   87420:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   87424:	fba0 8902 	umull	r8, r9, r0, r2
   87428:	eba4 0c0c 	sub.w	ip, r4, ip
   8742c:	45cc      	cmp	ip, r9
   8742e:	46c2      	mov	sl, r8
   87430:	46ce      	mov	lr, r9
   87432:	d315      	bcc.n	87460 <__udivmoddi4+0x2b0>
   87434:	d012      	beq.n	8745c <__udivmoddi4+0x2ac>
   87436:	b155      	cbz	r5, 8744e <__udivmoddi4+0x29e>
   87438:	ebb6 030a 	subs.w	r3, r6, sl
   8743c:	eb6c 060e 	sbc.w	r6, ip, lr
   87440:	fa06 f707 	lsl.w	r7, r6, r7
   87444:	40cb      	lsrs	r3, r1
   87446:	431f      	orrs	r7, r3
   87448:	40ce      	lsrs	r6, r1
   8744a:	602f      	str	r7, [r5, #0]
   8744c:	606e      	str	r6, [r5, #4]
   8744e:	2100      	movs	r1, #0
   87450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87454:	4610      	mov	r0, r2
   87456:	e6f7      	b.n	87248 <__udivmoddi4+0x98>
   87458:	4689      	mov	r9, r1
   8745a:	e6de      	b.n	8721a <__udivmoddi4+0x6a>
   8745c:	4546      	cmp	r6, r8
   8745e:	d2ea      	bcs.n	87436 <__udivmoddi4+0x286>
   87460:	ebb8 0a02 	subs.w	sl, r8, r2
   87464:	eb69 0e03 	sbc.w	lr, r9, r3
   87468:	3801      	subs	r0, #1
   8746a:	e7e4      	b.n	87436 <__udivmoddi4+0x286>
   8746c:	4670      	mov	r0, lr
   8746e:	e7d7      	b.n	87420 <__udivmoddi4+0x270>
   87470:	4618      	mov	r0, r3
   87472:	e78f      	b.n	87394 <__udivmoddi4+0x1e4>
   87474:	4681      	mov	r9, r0
   87476:	e7bd      	b.n	873f4 <__udivmoddi4+0x244>
   87478:	4611      	mov	r1, r2
   8747a:	e776      	b.n	8736a <__udivmoddi4+0x1ba>
   8747c:	3802      	subs	r0, #2
   8747e:	443c      	add	r4, r7
   87480:	e744      	b.n	8730c <__udivmoddi4+0x15c>
   87482:	4608      	mov	r0, r1
   87484:	e706      	b.n	87294 <__udivmoddi4+0xe4>
   87486:	3a02      	subs	r2, #2
   87488:	443e      	add	r6, r7
   8748a:	e72b      	b.n	872e4 <__udivmoddi4+0x134>

0008748c <__aeabi_idiv0>:
   8748c:	4770      	bx	lr
   8748e:	bf00      	nop
   87490:	000f4240 	.word	0x000f4240
   87494:	000000c0 	.word	0x000000c0
	...
   874a0:	74746553 	.word	0x74746553
   874a4:	73676e69 	.word	0x73676e69
   874a8:	00002020 	.word	0x00002020
   874ac:	6f626f52 	.word	0x6f626f52
   874b0:	44492074 	.word	0x44492074
   874b4:	3125203a 	.word	0x3125203a
   874b8:	00000064 	.word	0x00000064
   874bc:	65657053 	.word	0x65657053
   874c0:	25203a64 	.word	0x25203a64
   874c4:	00006432 	.word	0x00006432
   874c8:	49464957 	.word	0x49464957
   874cc:	3125203a 	.word	0x3125203a
   874d0:	00000064 	.word	0x00000064
   874d4:	696c6143 	.word	0x696c6143
   874d8:	74617262 	.word	0x74617262
   874dc:	00000065 	.word	0x00000065
   874e0:	20746553 	.word	0x20746553
   874e4:	6c656966 	.word	0x6c656966
   874e8:	69732064 	.word	0x69732064
   874ec:	7220657a 	.word	0x7220657a
   874f0:	00006665 	.word	0x00006665
   874f4:	00000000 	.word	0x00000000
   874f8:	614d2020 	.word	0x614d2020
   874fc:	20686374 	.word	0x20686374
   87500:	00000020 	.word	0x00000020
   87504:	72617453 	.word	0x72617453
   87508:	616d2074 	.word	0x616d2074
   8750c:	00686374 	.word	0x00686374
   87510:	736e6553 	.word	0x736e6553
   87514:	7620726f 	.word	0x7620726f
   87518:	65756c61 	.word	0x65756c61
   8751c:	00000073 	.word	0x00000073
   87520:	76697244 	.word	0x76697244
   87524:	6e612065 	.word	0x6e612065
   87528:	20656c67 	.word	0x20656c67
   8752c:	00646970 	.word	0x00646970
   87530:	65542020 	.word	0x65542020
   87534:	00737473 	.word	0x00737473
   87538:	6e727554 	.word	0x6e727554
   8753c:	206f7420 	.word	0x206f7420
   87540:	72617473 	.word	0x72617473
   87544:	00000074 	.word	0x00000074
   87548:	65766f4d 	.word	0x65766f4d
   8754c:	206f7420 	.word	0x206f7420
   87550:	6464696d 	.word	0x6464696d
   87554:	0000656c 	.word	0x0000656c
   87558:	65766f4d 	.word	0x65766f4d
   8755c:	206f7420 	.word	0x206f7420
   87560:	6c6c6162 	.word	0x6c6c6162
   87564:	00000000 	.word	0x00000000
   87568:	00495052 	.word	0x00495052
   8756c:	706f7453 	.word	0x706f7453
   87570:	206e6f20 	.word	0x206e6f20
   87574:	656e696c 	.word	0x656e696c
   87578:	00000000 	.word	0x00000000
   8757c:	6f636e45 	.word	0x6f636e45
   87580:	20726564 	.word	0x20726564
   87584:	74736574 	.word	0x74736574
   87588:	00000000 	.word	0x00000000
   8758c:	0000003e 	.word	0x0000003e
   87590:	00000020 	.word	0x00000020
   87594:	0000003c 	.word	0x0000003c
   87598:	746f6f62 	.word	0x746f6f62
   8759c:	20676e69 	.word	0x20676e69
   875a0:	534f6f6e 	.word	0x534f6f6e
   875a4:	00202020 	.word	0x00202020
   875a8:	0000002e 	.word	0x0000002e

000875ac <_global_impure_ptr>:
   875ac:	200701a8 00464e49 00666e69 004e414e     ... INF.inf.NAN.
   875bc:	006e616e 33323130 37363534 42413938     nan.0123456789AB
   875cc:	46454443 00000000 33323130 37363534     CDEF....01234567
   875dc:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   875ec:	0000296c 00000030                       l)..0...

000875f4 <blanks.7223>:
   875f4:	20202020 20202020 20202020 20202020                     

00087604 <zeroes.7224>:
   87604:	30303030 30303030 30303030 30303030     0000000000000000
   87614:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
   87624:	00000000                                ....

00087628 <__mprec_bigtens>:
   87628:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   87638:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   87648:	7f73bf3c 75154fdd                       <.s..O.u

00087650 <__mprec_tens>:
   87650:	00000000 3ff00000 00000000 40240000     .......?......$@
   87660:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   87670:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   87680:	00000000 412e8480 00000000 416312d0     .......A......cA
   87690:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   876a0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   876b0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   876c0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   876d0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   876e0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   876f0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   87700:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   87710:	79d99db4 44ea7843                       ...yCx.D

00087718 <p05.6055>:
   87718:	00000005 00000019 0000007d 00000043     ........}...C...
   87728:	49534f50 00000058 0000002e              POSIX.......

00087734 <_ctype_>:
   87734:	20202000 20202020 28282020 20282828     .         ((((( 
   87744:	20202020 20202020 20202020 20202020                     
   87754:	10108820 10101010 10101010 10101010      ...............
   87764:	04040410 04040404 10040404 10101010     ................
   87774:	41411010 41414141 01010101 01010101     ..AAAAAA........
   87784:	01010101 01010101 01010101 10101010     ................
   87794:	42421010 42424242 02020202 02020202     ..BBBBBB........
   877a4:	02020202 02020202 02020202 10101010     ................
   877b4:	00000020 00000000 00000000 00000000      ...............
	...

00087838 <_init>:
   87838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8783a:	bf00      	nop
   8783c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8783e:	bc08      	pop	{r3}
   87840:	469e      	mov	lr, r3
   87842:	4770      	bx	lr

00087844 <__init_array_start>:
   87844:	00084289 	.word	0x00084289

00087848 <__frame_dummy_init_array_entry>:
   87848:	00080119                                ....

0008784c <_fini>:
   8784c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8784e:	bf00      	nop
   87850:	bcf8      	pop	{r3, r4, r5, r6, r7}
   87852:	bc08      	pop	{r3}
   87854:	469e      	mov	lr, r3
   87856:	4770      	bx	lr

00087858 <__fini_array_start>:
   87858:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
{
20070000:	b480      	push	{r7}
20070002:	af00      	add	r7, sp, #0
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070004:	4b2a      	ldr	r3, [pc, #168]	; (200700b0 <SystemInit+0xb0>)
20070006:	f44f 6280 	mov.w	r2, #1024	; 0x400
2007000a:	601a      	str	r2, [r3, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	4b29      	ldr	r3, [pc, #164]	; (200700b4 <SystemInit+0xb4>)
2007000e:	f44f 6280 	mov.w	r2, #1024	; 0x400
20070012:	601a      	str	r2, [r3, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20070014:	4b28      	ldr	r3, [pc, #160]	; (200700b8 <SystemInit+0xb8>)
20070016:	6a1b      	ldr	r3, [r3, #32]
20070018:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
2007001c:	2b00      	cmp	r3, #0
2007001e:	d109      	bne.n	20070034 <SystemInit+0x34>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070020:	4b25      	ldr	r3, [pc, #148]	; (200700b8 <SystemInit+0xb8>)
20070022:	4a26      	ldr	r2, [pc, #152]	; (200700bc <SystemInit+0xbc>)
20070024:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
20070026:	bf00      	nop
20070028:	4b23      	ldr	r3, [pc, #140]	; (200700b8 <SystemInit+0xb8>)
2007002a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007002c:	f003 0301 	and.w	r3, r3, #1
20070030:	2b00      	cmp	r3, #0
20070032:	d0f9      	beq.n	20070028 <SystemInit+0x28>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4b20      	ldr	r3, [pc, #128]	; (200700b8 <SystemInit+0xb8>)
20070036:	4a22      	ldr	r2, [pc, #136]	; (200700c0 <SystemInit+0xc0>)
20070038:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	bf00      	nop
2007003c:	4b1e      	ldr	r3, [pc, #120]	; (200700b8 <SystemInit+0xb8>)
2007003e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070040:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
20070044:	2b00      	cmp	r3, #0
20070046:	d0f9      	beq.n	2007003c <SystemInit+0x3c>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070048:	4a1b      	ldr	r2, [pc, #108]	; (200700b8 <SystemInit+0xb8>)
2007004a:	4b1b      	ldr	r3, [pc, #108]	; (200700b8 <SystemInit+0xb8>)
2007004c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2007004e:	f023 0303 	bic.w	r3, r3, #3
20070052:	f043 0301 	orr.w	r3, r3, #1
20070056:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070058:	bf00      	nop
2007005a:	4b17      	ldr	r3, [pc, #92]	; (200700b8 <SystemInit+0xb8>)
2007005c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007005e:	f003 0308 	and.w	r3, r3, #8
20070062:	2b00      	cmp	r3, #0
20070064:	d0f9      	beq.n	2007005a <SystemInit+0x5a>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070066:	4b14      	ldr	r3, [pc, #80]	; (200700b8 <SystemInit+0xb8>)
20070068:	4a16      	ldr	r2, [pc, #88]	; (200700c4 <SystemInit+0xc4>)
2007006a:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
2007006c:	bf00      	nop
2007006e:	4b12      	ldr	r3, [pc, #72]	; (200700b8 <SystemInit+0xb8>)
20070070:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070072:	f003 0302 	and.w	r3, r3, #2
20070076:	2b00      	cmp	r3, #0
20070078:	d0f9      	beq.n	2007006e <SystemInit+0x6e>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007007a:	4b0f      	ldr	r3, [pc, #60]	; (200700b8 <SystemInit+0xb8>)
2007007c:	2211      	movs	r2, #17
2007007e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070080:	bf00      	nop
20070082:	4b0d      	ldr	r3, [pc, #52]	; (200700b8 <SystemInit+0xb8>)
20070084:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070086:	f003 0308 	and.w	r3, r3, #8
2007008a:	2b00      	cmp	r3, #0
2007008c:	d0f9      	beq.n	20070082 <SystemInit+0x82>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007008e:	4b0a      	ldr	r3, [pc, #40]	; (200700b8 <SystemInit+0xb8>)
20070090:	2212      	movs	r2, #18
20070092:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070094:	bf00      	nop
20070096:	4b08      	ldr	r3, [pc, #32]	; (200700b8 <SystemInit+0xb8>)
20070098:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007009a:	f003 0308 	and.w	r3, r3, #8
2007009e:	2b00      	cmp	r3, #0
200700a0:	d0f9      	beq.n	20070096 <SystemInit+0x96>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
200700a2:	4b09      	ldr	r3, [pc, #36]	; (200700c8 <SystemInit+0xc8>)
200700a4:	4a09      	ldr	r2, [pc, #36]	; (200700cc <SystemInit+0xcc>)
200700a6:	601a      	str	r2, [r3, #0]
}
200700a8:	bf00      	nop
200700aa:	46bd      	mov	sp, r7
200700ac:	bc80      	pop	{r7}
200700ae:	4770      	bx	lr
200700b0:	400e0a00 	.word	0x400e0a00
200700b4:	400e0c00 	.word	0x400e0c00
200700b8:	400e0600 	.word	0x400e0600
200700bc:	00370809 	.word	0x00370809
200700c0:	01370809 	.word	0x01370809
200700c4:	200d3f01 	.word	0x200d3f01
200700c8:	20070198 	.word	0x20070198
200700cc:	0501bd00 	.word	0x0501bd00

200700d0 <system_init_flash>:
 * Initialize flash.
 */
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
200700d0:	b480      	push	{r7}
200700d2:	b083      	sub	sp, #12
200700d4:	af00      	add	r7, sp, #0
200700d6:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700d8:	687b      	ldr	r3, [r7, #4]
200700da:	4a25      	ldr	r2, [pc, #148]	; (20070170 <system_init_flash+0xa0>)
200700dc:	4293      	cmp	r3, r2
200700de:	d806      	bhi.n	200700ee <system_init_flash+0x1e>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700e0:	4b24      	ldr	r3, [pc, #144]	; (20070174 <system_init_flash+0xa4>)
200700e2:	2200      	movs	r2, #0
200700e4:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700e6:	4b24      	ldr	r3, [pc, #144]	; (20070178 <system_init_flash+0xa8>)
200700e8:	2200      	movs	r2, #0
200700ea:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
	}
}
200700ec:	e03b      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700ee:	687b      	ldr	r3, [r7, #4]
200700f0:	4a22      	ldr	r2, [pc, #136]	; (2007017c <system_init_flash+0xac>)
200700f2:	4293      	cmp	r3, r2
200700f4:	d808      	bhi.n	20070108 <system_init_flash+0x38>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700f6:	4b1f      	ldr	r3, [pc, #124]	; (20070174 <system_init_flash+0xa4>)
200700f8:	f44f 7280 	mov.w	r2, #256	; 0x100
200700fc:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700fe:	4b1e      	ldr	r3, [pc, #120]	; (20070178 <system_init_flash+0xa8>)
20070100:	f44f 7280 	mov.w	r2, #256	; 0x100
20070104:	601a      	str	r2, [r3, #0]
}
20070106:	e02e      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
20070108:	687b      	ldr	r3, [r7, #4]
2007010a:	4a1d      	ldr	r2, [pc, #116]	; (20070180 <system_init_flash+0xb0>)
2007010c:	4293      	cmp	r3, r2
2007010e:	d808      	bhi.n	20070122 <system_init_flash+0x52>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
20070110:	4b18      	ldr	r3, [pc, #96]	; (20070174 <system_init_flash+0xa4>)
20070112:	f44f 7200 	mov.w	r2, #512	; 0x200
20070116:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
20070118:	4b17      	ldr	r3, [pc, #92]	; (20070178 <system_init_flash+0xa8>)
2007011a:	f44f 7200 	mov.w	r2, #512	; 0x200
2007011e:	601a      	str	r2, [r3, #0]
}
20070120:	e021      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
20070122:	687b      	ldr	r3, [r7, #4]
20070124:	4a17      	ldr	r2, [pc, #92]	; (20070184 <system_init_flash+0xb4>)
20070126:	4293      	cmp	r3, r2
20070128:	d808      	bhi.n	2007013c <system_init_flash+0x6c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
2007012a:	4b12      	ldr	r3, [pc, #72]	; (20070174 <system_init_flash+0xa4>)
2007012c:	f44f 7240 	mov.w	r2, #768	; 0x300
20070130:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
20070132:	4b11      	ldr	r3, [pc, #68]	; (20070178 <system_init_flash+0xa8>)
20070134:	f44f 7240 	mov.w	r2, #768	; 0x300
20070138:	601a      	str	r2, [r3, #0]
}
2007013a:	e014      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
2007013c:	687b      	ldr	r3, [r7, #4]
2007013e:	4a12      	ldr	r2, [pc, #72]	; (20070188 <system_init_flash+0xb8>)
20070140:	4293      	cmp	r3, r2
20070142:	d808      	bhi.n	20070156 <system_init_flash+0x86>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070144:	4b0b      	ldr	r3, [pc, #44]	; (20070174 <system_init_flash+0xa4>)
20070146:	f44f 6280 	mov.w	r2, #1024	; 0x400
2007014a:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
2007014c:	4b0a      	ldr	r3, [pc, #40]	; (20070178 <system_init_flash+0xa8>)
2007014e:	f44f 6280 	mov.w	r2, #1024	; 0x400
20070152:	601a      	str	r2, [r3, #0]
}
20070154:	e007      	b.n	20070166 <system_init_flash+0x96>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070156:	4b07      	ldr	r3, [pc, #28]	; (20070174 <system_init_flash+0xa4>)
20070158:	f44f 62a0 	mov.w	r2, #1280	; 0x500
2007015c:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007015e:	4b06      	ldr	r3, [pc, #24]	; (20070178 <system_init_flash+0xa8>)
20070160:	f44f 62a0 	mov.w	r2, #1280	; 0x500
20070164:	601a      	str	r2, [r3, #0]
}
20070166:	bf00      	nop
20070168:	370c      	adds	r7, #12
2007016a:	46bd      	mov	sp, r7
2007016c:	bc80      	pop	{r7}
2007016e:	4770      	bx	lr
20070170:	0121eabf 	.word	0x0121eabf
20070174:	400e0a00 	.word	0x400e0a00
20070178:	400e0c00 	.word	0x400e0c00
2007017c:	02faf07f 	.word	0x02faf07f
20070180:	03d08fff 	.word	0x03d08fff
20070184:	04c4b3ff 	.word	0x04c4b3ff
20070188:	055d4a7f 	.word	0x055d4a7f

2007018c <print_menu>:
2007018c:	01010101                                         .

2007018d <rbt_id>:
2007018d:	01010101                                         .

2007018e <act_cursor_line_on_lcd>:
2007018e:	01010101                                         .

2007018f <prev_cursor_line_on_lcd>:
2007018f:	01010101                                         .

20070190 <act_cursor_line>:
20070190:	08010101                                         .

20070191 <prev_cursor_line>:
20070191:	01080101                                         .

20070192 <min_cursor_line>:
20070192:	00010801                                         .

20070193 <max_cursor_line>:
20070193:	00000108                                         .

20070194 <menu_main_column>:
20070194:	00000001                                ....

20070198 <SystemCoreClock>:
20070198:	003d0900                                ..=.

2007019c <update_dots>:
2007019c:	00000001                                ....

200701a0 <_impure_ptr>:
200701a0:	200701a8 00000000                       ... ....

200701a8 <impure_data>:
200701a8:	00000000 20070494 200704fc 20070564     ....... ... d.. 
	...
20070250:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070260:	0005deec 0000000b 00000000 00000000     ................
	...

200705d0 <__atexit_recursive_mutex>:
200705d0:	20070c1c                                ... 

200705d4 <__malloc_av_>:
	...
200705dc:	200705d4 200705d4 200705dc 200705dc     ... ... ... ... 
200705ec:	200705e4 200705e4 200705ec 200705ec     ... ... ... ... 
200705fc:	200705f4 200705f4 200705fc 200705fc     ... ... ... ... 
2007060c:	20070604 20070604 2007060c 2007060c     ... ... ... ... 
2007061c:	20070614 20070614 2007061c 2007061c     ... ... ... ... 
2007062c:	20070624 20070624 2007062c 2007062c     $.. $.. ,.. ,.. 
2007063c:	20070634 20070634 2007063c 2007063c     4.. 4.. <.. <.. 
2007064c:	20070644 20070644 2007064c 2007064c     D.. D.. L.. L.. 
2007065c:	20070654 20070654 2007065c 2007065c     T.. T.. \.. \.. 
2007066c:	20070664 20070664 2007066c 2007066c     d.. d.. l.. l.. 
2007067c:	20070674 20070674 2007067c 2007067c     t.. t.. |.. |.. 
2007068c:	20070684 20070684 2007068c 2007068c     ... ... ... ... 
2007069c:	20070694 20070694 2007069c 2007069c     ... ... ... ... 
200706ac:	200706a4 200706a4 200706ac 200706ac     ... ... ... ... 
200706bc:	200706b4 200706b4 200706bc 200706bc     ... ... ... ... 
200706cc:	200706c4 200706c4 200706cc 200706cc     ... ... ... ... 
200706dc:	200706d4 200706d4 200706dc 200706dc     ... ... ... ... 
200706ec:	200706e4 200706e4 200706ec 200706ec     ... ... ... ... 
200706fc:	200706f4 200706f4 200706fc 200706fc     ... ... ... ... 
2007070c:	20070704 20070704 2007070c 2007070c     ... ... ... ... 
2007071c:	20070714 20070714 2007071c 2007071c     ... ... ... ... 
2007072c:	20070724 20070724 2007072c 2007072c     $.. $.. ,.. ,.. 
2007073c:	20070734 20070734 2007073c 2007073c     4.. 4.. <.. <.. 
2007074c:	20070744 20070744 2007074c 2007074c     D.. D.. L.. L.. 
2007075c:	20070754 20070754 2007075c 2007075c     T.. T.. \.. \.. 
2007076c:	20070764 20070764 2007076c 2007076c     d.. d.. l.. l.. 
2007077c:	20070774 20070774 2007077c 2007077c     t.. t.. |.. |.. 
2007078c:	20070784 20070784 2007078c 2007078c     ... ... ... ... 
2007079c:	20070794 20070794 2007079c 2007079c     ... ... ... ... 
200707ac:	200707a4 200707a4 200707ac 200707ac     ... ... ... ... 
200707bc:	200707b4 200707b4 200707bc 200707bc     ... ... ... ... 
200707cc:	200707c4 200707c4 200707cc 200707cc     ... ... ... ... 
200707dc:	200707d4 200707d4 200707dc 200707dc     ... ... ... ... 
200707ec:	200707e4 200707e4 200707ec 200707ec     ... ... ... ... 
200707fc:	200707f4 200707f4 200707fc 200707fc     ... ... ... ... 
2007080c:	20070804 20070804 2007080c 2007080c     ... ... ... ... 
2007081c:	20070814 20070814 2007081c 2007081c     ... ... ... ... 
2007082c:	20070824 20070824 2007082c 2007082c     $.. $.. ,.. ,.. 
2007083c:	20070834 20070834 2007083c 2007083c     4.. 4.. <.. <.. 
2007084c:	20070844 20070844 2007084c 2007084c     D.. D.. L.. L.. 
2007085c:	20070854 20070854 2007085c 2007085c     T.. T.. \.. \.. 
2007086c:	20070864 20070864 2007086c 2007086c     d.. d.. l.. l.. 
2007087c:	20070874 20070874 2007087c 2007087c     t.. t.. |.. |.. 
2007088c:	20070884 20070884 2007088c 2007088c     ... ... ... ... 
2007089c:	20070894 20070894 2007089c 2007089c     ... ... ... ... 
200708ac:	200708a4 200708a4 200708ac 200708ac     ... ... ... ... 
200708bc:	200708b4 200708b4 200708bc 200708bc     ... ... ... ... 
200708cc:	200708c4 200708c4 200708cc 200708cc     ... ... ... ... 
200708dc:	200708d4 200708d4 200708dc 200708dc     ... ... ... ... 
200708ec:	200708e4 200708e4 200708ec 200708ec     ... ... ... ... 
200708fc:	200708f4 200708f4 200708fc 200708fc     ... ... ... ... 
2007090c:	20070904 20070904 2007090c 2007090c     ... ... ... ... 
2007091c:	20070914 20070914 2007091c 2007091c     ... ... ... ... 
2007092c:	20070924 20070924 2007092c 2007092c     $.. $.. ,.. ,.. 
2007093c:	20070934 20070934 2007093c 2007093c     4.. 4.. <.. <.. 
2007094c:	20070944 20070944 2007094c 2007094c     D.. D.. L.. L.. 
2007095c:	20070954 20070954 2007095c 2007095c     T.. T.. \.. \.. 
2007096c:	20070964 20070964 2007096c 2007096c     d.. d.. l.. l.. 
2007097c:	20070974 20070974 2007097c 2007097c     t.. t.. |.. |.. 
2007098c:	20070984 20070984 2007098c 2007098c     ... ... ... ... 
2007099c:	20070994 20070994 2007099c 2007099c     ... ... ... ... 
200709ac:	200709a4 200709a4 200709ac 200709ac     ... ... ... ... 
200709bc:	200709b4 200709b4 200709bc 200709bc     ... ... ... ... 
200709cc:	200709c4 200709c4 200709cc 200709cc     ... ... ... ... 

200709dc <__malloc_sbrk_base>:
200709dc:	ffffffff                                ....

200709e0 <__malloc_trim_threshold>:
200709e0:	00020000                                ....

200709e4 <__global_locale>:
200709e4:	00000043 00000000 00000000 00000000     C...............
	...
20070a04:	00000043 00000000 00000000 00000000     C...............
	...
20070a24:	00000043 00000000 00000000 00000000     C...............
	...
20070a44:	00000043 00000000 00000000 00000000     C...............
	...
20070a64:	00000043 00000000 00000000 00000000     C...............
	...
20070a84:	00000043 00000000 00000000 00000000     C...............
	...
20070aa4:	00000043 00000000 00000000 00000000     C...............
	...
20070ac4:	00086849 000863e9 00000000 00087734     Ih...c......4w..
20070ad4:	00087730 000875d0 000875d0 000875d0     0w...u...u...u..
20070ae4:	000875d0 000875d0 000875d0 000875d0     .u...u...u...u..
20070af4:	000875d0 000875d0 ffffffff ffffffff     .u...u..........
20070b04:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
20070b2c:	53410000 00494943 00000000 00000000     ..ASCII.........
	...
