// Seed: 2524202873
module module_0 (
    output wor   id_0,
    output tri   id_1,
    input  uwire id_2,
    output wor   id_3,
    input  uwire id_4,
    output wire  id_5,
    input  tri   id_6,
    input  tri   id_7,
    output tri0  id_8,
    output wor   id_9
);
  wire id_11, id_12, id_13;
  tri1 id_14 = 1;
endmodule
macromodule module_1 (
    input wor id_0,
    output tri1 id_1,
    input tri id_2,
    output tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    output wand id_8,
    input supply1 id_9,
    input wand id_10,
    input wire id_11
);
  assign id_3 = id_10;
  module_0(
      id_8, id_3, id_9, id_8, id_6, id_8, id_5, id_7, id_1, id_8
  );
endmodule
