5 b 0 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t foo -vcd err3.vcd -o err3.cdd -v err3.v
3 0 $root "$root" NA 0 0 1
3 0 foo "foo" err3.v 24 34 1
2 1 28 8000c 0 3d 121002 0 0 1 34 2 $u0
1 a 26 830004 1 0 0 0 1 33 2
4 1 0 0
3 1 foo.$u0 "foo.$u0" err3.v 0 32 1
2 2 29 50008 0 0 20000 0 0 1 36 0
2 3 29 10001 0 1 400 0 0 a
2 4 29 10008 0 37 11002 2 3
2 5 30 20003 0 0 20000 0 0 32 96 44 0 0 0 0 0 0 0
2 6 30 10003 0 2c 20002 5 0 32 34 aa aa aa aa aa aa aa aa
2 7 31 50008 0 0 20000 0 0 1 36 1
2 8 31 10001 0 1 400 0 0 a
2 9 31 10008 0 37 2 7 8
4 9 0 0
4 6 9 0
4 4 6 6
