{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 19:04:28 2022 " "Info: Processing started: Fri Jun 03 19:04:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../judge/judge.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../judge/judge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 judge-arc " "Info: Found design unit 1: judge-arc" {  } { { "../judge/judge.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/judge/judge.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 judge " "Info: Found entity 1: judge" {  } { { "../judge/judge.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/judge/judge.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../judge_seven/judge_seven.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../judge_seven/judge_seven.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 judge_seven-arc " "Info: Found design unit 1: judge_seven-arc" {  } { { "../judge_seven/judge_seven.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/judge_seven/judge_seven.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 judge_seven " "Info: Found entity 1: judge_seven" {  } { { "../judge_seven/judge_seven.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/judge_seven/judge_seven.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd " "Warning: Can't analyze file -- file D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ring_bell/ring_bell.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ring_bell/ring_bell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_bell-arc " "Info: Found design unit 1: ring_bell-arc" {  } { { "../ring_bell/ring_bell.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/ring_bell/ring_bell.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ring_bell " "Info: Found entity 1: ring_bell" {  } { { "../ring_bell/ring_bell.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/ring_bell/ring_bell.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../display/display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../display/display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-arc " "Info: Found design unit 1: display-arc" {  } { { "../display/display.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "../display/display.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/display/display.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../two_four_trans/two_four_trans.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../two_four_trans/two_four_trans.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_four_trans-arc " "Info: Found design unit 1: two_four_trans-arc" {  } { { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 two_four_trans " "Info: Found entity 1: two_four_trans" {  } { { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../count_60/count_60.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../count_60/count_60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_60-arc " "Info: Found design unit 1: count_60-arc" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count_60 " "Info: Found entity 1: count_60" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../count_24/count_24.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../count_24/count_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_24-arc " "Info: Found design unit 1: count_24-arc" {  } { { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count_24 " "Info: Found entity 1: count_24" {  } { { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-art " "Info: Found design unit 1: clock-art" {  } { { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Info: Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "setled clock.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at clock.vhd(12): used implicit default value for signal \"setled\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide divide:u1 " "Info: Elaborating entity \"divide\" for hierarchy \"divide:u1\"" {  } { { "clock.vhd" "u1" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ETDFX_PARAM_NO_INIT" "WIDTH_N " "Error: Can't find an inherited or default value for parameter \"WIDTH_N\" -- specify a parameter value" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 29 2 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Can't find an inherited or default value for parameter \"%1!s!\" -- specify a parameter value" 0 0 "" 0 -1}
{ "Error" "ETDFX_PARAM_NO_INIT" "WIDTH_D " "Error: Can't find an inherited or default value for parameter \"WIDTH_D\" -- specify a parameter value" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 30 2 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Can't find an inherited or default value for parameter \"%1!s!\" -- specify a parameter value" 0 0 "" 0 -1}
{ "Error" "ETDFX_PARAM_NO_INIT" "WIDTH_Q " "Error: Can't find an inherited or default value for parameter \"WIDTH_Q\" -- specify a parameter value" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 31 2 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Can't find an inherited or default value for parameter \"%1!s!\" -- specify a parameter value" 0 0 "" 0 -1}
{ "Error" "ETDFX_PARAM_NO_INIT" "WIDTH_R " "Error: Can't find an inherited or default value for parameter \"WIDTH_R\" -- specify a parameter value" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 32 2 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Can't find an inherited or default value for parameter \"%1!s!\" -- specify a parameter value" 0 0 "" 0 -1}
{ "Error" "ETDFX_UNDEFINED_CONSTANT" "WIDTH_Q " "Error: Symbolic name \"WIDTH_Q\" is used but not defined" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 50 25 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Symbolic name \"%1!s!\" is used but not defined" 0 0 "" 0 -1}
{ "Error" "ETDFX_UNDEFINED_CONSTANT" "WIDTH_N " "Error: Symbolic name \"WIDTH_N\" is used but not defined" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 59 26 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Symbolic name \"%1!s!\" is used but not defined" 0 0 "" 0 -1}
{ "Warning" "WTDFX_MISSING_QUOTES" "WIDTH_D " "Warning: Constant or parameter \"WIDTH_D\" is used but not defined -- interpreted constant or parameter as quoted string" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 60 40 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Constant or parameter \"%1!s!\" is used but not defined -- interpreted constant or parameter as quoted string" 0 0 "" 0 -1}
{ "Warning" "WTDFX_MISSING_QUOTES" "WIDTH_D " "Warning: Constant or parameter \"WIDTH_D\" is used but not defined -- interpreted constant or parameter as quoted string" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 60 40 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Constant or parameter \"%1!s!\" is used but not defined -- interpreted constant or parameter as quoted string" 0 0 "" 0 -1}
{ "Error" "ETDFX_ILLEGAL_STRING" "WIDTH_D " "Error: Arithmetic expression cannot contain quoted string \"WIDTH_D\"" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 57 21 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Arithmetic expression cannot contain quoted string \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "ETDFX_UNDEFINED_CONSTANT" "WIDTH_D " "Error: Symbolic name \"WIDTH_D\" is used but not defined" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 61 39 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Symbolic name \"%1!s!\" is used but not defined" 0 0 "" 0 -1}
{ "Error" "ETDFX_NEGATIVE_EXPRESSION" "-1 " "Error: Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 78 19 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Group range of arithmetic expression contains negative number %1!d!, but numbers in group ranges cannot be negative" 0 0 "" 0 -1}
{ "Error" "ETDFX_NEGATIVE_EXPRESSION" "-1 " "Error: Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 78 46 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Group range of arithmetic expression contains negative number %1!d!, but numbers in group ranges cannot be negative" 0 0 "" 0 -1}
{ "Error" "ETDFX_NEGATIVE_EXPRESSION" "-1 " "Error: Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 79 18 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Group range of arithmetic expression contains negative number %1!d!, but numbers in group ranges cannot be negative" 0 0 "" 0 -1}
{ "Error" "ETDFX_UNDEFINED_CONSTANT" "WIDTH_R " "Error: Symbolic name \"WIDTH_R\" is used but not defined" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 79 36 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Symbolic name \"%1!s!\" is used but not defined" 0 0 "" 0 -1}
{ "Error" "ETDFX_NEGATIVE_EXPRESSION" "-1 " "Error: Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 79 43 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Group range of arithmetic expression contains negative number %1!d!, but numbers in group ranges cannot be negative" 0 0 "" 0 -1}
{ "Error" "ETDFX_NEGATIVE_EXPRESSION" "-1 " "Error: Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative" {  } { { "alt_u_div.inc" "" { Text "d:/quartusii/quartus/libraries/megafunctions/alt_u_div.inc" 10 76 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Group range of arithmetic expression contains negative number %1!d!, but numbers in group ranges cannot be negative" 0 0 "" 0 -1}
{ "Error" "ETDFX_ASSERTION" "Values of WIDTH_N (0), WIDTH_D (0), WIDTH_Q (0), WIDTH_R (0), and WIDTH_D_MIN (1) parameters must be greater than 0 " "Error: Assertion error: Values of WIDTH_N (0), WIDTH_D (0), WIDTH_Q (0), WIDTH_R (0), and WIDTH_D_MIN (1) parameters must be greater than 0" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 95 2 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Assertion error: %1!s!" 0 0 "" 0 -1}
{ "Error" "ETDFX_CONSTANT_EXPECTED" "RemainderSize " "Error: Text Design File contains \"RemainderSize\" item, but must contain state name, node, constant, or parameter" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 100 43 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Text Design File contains \"%1!s!\" item, but must contain state name, node, constant, or parameter" 0 0 "" 0 -1}
{ "Error" "ETDFX_ASSERTION" "Illegal value for WIDTH_D_MIN parameter (1) -- value must be in the range 1 to MIN (WIDTH_N, WIDTH_D) " "Error: Assertion error: Illegal value for WIDTH_D_MIN parameter (1) -- value must be in the range 1 to MIN (WIDTH_N, WIDTH_D)" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 100 2 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Assertion error: %1!s!" 0 0 "" 0 -1}
{ "Error" "ETDFX_TYPE_MISMATCH" "" "Error: Arithmetic expression cannot compare a number to a quoted string" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 110 17 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Arithmetic expression cannot compare a number to a quoted string" 0 0 "" 0 -1}
{ "Error" "ETDFX_ASSERTION" "Illegal value for WIDTH_R parameter (0) -- value must equal MIN (WIDTH_N, WIDTH_D) " "Error: Assertion error: Illegal value for WIDTH_R parameter (0) -- value must equal MIN (WIDTH_N, WIDTH_D)" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 110 2 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Assertion error: %1!s!" 0 0 "" 0 -1}
{ "Error" "ETDFX_ASSERTION" "Illegal value for PIPELINE_DELAY parameter (0) -- value must be in the range 0 to WIDTH_Q - 1 " "Error: Assertion error: Illegal value for PIPELINE_DELAY parameter (0) -- value must be in the range 0 to WIDTH_Q - 1" {  } { { "divide.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/divide.tdf" 125 2 0 } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Assertion error: %1!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "divide:u1 " "Error: Can't elaborate user hierarchy \"divide:u1\"" {  } { { "clock.vhd" "u1" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 80 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 21 s 4 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 21 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Error: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 03 19:04:29 2022 " "Error: Processing ended: Fri Jun 03 19:04:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
