

================================================================
== Vitis HLS Report for 'parse_optional_header_fields'
================================================================
* Date:           Tue Jul 19 06:12:50 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.616 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.61>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_dataOffsetFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_dataOffsetFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_dataOffsetFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %rxEng_optionalFieldsFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %rxEng_optionalFieldsFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %rxEng_optionalFieldsFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %rxEng_optionalFieldsFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_dataOffsetFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln645 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:645]   --->   Operation 15 'specpipeline' 'specpipeline_ln645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_4_load = load i1 %state_4"   --->   Operation 16 'load' 'state_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%dataOffset_V_1_load = load i4 %dataOffset_V_1"   --->   Operation 17 'load' 'dataOffset_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_s = load i320 %fields_V"   --->   Operation 18 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln657 = br i1 %state_4_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:657]   --->   Operation 19 'br' 'br_ln657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i4P0A, i4 %rxEng_dataOffsetFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 20 'nbreadreq' 'tmp_i' <Predicate = (!state_4_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln660 = br i1 %tmp_i, void %parse_optional_header_fields.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:660]   --->   Operation 21 'br' 'br_ln660' <Predicate = (!state_4_load)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_i_276 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i320P0A, i320 %rxEng_optionalFieldsFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 22 'nbreadreq' 'tmp_i_276' <Predicate = (!state_4_load & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln660 = br i1 %tmp_i_276, void %parse_optional_header_fields.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:660]   --->   Operation 23 'br' 'br_ln660' <Predicate = (!state_4_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.16ns)   --->   "%rxEng_dataOffsetFifo_read = read i4 @_ssdm_op_Read.ap_fifo.volatile.i4P0A, i4 %rxEng_dataOffsetFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'read' 'rxEng_dataOffsetFifo_read' <Predicate = (!state_4_load & tmp_i & tmp_i_276)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln145 = store i4 %rxEng_dataOffsetFifo_read, i4 %dataOffset_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'store' 'store_ln145' <Predicate = (!state_4_load & tmp_i & tmp_i_276)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (1.16ns)   --->   "%rxEng_optionalFieldsFifo_read = read i320 @_ssdm_op_Read.ap_fifo.volatile.i320P0A, i320 %rxEng_optionalFieldsFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'read' 'rxEng_optionalFieldsFifo_read' <Predicate = (!state_4_load & tmp_i & tmp_i_276)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln145 = store i320 %rxEng_optionalFieldsFifo_read, i320 %fields_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'store' 'store_ln145' <Predicate = (!state_4_load & tmp_i & tmp_i_276)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %state_4"   --->   Operation 28 'store' 'store_ln0' <Predicate = (!state_4_load & tmp_i & tmp_i_276)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln666 = br void %parse_optional_header_fields.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:666]   --->   Operation 29 'br' 'br_ln666' <Predicate = (!state_4_load & tmp_i & tmp_i_276)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%optionKind = trunc i320 %p_Val2_s"   --->   Operation 30 'trunc' 'optionKind' <Predicate = (state_4_load)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%optionLength_V = partselect i8 @_ssdm_op_PartSelect.i8.i320.i32.i32, i320 %p_Val2_s, i32 8, i32 15"   --->   Operation 31 'partselect' 'optionLength_V' <Predicate = (state_4_load)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.65ns)   --->   "%switch_ln672 = switch i8 %optionKind, void, i8 0, void, i8 1, void %_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i, i8 3, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:672]   --->   Operation 32 'switch' 'switch_ln672' <Predicate = (state_4_load)> <Delay = 0.65>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_03 = partselect i4 @_ssdm_op_PartSelect.i4.i320.i32.i32, i320 %p_Val2_s, i32 16, i32 19"   --->   Operation 33 'partselect' 'p_03' <Predicate = (state_4_load & optionKind == 3)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %state_4"   --->   Operation 34 'store' 'store_ln0' <Predicate = (state_4_load & optionKind == 3)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln686 = br void %_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:686]   --->   Operation 35 'br' 'br_ln686' <Predicate = (state_4_load & optionKind == 3)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %state_4"   --->   Operation 36 'store' 'store_ln0' <Predicate = (state_4_load & optionKind == 0)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln678 = br void %_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:678]   --->   Operation 37 'br' 'br_ln678' <Predicate = (state_4_load & optionKind == 0)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln870 = zext i4 %dataOffset_V_1_load"   --->   Operation 38 'zext' 'zext_ln870' <Predicate = (state_4_load & optionKind != 0 & optionKind != 1 & optionKind != 3)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.58ns)   --->   "%icmp_ln870 = icmp_eq  i8 %zext_ln870, i8 %optionLength_V"   --->   Operation 39 'icmp' 'icmp_ln870' <Predicate = (state_4_load & optionKind != 0 & optionKind != 1 & optionKind != 3)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln688 = br i1 %icmp_ln870, void %_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:688]   --->   Operation 40 'br' 'br_ln688' <Predicate = (state_4_load & optionKind != 0 & optionKind != 1 & optionKind != 3)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %state_4"   --->   Operation 41 'store' 'store_ln0' <Predicate = (state_4_load & optionKind != 0 & optionKind != 1 & optionKind != 3 & icmp_ln870)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%br_ln693 = br void %_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:693]   --->   Operation 42 'br' 'br_ln693' <Predicate = (state_4_load & optionKind != 0 & optionKind != 1 & optionKind != 3 & icmp_ln870)> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%optionLength_V_1 = phi i8 %optionLength_V, void, i8 %optionLength_V, void, i8 %optionLength_V, void, i8 1, void, i8 %optionLength_V, void"   --->   Operation 43 'phi' 'optionLength_V_1' <Predicate = (state_4_load)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln692 = trunc i8 %optionLength_V_1"   --->   Operation 44 'trunc' 'trunc_ln692' <Predicate = (state_4_load)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.70ns)   --->   "%sub_ln692 = sub i4 %dataOffset_V_1_load, i4 %trunc_ln692"   --->   Operation 45 'sub' 'sub_ln692' <Predicate = (state_4_load)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln692 = store i4 %sub_ln692, i4 %dataOffset_V_1"   --->   Operation 46 'store' 'store_ln692' <Predicate = (state_4_load)> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %optionLength_V_1, i3 0"   --->   Operation 47 'bitconcatenate' 'shl_ln' <Predicate = (state_4_load)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln799 = zext i11 %shl_ln"   --->   Operation 48 'zext' 'zext_ln799' <Predicate = (state_4_load)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.26ns)   --->   "%r = lshr i320 %p_Val2_s, i320 %zext_ln799"   --->   Operation 49 'lshr' 'r' <Predicate = (state_4_load)> <Delay = 1.26> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln697 = store i320 %r, i320 %fields_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:697]   --->   Operation 50 'store' 'store_ln697' <Predicate = (state_4_load)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln698 = br void %parse_optional_header_fields.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:698]   --->   Operation 51 'br' 'br_ln698' <Predicate = (state_4_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 52 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %rxEng_winScaleFifo, i4 %p_03" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'write' 'write_ln174' <Predicate = (state_4_load & optionKind == 3)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 53 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %rxEng_winScaleFifo, i4 0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'write' 'write_ln174' <Predicate = (state_4_load & optionKind == 0)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 54 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %rxEng_winScaleFifo, i4 0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'write' 'write_ln174' <Predicate = (state_4_load & optionKind != 0 & optionKind != 1 & optionKind != 3 & icmp_ln870)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 2.62ns
The critical path consists of the following:
	'load' operation ('dataOffset_V_1_load') on static variable 'dataOffset_V_1' [24]  (0 ns)
	'icmp' operation ('icmp_ln870') [55]  (0.581 ns)
	multiplexor before 'phi' operation ('optionLength.V') with incoming values : ('optionLength.V') [62]  (0.387 ns)
	'phi' operation ('optionLength.V') with incoming values : ('optionLength.V') [62]  (0 ns)
	'lshr' operation ('r') [68]  (1.26 ns)
	'store' operation ('store_ln697', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:697) of variable 'r' on static variable 'fields_V' [69]  (0.387 ns)

 <State 2>: 1.17ns
The critical path consists of the following:
	fifo write on port 'rxEng_winScaleFifo' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [58]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
