
            Lattice Mapping Report File for Design Module 'ram00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     ram00_ram0.ngd -o ram00_ram0_map.ncd -pr ram00_ram0.prf -mp ram00_ram0.mrp
     -lpf D:/Clases/Arqui/2doParcial/ram00/ram0/ram00_ram0_synplify.lpf -lpf
     D:/Clases/Arqui/2doParcial/ram00/ram00.lpf -c 0 -gui -msgset
     D:/Clases/Arqui/2doParcial/ram00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  12/03/21  14:35:46

Design Summary
--------------

   Number of registers:     59 out of  7209 (1%)
      PFU registers:           59 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       104 out of  3432 (3%)
      SLICEs as Logic/ROM:     80 out of  3432 (2%)
      SLICEs as RAM:           24 out of  2574 (1%)
      SLICEs as Carry:         24 out of  3432 (1%)
   Number of LUT4s:        206 out of  6864 (3%)
      Number used as logic LUTs:        110
      Number used as distributed RAM:    48
      Number used as ripple logic:       48
      Number used as shift registers:     0
   Number of PIO sites used: 42 + 4(JTAG) out of 115 (40%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net clk0_c: 41 loads, 41 rising, 0 falling (Driver: RA00/OS01/oscout )
     Net RA00/sclk: 13 loads, 13 rising, 0 falling (Driver: RA00/OS00/OSCIinst0
     )

                                    Page 1




Design:  ram00                                         Date:  12/03/21  14:35:46

Design Summary (cont)
---------------------
   Number of Clock Enables:  5
     Net rw0_c: 4 loads, 4 LSLICEs
     Net N_8: 7 loads, 7 LSLICEs
     Net RA04/outcre: 4 loads, 4 LSLICEs
     Net RA02/un1_rwc_5_i: 4 loads, 4 LSLICEs
     Net RA02/un1_rwc_1_i: 1 loads, 1 LSLICEs
   Number of LSRs:  4
     Net re0_c: 7 loads, 7 LSLICEs
     Net RA01.pshift.outr4: 9 loads, 9 LSLICEs
     Net RA02/outwordc_23: 4 loads, 4 LSLICEs
     Net RA00/OS01/un1_oscout50_2_0_RNI671K1: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net outcontR0_c[0]: 31 loads
     Net outcontR0_c[1]: 31 loads
     Net outcontR0_c[2]: 31 loads
     Net outcontR0_c[3]: 31 loads
     Net re0_c: 23 loads
     Net rw0_c: 20 loads
     Net outcontR0_c[5]: 17 loads
     Net RA00/OS01/un1_oscout50_2_0_RNI671K1: 12 loads
     Net outcontW0_c[1]: 11 loads
     Net outcontW0_c[2]: 11 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlag0            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[5]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[4]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[3]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[2]     | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  ram00                                         Date:  12/03/21  14:35:46

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| outtransist0[1]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[0]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[6]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[5]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[4]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontR0[5]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontR0[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontR0[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontR0[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontR0[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontR0[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontW0[5]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontW0[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontW0[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontW0[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontW0[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontW0[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[3]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[2]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[1]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[1]           | INPUT     | LVCMOS25  |            |

                                    Page 3




Design:  ram00                                         Date:  12/03/21  14:35:46

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| inkey0[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rw0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| re0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[4]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[3]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block RA03/GND undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block RA00/OS01/VCC undriven or does not drive anything - clipped.
Block RA01/VCC undriven or does not drive anything - clipped.
Block RA01/GND undriven or does not drive anything - clipped.
Block RA02/VCC undriven or does not drive anything - clipped.
Block RA03/VCC undriven or does not drive anything - clipped.
Block RA04/VCC undriven or does not drive anything - clipped.
Block RA05/GND undriven or does not drive anything - clipped.
Signal re0_c_i was merged into signal re0_c
Signal rw0_c_i was merged into signal rw0_c
Signal RA00/OS00/GND undriven or does not drive anything - clipped.
Signal RA00/OS01/GND undriven or does not drive anything - clipped.
Signal RA02/GND undriven or does not drive anything - clipped.
Signal RA04/GND undriven or does not drive anything - clipped.
Signal RA00/OS00/OSCIinst0_SEDSTDBY undriven or does not drive anything -
     clipped.
Signal RA00/OS01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal RA00/OS01/N_1 undriven or does not drive anything - clipped.
Signal RA00/OS01/un1_sdiv_s_21_0_S1 undriven or does not drive anything -
     clipped.
Signal RA00/OS01/un1_sdiv_s_21_0_COUT undriven or does not drive anything -
     clipped.
Signal RA02/un1_outcontwritec_s_5_0_S1 undriven or does not drive anything -
     clipped.
Signal RA02/un1_outcontwritec_s_5_0_COUT undriven or does not drive anything -
     clipped.
Signal RA02/un1_outcontwritec_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal RA02/N_1 undriven or does not drive anything - clipped.
Signal RA03/sword_ram_0_DO3 undriven or does not drive anything - clipped.
Signal RA03/sword_ram_2_DO3 undriven or does not drive anything - clipped.
Signal RA03/sword_ram_4_DO3 undriven or does not drive anything - clipped.
Signal RA03/sword_ram_6_DO3 undriven or does not drive anything - clipped.
Signal RA04/outcr_cry_0_S0[0] undriven or does not drive anything - clipped.
Signal RA04/N_1 undriven or does not drive anything - clipped.

                                    Page 4




Design:  ram00                                         Date:  12/03/21  14:35:46

Removed logic (cont)
--------------------
Signal RA04/outcr_s_0_S1[5] undriven or does not drive anything - clipped.
Signal RA04/outcr_s_0_COUT[5] undriven or does not drive anything - clipped.
Signal RA04/un1_outcr_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal RA04/un1_outcr_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal RA04/N_2 undriven or does not drive anything - clipped.
Signal RA04/un1_outcr_cry_1_0_S1 undriven or does not drive anything - clipped.
Signal RA04/un1_outcr_cry_1_0_S0 undriven or does not drive anything - clipped.
Signal RA04/un1_outcr_cry_3_0_S1 undriven or does not drive anything - clipped.
Signal RA04/un1_outcr_cry_3_0_S0 undriven or does not drive anything - clipped.
Signal RA04/un1_outcr_cry_5_0_S0 undriven or does not drive anything - clipped.
Signal RA04/un1_outcr_cry_5_0_COUT undriven or does not drive anything -
     clipped.
Block re0_pad_RNIRNB5 was optimized away.
Block rw0_pad_RNIDI2F was optimized away.
Block RA00/OS00/GND was optimized away.
Block RA00/OS01/GND was optimized away.
Block RA02/GND was optimized away.
Block RA04/GND was optimized away.

Memory Usage
------------

/RA03/sword_ram:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/RA03/sword_ram_0:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/RA03/sword_ram_1:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/RA03/sword_ram_2:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/RA03/sword_ram_3:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/RA03/sword_ram_4:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/RA03/sword_ram_5:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0

                                    Page 5




Design:  ram00                                         Date:  12/03/21  14:35:46

Memory Usage (cont)
-------------------
    PFU Registers: 0
/RA03/sword_ram_6:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                RA00/OS00/OSCIinst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     RA00/sclk
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: RA00/OS00/OSCIinst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 60 MB
        

























                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
