

================================================================
== Vivado HLS Report for 'karastuba_mul_ADD_SU_1'
================================================================
* Date:           Fri Jun  5 20:51:52 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.268 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      446|      578| 1.338 us | 1.734 us |  446|  578|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                          |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_CAT_I_I_I_O_1_fu_428  |CAT_I_I_I_O_1  |      267|      267| 0.801 us | 0.801 us |  267|  267|   none  |
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       65|       65|         4|          2|          1|    32|    yes   |
        |- Loop 2  |       35|       35|         5|          1|          1|    32|    yes   |
        |- Loop 3  |       65|       65|         4|          2|          1|    32|    yes   |
        |- Loop 4  |       65|       65|         4|          2|          1|    32|    yes   |
        |- Loop 5  |       65|       65|         3|          1|          1|    64|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|    1242|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      3|      951|     933|    -|
|Memory           |        6|      -|        0|       0|    0|
|Multiplexer      |        -|      -|        -|     547|    -|
|Register         |        0|      -|     1415|      64|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        6|      3|     2366|    2786|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |grp_CAT_I_I_I_O_1_fu_428  |CAT_I_I_I_O_1         |        0|      0|  736|  932|    0|
    |karastuba_mul_mulsc4_U80  |karastuba_mul_mulsc4  |        0|      3|  215|    1|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      3|  951|  933|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_res_digits_data_V_U  |karastuba_mul_ADDNgs  |        2|  0|   0|    0|    64|   64|     1|         4096|
    |add2_digits_data_V_U   |karastuba_mul_ADDrcU  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |z1_digits_data_V_U     |karastuba_mul_ADDrcU  |        2|  0|   0|    0|    32|   64|     1|         2048|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                      |        6|  0|   0|    0|   128|  192|     3|         8192|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |add2_tmp_bits_fu_520_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln209_14_fu_479_p2      |     +    |      0|  0|  32|          64|          64|
    |add_ln209_15_fu_662_p2      |     +    |      0|  0|  32|          64|          64|
    |add_ln209_16_fu_750_p2      |     +    |      0|  0|  32|          64|          64|
    |add_ln209_5_fu_756_p2       |     +    |      0|  0|  32|          64|          64|
    |add_ln209_6_fu_484_p2       |     +    |      0|  0|  32|          64|          64|
    |add_ln209_fu_668_p2         |     +    |      0|  0|  32|          64|          64|
    |add_ln64_fu_515_p2          |     +    |      0|  0|  32|          32|          32|
    |add_ln700_21_fu_587_p2      |     +    |      0|  0|  71|          64|          64|
    |add_ln700_fu_473_p2         |     +    |      0|  0|  72|          65|          65|
    |add_ln96_fu_601_p2          |     +    |      0|  0|  32|          32|          32|
    |i_27_fu_450_p2              |     +    |      0|  0|  15|           6|           1|
    |i_28_fu_531_p2              |     +    |      0|  0|  15|           6|           1|
    |i_29_fu_711_p2              |     +    |      0|  0|  15|           6|           1|
    |i_30_fu_812_p2              |     +    |      0|  0|  15|           7|           1|
    |i_fu_623_p2                 |     +    |      0|  0|  15|           6|           1|
    |j_5_fu_727_p2               |     +    |      0|  0|  15|           7|           1|
    |j_fu_639_p2                 |     +    |      0|  0|  15|           7|           1|
    |p_res_tmp_bits_3_fu_801_p2  |     +    |      0|  0|  39|          32|          32|
    |p_res_tmp_bits_fu_788_p2    |     +    |      0|  0|  11|           3|           3|
    |tmp_V_17_fu_495_p2          |     +    |      0|  0|  73|          66|          66|
    |tmp_V_19_fu_574_p2          |     +    |      0|  0|  72|          65|          65|
    |tmp_V_22_fu_768_p2          |     +    |      0|  0|  73|          66|          66|
    |tmp_V_23_fu_656_p2          |     +    |      0|  0|  72|          65|          65|
    |tmp_V_24_fu_744_p2          |     +    |      0|  0|  72|          65|          65|
    |tmp_V_fu_680_p2             |     +    |      0|  0|  73|          66|          66|
    |tmp_V_18_fu_549_p2          |     -    |      0|  0|  72|          65|          65|
    |z1_tmp_bits_fu_606_p2       |     -    |      0|  0|  32|          32|          32|
    |exitcond_i_fu_525_p2        |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln334_fu_612_p2        |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln338_fu_617_p2        |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln348_fu_700_p2        |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln352_fu_705_p2        |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln364_fu_806_p2        |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln54_fu_444_p2         |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1             |    or    |      0|  0|   2|           1|           1|
    |p_neg207_i_fu_593_p3        |  select  |      0|  0|   2|           1|           2|
    |select_ln701_2_fu_563_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln701_fu_555_p3      |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1     |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1     |    xor   |      0|  0|   2|           2|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|1242|        1287|        1198|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |add2_digits_data_V_address0                |   15|          3|    5|         15|
    |ap_NS_fsm                                  |  101|         21|    1|         21|
    |ap_done                                    |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4                    |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2                    |    9|          2|    1|          2|
    |ap_phi_mux_i3_0_phi_fu_389_p4              |    9|          2|    6|         12|
    |ap_phi_mux_i_0_i_phi_fu_296_p4             |    9|          2|    6|         12|
    |ap_phi_mux_i_0_phi_fu_342_p4               |    9|          2|    6|         12|
    |ap_phi_mux_j4_0_phi_fu_400_p4              |    9|          2|    7|         14|
    |ap_phi_mux_j_0_phi_fu_353_p4               |    9|          2|    7|         14|
    |ap_phi_mux_op2_assign_phi_fu_307_p4        |    9|          2|    1|          2|
    |ap_phi_mux_p_res_tmp_bits_0_phi_fu_365_p4  |    9|          2|    2|          4|
    |i3_0_reg_385                               |    9|          2|    6|         12|
    |i5_0_reg_417                               |    9|          2|    7|         14|
    |i_0_i11_reg_315                            |    9|          2|    6|         12|
    |i_0_i_reg_292                              |    9|          2|    6|         12|
    |i_0_reg_338                                |    9|          2|    6|         12|
    |j4_0_reg_396                               |    9|          2|    7|         14|
    |j_0_reg_349                                |    9|          2|    7|         14|
    |op2_assign_reg_303                         |    9|          2|    1|          2|
    |p_0103_0_reg_373                           |    9|          2|    2|          4|
    |p_0106_0_reg_326                           |    9|          2|    2|          4|
    |p_088_0_i_reg_280                          |    9|          2|    2|          4|
    |p_res_digits_data_V_address0               |   38|          7|    6|         42|
    |p_res_digits_data_V_ce0                    |   15|          3|    1|          3|
    |p_res_digits_data_V_d0                     |   21|          4|   64|        256|
    |p_res_digits_data_V_we0                    |   15|          3|    1|          3|
    |p_res_tmp_bits_0_reg_361                   |    9|          2|    2|          4|
    |p_res_tmp_bits_1_reg_408                   |    9|          2|    3|          6|
    |z0_digits_data_V_address0                  |   15|          3|    5|         15|
    |z0_digits_data_V_ce0                       |   15|          3|    1|          3|
    |z1_digits_data_V_address0                  |   15|          3|    5|         15|
    |z1_digits_data_V_ce0                       |   15|          3|    1|          3|
    |z2_digits_data_V_address0                  |   15|          3|    5|         15|
    |z2_digits_data_V_ce0                       |   15|          3|    1|          3|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  547|        115|  196|        594|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add2_digits_data_V_l_reg_935                    |  64|   0|   64|          0|
    |add2_tmp_bits_reg_901                           |  32|   0|   32|          0|
    |add_ln209_5_reg_1055                            |  64|   0|   64|          0|
    |add_ln209_6_reg_891                             |  64|   0|   64|          0|
    |add_ln209_reg_1000                              |  64|   0|   64|          0|
    |add_ln700_21_reg_951                            |  64|   0|   64|          0|
    |add_ln700_reg_886                               |  65|   0|   65|          0|
    |ap_CS_fsm                                       |  20|   0|   20|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                         |   1|   0|    1|          0|
    |cross_mul_digits_dat_4_reg_930                  |  64|   0|   64|          0|
    |exitcond_i_reg_906                              |   1|   0|    1|          0|
    |grp_CAT_I_I_I_O_1_fu_428_ap_start_reg           |   1|   0|    1|          0|
    |i3_0_reg_385                                    |   6|   0|    6|          0|
    |i5_0_reg_417                                    |   7|   0|    7|          0|
    |i_0_i11_reg_315                                 |   6|   0|    6|          0|
    |i_0_i_reg_292                                   |   6|   0|    6|          0|
    |i_0_reg_338                                     |   6|   0|    6|          0|
    |i_27_reg_854                                    |   6|   0|    6|          0|
    |i_29_reg_1024                                   |   6|   0|    6|          0|
    |i_reg_969                                       |   6|   0|    6|          0|
    |icmp_ln334_reg_961                              |   1|   0|    1|          0|
    |icmp_ln338_reg_965                              |   1|   0|    1|          0|
    |icmp_ln338_reg_965_pp2_iter1_reg                |   1|   0|    1|          0|
    |icmp_ln348_reg_1016                             |   1|   0|    1|          0|
    |icmp_ln352_reg_1020                             |   1|   0|    1|          0|
    |icmp_ln352_reg_1020_pp3_iter1_reg               |   1|   0|    1|          0|
    |icmp_ln364_reg_1080                             |   1|   0|    1|          0|
    |icmp_ln364_reg_1080_pp4_iter1_reg               |   1|   0|    1|          0|
    |icmp_ln54_reg_850                               |   1|   0|    1|          0|
    |icmp_ln54_reg_850_pp0_iter1_reg                 |   1|   0|    1|          0|
    |j4_0_reg_396                                    |   7|   0|    7|          0|
    |j_0_reg_349                                     |   7|   0|    7|          0|
    |j_5_reg_1045                                    |   7|   0|    7|          0|
    |j_reg_990                                       |   7|   0|    7|          0|
    |lhs_digits_data_V_lo_reg_984                    |  64|   0|   64|          0|
    |mul_ln362_reg_1070                              |  32|   0|   32|          0|
    |op2_assign_reg_303                              |   1|   0|    1|          0|
    |p_0103_0_reg_373                                |   2|   0|    2|          0|
    |p_0106_0_reg_326                                |   2|   0|    2|          0|
    |p_088_0_i_reg_280                               |   2|   0|    2|          0|
    |p_res_digits_data_V_a_3_reg_1034                |   6|   0|    6|          0|
    |p_res_digits_data_V_a_3_reg_1034_pp3_iter1_reg  |   6|   0|    6|          0|
    |p_res_digits_data_V_a_reg_979                   |   6|   0|    6|          0|
    |p_res_digits_data_V_a_reg_979_pp2_iter1_reg     |   6|   0|    6|          0|
    |p_res_tmp_bits_0_reg_361                        |   2|   0|    2|          0|
    |p_res_tmp_bits_1_reg_408                        |   3|   0|    3|          0|
    |p_res_tmp_bits_3_reg_1075                       |  32|   0|   32|          0|
    |reg_439                                         |  64|   0|   64|          0|
    |rhs_digits_data_V_lo_reg_1039                   |  64|   0|   64|          0|
    |tmp_3_reg_946                                   |   1|   0|    1|          0|
    |tmp_V_18_reg_940                                |  65|   0|   65|          0|
    |tmp_V_23_reg_995                                |  65|   0|   65|          0|
    |tmp_V_24_reg_1050                               |  65|   0|   65|          0|
    |z0_digits_data_V_loa_reg_874                    |  64|   0|   64|          0|
    |z1_tmp_bits_reg_956                             |  32|   0|   32|          0|
    |z2_digits_data_V_loa_reg_880                    |  64|   0|   64|          0|
    |zext_ln348_reg_1010                             |   2|   0|    3|          1|
    |zext_ln367_reg_1089                             |   7|   0|   64|         57|
    |zext_ln367_reg_1089_pp4_iter1_reg               |   7|   0|   64|         57|
    |zext_ln59_reg_859                               |   6|   0|   64|         58|
    |zext_ln59_reg_859_pp0_iter1_reg                 |   6|   0|   64|         58|
    |zext_ln81_reg_915                               |   6|   0|   64|         58|
    |exitcond_i_reg_906                              |  64|  32|    1|          0|
    |zext_ln81_reg_915                               |  64|  32|   64|         58|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |1415|  64| 1641|        347|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |  karastuba_mul_ADD_SU.1 | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |  karastuba_mul_ADD_SU.1 | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |  karastuba_mul_ADD_SU.1 | return value |
|ap_done                           | out |    1| ap_ctrl_hs |  karastuba_mul_ADD_SU.1 | return value |
|ap_continue                       |  in |    1| ap_ctrl_hs |  karastuba_mul_ADD_SU.1 | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |  karastuba_mul_ADD_SU.1 | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |  karastuba_mul_ADD_SU.1 | return value |
|z0_tmp_bits_read                  |  in |   32|   ap_none  |     z0_tmp_bits_read    |    scalar    |
|z0_digits_data_V_address0         | out |    5|  ap_memory |     z0_digits_data_V    |     array    |
|z0_digits_data_V_ce0              | out |    1|  ap_memory |     z0_digits_data_V    |     array    |
|z0_digits_data_V_q0               |  in |   64|  ap_memory |     z0_digits_data_V    |     array    |
|z2_tmp_bits_read                  |  in |   32|   ap_none  |     z2_tmp_bits_read    |    scalar    |
|z2_digits_data_V_address0         | out |    5|  ap_memory |     z2_digits_data_V    |     array    |
|z2_digits_data_V_ce0              | out |    1|  ap_memory |     z2_digits_data_V    |     array    |
|z2_digits_data_V_q0               |  in |   64|  ap_memory |     z2_digits_data_V    |     array    |
|cross_mul_tmp_bits_read           |  in |   32|   ap_none  | cross_mul_tmp_bits_read |    scalar    |
|cross_mul_digits_data_V_address0  | out |    5|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_ce0       | out |    1|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_q0        |  in |   64|  ap_memory | cross_mul_digits_data_V |     array    |
|lhs_tmp_bits_read                 |  in |   32|   ap_none  |    lhs_tmp_bits_read    |    scalar    |
|lhs_digits_data_V_address0        | out |    5|  ap_memory |    lhs_digits_data_V    |     array    |
|lhs_digits_data_V_ce0             | out |    1|  ap_memory |    lhs_digits_data_V    |     array    |
|lhs_digits_data_V_q0              |  in |   64|  ap_memory |    lhs_digits_data_V    |     array    |
|rhs_tmp_bits_read                 |  in |   32|   ap_none  |    rhs_tmp_bits_read    |    scalar    |
|rhs_digits_data_V_address0        | out |    5|  ap_memory |    rhs_digits_data_V    |     array    |
|rhs_digits_data_V_ce0             | out |    1|  ap_memory |    rhs_digits_data_V    |     array    |
|rhs_digits_data_V_q0              |  in |   64|  ap_memory |    rhs_digits_data_V    |     array    |
|res_tmp_bits                      | out |   32|   ap_vld   |       res_tmp_bits      |    pointer   |
|res_tmp_bits_ap_vld               | out |    1|   ap_vld   |       res_tmp_bits      |    pointer   |
|res_digits_data_V_address0        | out |    6|  ap_memory |    res_digits_data_V    |     array    |
|res_digits_data_V_ce0             | out |    1|  ap_memory |    res_digits_data_V    |     array    |
|res_digits_data_V_we0             | out |    1|  ap_memory |    res_digits_data_V    |     array    |
|res_digits_data_V_d0              | out |   64|  ap_memory |    res_digits_data_V    |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 5
  * Pipeline-2: initiation interval (II) = 2, depth = 4
  * Pipeline-3: initiation interval (II) = 2, depth = 4
  * Pipeline-4: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 5
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
  Pipeline-1 : II = 1, D = 5, States = { 7 8 9 10 11 }
  Pipeline-2 : II = 2, D = 4, States = { 14 15 16 17 }
  Pipeline-3 : II = 2, D = 4, States = { 19 20 21 22 }
  Pipeline-4 : II = 1, D = 3, States = { 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 12 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 7 
12 --> 13 
13 --> 18 14 
14 --> 18 15 
15 --> 16 
16 --> 17 
17 --> 14 
18 --> 23 19 
19 --> 23 20 
20 --> 21 
21 --> 22 
22 --> 19 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 32 30 
30 --> 31 
31 --> 29 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rhs_tmp_bits_read_6 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rhs_tmp_bits_read)"   --->   Operation 33 'read' 'rhs_tmp_bits_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%lhs_tmp_bits_read_6 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lhs_tmp_bits_read)"   --->   Operation 34 'read' 'lhs_tmp_bits_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%cross_mul_tmp_bits_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cross_mul_tmp_bits_read)"   --->   Operation 35 'read' 'cross_mul_tmp_bits_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%z2_tmp_bits_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %z2_tmp_bits_read)"   --->   Operation 36 'read' 'z2_tmp_bits_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%z0_tmp_bits_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %z0_tmp_bits_read)"   --->   Operation 37 'read' 'z0_tmp_bits_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "%add2_digits_data_V = alloca [32 x i64], align 8" [multest.cc:325]   --->   Operation 38 'alloca' 'add2_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "%z1_digits_data_V = alloca [32 x i64], align 8" [multest.cc:326]   --->   Operation 39 'alloca' 'z1_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "%p_res_digits_data_V = alloca [64 x i64], align 8" [multest.cc:327]   --->   Operation 40 'alloca' 'p_res_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 41 [1/1] (0.95ns)   --->   "br label %.preheader.i" [multest.cc:54->multest.cc:329]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_088_0_i = phi i2 [ %trunc_ln, %hls_label_40 ], [ 0, %0 ]" [multest.cc:62->multest.cc:329]   --->   Operation 42 'phi' 'p_088_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ %i_27, %hls_label_40 ], [ 0, %0 ]"   --->   Operation 43 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.82ns)   --->   "%icmp_ln54 = icmp eq i6 %i_0_i, -32" [multest.cc:54->multest.cc:329]   --->   Operation 44 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.02ns)   --->   "%i_27 = add i6 %i_0_i, 1" [multest.cc:54->multest.cc:329]   --->   Operation 46 'add' 'i_27' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %"add_I_O<Bignum<32, 64>, Bignum<32, 64> >.exit", label %hls_label_40" [multest.cc:54->multest.cc:329]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i6 %i_0_i to i64" [multest.cc:59->multest.cc:329]   --->   Operation 48 'zext' 'zext_ln59' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%z0_digits_data_V_add = getelementptr [32 x i64]* %z0_digits_data_V, i64 0, i64 %zext_ln59" [multest.cc:59->multest.cc:329]   --->   Operation 49 'getelementptr' 'z0_digits_data_V_add' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.76ns)   --->   "%z0_digits_data_V_loa = load i64* %z0_digits_data_V_add, align 8" [multest.cc:59->multest.cc:329]   --->   Operation 50 'load' 'z0_digits_data_V_loa' <Predicate = (!icmp_ln54)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%z2_digits_data_V_add = getelementptr [32 x i64]* %z2_digits_data_V, i64 0, i64 %zext_ln59" [multest.cc:60->multest.cc:329]   --->   Operation 51 'getelementptr' 'z2_digits_data_V_add' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.76ns)   --->   "%z2_digits_data_V_loa = load i64* %z2_digits_data_V_add, align 8" [multest.cc:60->multest.cc:329]   --->   Operation 52 'load' 'z2_digits_data_V_loa' <Predicate = (!icmp_ln54)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 53 [1/2] (1.76ns)   --->   "%z0_digits_data_V_loa = load i64* %z0_digits_data_V_add, align 8" [multest.cc:59->multest.cc:329]   --->   Operation 53 'load' 'z0_digits_data_V_loa' <Predicate = (!icmp_ln54)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 54 [1/2] (1.76ns)   --->   "%z2_digits_data_V_loa = load i64* %z2_digits_data_V_add, align 8" [multest.cc:60->multest.cc:329]   --->   Operation 54 'load' 'z2_digits_data_V_loa' <Predicate = (!icmp_ln54)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i2 %p_088_0_i to i65" [multest.cc:54->multest.cc:329]   --->   Operation 55 'zext' 'zext_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i64 %z0_digits_data_V_loa to i65" [multest.cc:60->multest.cc:329]   --->   Operation 56 'zext' 'zext_ln209' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln700_26 = zext i2 %p_088_0_i to i64" [multest.cc:59->multest.cc:329]   --->   Operation 57 'zext' 'zext_ln700_26' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.64ns)   --->   "%add_ln700 = add i65 %zext_ln209, %zext_ln54" [multest.cc:59->multest.cc:329]   --->   Operation 58 'add' 'add_ln700' <Predicate = (!icmp_ln54)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_14 = add i64 %z2_digits_data_V_loa, %zext_ln700_26" [multest.cc:61->multest.cc:329]   --->   Operation 59 'add' 'add_ln209_14' <Predicate = (!icmp_ln54)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209_6 = add i64 %add_ln209_14, %z0_digits_data_V_loa" [multest.cc:61->multest.cc:329]   --->   Operation 60 'add' 'add_ln209_6' <Predicate = (!icmp_ln54)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)" [multest.cc:55->multest.cc:329]   --->   Operation 61 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:56->multest.cc:329]   --->   Operation 62 'specpipeline' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i64 %z2_digits_data_V_loa to i66" [multest.cc:59->multest.cc:329]   --->   Operation 63 'zext' 'zext_ln700' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln700_27 = zext i65 %add_ln700 to i66" [multest.cc:59->multest.cc:329]   --->   Operation 64 'zext' 'zext_ln700_27' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.64ns)   --->   "%tmp_V_17 = add i66 %zext_ln700_27, %zext_ln700" [multest.cc:60->multest.cc:329]   --->   Operation 65 'add' 'tmp_V_17' <Predicate = (!icmp_ln54)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%add2_digits_data_V_a = getelementptr [32 x i64]* %add2_digits_data_V, i64 0, i64 %zext_ln59" [multest.cc:61->multest.cc:329]   --->   Operation 66 'getelementptr' 'add2_digits_data_V_a' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.76ns)   --->   "store i64 %add_ln209_6, i64* %add2_digits_data_V_a, align 8" [multest.cc:61->multest.cc:329]   --->   Operation 67 'store' <Predicate = (!icmp_ln54)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V_17, i32 64, i32 65)" [multest.cc:62->multest.cc:329]   --->   Operation 68 'partselect' 'trunc_ln' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_i)" [multest.cc:63->multest.cc:329]   --->   Operation 69 'specregionend' 'empty_75' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br label %.preheader.i" [multest.cc:54->multest.cc:329]   --->   Operation 70 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.08>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i2 %p_088_0_i to i32" [multest.cc:64->multest.cc:329]   --->   Operation 71 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64 = add i32 %zext_ln64, %z0_tmp_bits_read_2" [multest.cc:64->multest.cc:329]   --->   Operation 72 'add' 'add_ln64' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 73 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%add2_tmp_bits = add i32 %add_ln64, %z2_tmp_bits_read_2" [multest.cc:64->multest.cc:329]   --->   Operation 73 'add' 'add2_tmp_bits' <Predicate = true> <Delay = 1.08> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 74 [1/1] (0.95ns)   --->   "br label %.preheader.i12"   --->   Operation 74 'br' <Predicate = true> <Delay = 0.95>

State 7 <SV = 3> <Delay = 1.76>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%op2_assign = phi i1 [ %tmp_3, %hls_label_41 ], [ false, %"add_I_O<Bignum<32, 64>, Bignum<32, 64> >.exit" ]" [multest.cc:85->multest.cc:330]   --->   Operation 75 'phi' 'op2_assign' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%i_0_i11 = phi i6 [ %i_28, %hls_label_41 ], [ 0, %"add_I_O<Bignum<32, 64>, Bignum<32, 64> >.exit" ]"   --->   Operation 76 'phi' 'i_0_i11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.82ns)   --->   "%exitcond_i = icmp eq i6 %i_0_i11, -32" [multest.cc:78->multest.cc:330]   --->   Operation 77 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 78 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (1.02ns)   --->   "%i_28 = add i6 %i_0_i11, 1" [multest.cc:78->multest.cc:330]   --->   Operation 79 'add' 'i_28' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %"sub_I_O<Bignum<32, 64>, Bignum<32, 64> >.exit", label %hls_label_41" [multest.cc:78->multest.cc:330]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i6 %i_0_i11 to i64" [multest.cc:81->multest.cc:330]   --->   Operation 81 'zext' 'zext_ln81' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%cross_mul_digits_dat = getelementptr [32 x i64]* %cross_mul_digits_data_V, i64 0, i64 %zext_ln81" [multest.cc:81->multest.cc:330]   --->   Operation 82 'getelementptr' 'cross_mul_digits_dat' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 83 [2/2] (1.76ns)   --->   "%cross_mul_digits_dat_4 = load i64* %cross_mul_digits_dat, align 8" [multest.cc:81->multest.cc:330]   --->   Operation 83 'load' 'cross_mul_digits_dat_4' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%add2_digits_data_V_a_2 = getelementptr [32 x i64]* %add2_digits_data_V, i64 0, i64 %zext_ln81" [multest.cc:82->multest.cc:330]   --->   Operation 84 'getelementptr' 'add2_digits_data_V_a_2' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 85 [2/2] (1.76ns)   --->   "%add2_digits_data_V_l = load i64* %add2_digits_data_V_a_2, align 8" [multest.cc:82->multest.cc:330]   --->   Operation 85 'load' 'add2_digits_data_V_l' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 8 <SV = 4> <Delay = 1.76>
ST_8 : Operation 86 [1/2] (1.76ns)   --->   "%cross_mul_digits_dat_4 = load i64* %cross_mul_digits_dat, align 8" [multest.cc:81->multest.cc:330]   --->   Operation 86 'load' 'cross_mul_digits_dat_4' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_8 : Operation 87 [1/2] (1.76ns)   --->   "%add2_digits_data_V_l = load i64* %add2_digits_data_V_a_2, align 8" [multest.cc:82->multest.cc:330]   --->   Operation 87 'load' 'add2_digits_data_V_l' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 9 <SV = 5> <Delay = 1.64>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i64 %cross_mul_digits_dat_4 to i65" [multest.cc:81->multest.cc:330]   --->   Operation 88 'zext' 'zext_ln180' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln701 = zext i64 %add2_digits_data_V_l to i65" [multest.cc:82->multest.cc:330]   --->   Operation 89 'zext' 'zext_ln701' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.64ns)   --->   "%tmp_V_18 = sub i65 %zext_ln180, %zext_ln701" [multest.cc:82->multest.cc:330]   --->   Operation 90 'sub' 'tmp_V_18' <Predicate = (!exitcond_i)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 1.64>
ST_10 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_19)   --->   "%select_ln701 = select i1 %op2_assign, i65 -1, i65 0" [multest.cc:83->multest.cc:330]   --->   Operation 91 'select' 'select_ln701' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_21)   --->   "%select_ln701_2 = select i1 %op2_assign, i64 -1, i64 0" [multest.cc:83->multest.cc:330]   --->   Operation 92 'select' 'select_ln701_2' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_21)   --->   "%trunc_ln701 = trunc i65 %tmp_V_18 to i64" [multest.cc:83->multest.cc:330]   --->   Operation 93 'trunc' 'trunc_ln701' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (1.64ns) (out node of the LUT)   --->   "%tmp_V_19 = add i65 %select_ln701, %tmp_V_18" [multest.cc:83->multest.cc:330]   --->   Operation 94 'add' 'tmp_V_19' <Predicate = (!exitcond_i)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %tmp_V_19, i32 64)" [multest.cc:85->multest.cc:330]   --->   Operation 95 'bitselect' 'tmp_3' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (1.64ns) (out node of the LUT)   --->   "%add_ln700_21 = add i64 %trunc_ln701, %select_ln701_2" [multest.cc:88->multest.cc:330]   --->   Operation 96 'add' 'add_ln700_21' <Predicate = (!exitcond_i)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 1.76>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_i2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)" [multest.cc:79->multest.cc:330]   --->   Operation 97 'specregionbegin' 'tmp_i2' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:80->multest.cc:330]   --->   Operation 98 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%z1_digits_data_V_add = getelementptr [32 x i64]* %z1_digits_data_V, i64 0, i64 %zext_ln81" [multest.cc:89->multest.cc:330]   --->   Operation 99 'getelementptr' 'z1_digits_data_V_add' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (1.76ns)   --->   "store i64 %add_ln700_21, i64* %z1_digits_data_V_add, align 8" [multest.cc:89->multest.cc:330]   --->   Operation 100 'store' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_i2)" [multest.cc:95->multest.cc:330]   --->   Operation 101 'specregionend' 'empty_77' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader.i12" [multest.cc:78->multest.cc:330]   --->   Operation 102 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 1.49>
ST_12 : Operation 103 [1/1] (0.41ns)   --->   "%p_neg207_i = select i1 %op2_assign, i32 -1, i32 0" [multest.cc:85->multest.cc:330]   --->   Operation 103 'select' 'p_neg207_i' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96 = add i32 %cross_mul_tmp_bits_r, %p_neg207_i" [multest.cc:96->multest.cc:330]   --->   Operation 104 'add' 'add_ln96' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 105 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%z1_tmp_bits = sub i32 %add_ln96, %add2_tmp_bits" [multest.cc:96->multest.cc:330]   --->   Operation 105 'sub' 'z1_tmp_bits' <Predicate = true> <Delay = 1.08> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 106 [2/2] (0.00ns)   --->   "call fastcc void @CAT_I_I_I_O.1([32 x i64]* %z0_digits_data_V, i32 %z1_tmp_bits, [32 x i64]* %z1_digits_data_V, [32 x i64]* %z2_digits_data_V, [64 x i64]* %p_res_digits_data_V)" [multest.cc:331]   --->   Operation 106 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 5> <Delay = 2.20>
ST_13 : Operation 107 [1/2] (0.00ns)   --->   "call fastcc void @CAT_I_I_I_O.1([32 x i64]* %z0_digits_data_V, i32 %z1_tmp_bits, [32 x i64]* %z1_digits_data_V, [32 x i64]* %z2_digits_data_V, [64 x i64]* %p_res_digits_data_V)" [multest.cc:331]   --->   Operation 107 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 108 [1/1] (1.25ns)   --->   "%icmp_ln334 = icmp eq i32 %rhs_tmp_bits_read_6, 0" [multest.cc:334]   --->   Operation 108 'icmp' 'icmp_ln334' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (0.95ns)   --->   "br i1 %icmp_ln334, label %._crit_edge, label %.preheader252.preheader" [multest.cc:334]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.95>
ST_13 : Operation 110 [1/1] (0.95ns)   --->   "br label %.preheader252" [multest.cc:338]   --->   Operation 110 'br' <Predicate = (!icmp_ln334)> <Delay = 0.95>

State 14 <SV = 6> <Delay = 1.76>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%p_0106_0 = phi i2 [ %trunc_ln858_6, %hls_label_37 ], [ 0, %.preheader252.preheader ]" [multest.cc:344]   --->   Operation 111 'phi' 'p_0106_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ %i, %hls_label_37 ], [ 0, %.preheader252.preheader ]"   --->   Operation 112 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ %j, %hls_label_37 ], [ 32, %.preheader252.preheader ]"   --->   Operation 113 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.82ns)   --->   "%icmp_ln338 = icmp eq i6 %i_0, -32" [multest.cc:338]   --->   Operation 114 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 115 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (1.02ns)   --->   "%i = add i6 %i_0, 1" [multest.cc:338]   --->   Operation 116 'add' 'i' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %icmp_ln338, label %._crit_edge.loopexit, label %hls_label_37" [multest.cc:338]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i6 %i_0 to i64" [multest.cc:341]   --->   Operation 118 'zext' 'zext_ln341' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad = getelementptr [32 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln341" [multest.cc:341]   --->   Operation 119 'getelementptr' 'lhs_digits_data_V_ad' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_14 : Operation 120 [2/2] (1.76ns)   --->   "%lhs_digits_data_V_lo = load i64* %lhs_digits_data_V_ad, align 8" [multest.cc:341]   --->   Operation 120 'load' 'lhs_digits_data_V_lo' <Predicate = (!icmp_ln338)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i7 %j_0 to i64" [multest.cc:342]   --->   Operation 121 'zext' 'zext_ln342' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%p_res_digits_data_V_a = getelementptr [64 x i64]* %p_res_digits_data_V, i64 0, i64 %zext_ln342" [multest.cc:342]   --->   Operation 122 'getelementptr' 'p_res_digits_data_V_a' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_14 : Operation 123 [2/2] (1.76ns)   --->   "%p_res_digits_data_V_l = load i64* %p_res_digits_data_V_a, align 8" [multest.cc:342]   --->   Operation 123 'load' 'p_res_digits_data_V_l' <Predicate = (!icmp_ln338)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 15 <SV = 7> <Delay = 1.76>
ST_15 : Operation 124 [1/2] (1.76ns)   --->   "%lhs_digits_data_V_lo = load i64* %lhs_digits_data_V_ad, align 8" [multest.cc:341]   --->   Operation 124 'load' 'lhs_digits_data_V_lo' <Predicate = (!icmp_ln338)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_15 : Operation 125 [1/2] (1.76ns)   --->   "%p_res_digits_data_V_l = load i64* %p_res_digits_data_V_a, align 8" [multest.cc:342]   --->   Operation 125 'load' 'p_res_digits_data_V_l' <Predicate = (!icmp_ln338)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_15 : Operation 126 [1/1] (1.10ns)   --->   "%j = add i7 %j_0, 1" [multest.cc:338]   --->   Operation 126 'add' 'j' <Predicate = (!icmp_ln338)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 1.64>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln338 = zext i2 %p_0106_0 to i65" [multest.cc:338]   --->   Operation 127 'zext' 'zext_ln338' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln700_28 = zext i64 %lhs_digits_data_V_lo to i65" [multest.cc:341]   --->   Operation 128 'zext' 'zext_ln700_28' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln700_30 = zext i2 %p_0106_0 to i64" [multest.cc:341]   --->   Operation 129 'zext' 'zext_ln700_30' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (1.64ns)   --->   "%tmp_V_23 = add i65 %zext_ln700_28, %zext_ln338" [multest.cc:341]   --->   Operation 130 'add' 'tmp_V_23' <Predicate = (!icmp_ln338)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_15 = add i64 %p_res_digits_data_V_l, %zext_ln700_30" [multest.cc:343]   --->   Operation 131 'add' 'add_ln209_15' <Predicate = (!icmp_ln338)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 132 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209 = add i64 %add_ln209_15, %lhs_digits_data_V_lo" [multest.cc:343]   --->   Operation 132 'add' 'add_ln209' <Predicate = (!icmp_ln338)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 9> <Delay = 1.76>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)" [multest.cc:339]   --->   Operation 133 'specregionbegin' 'tmp' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:340]   --->   Operation 134 'specpipeline' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln700_29 = zext i64 %p_res_digits_data_V_l to i66" [multest.cc:341]   --->   Operation 135 'zext' 'zext_ln700_29' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln700_31 = zext i65 %tmp_V_23 to i66" [multest.cc:341]   --->   Operation 136 'zext' 'zext_ln700_31' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (1.64ns)   --->   "%tmp_V = add i66 %zext_ln700_31, %zext_ln700_29" [multest.cc:342]   --->   Operation 137 'add' 'tmp_V' <Predicate = (!icmp_ln338)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/1] (1.76ns)   --->   "store i64 %add_ln209, i64* %p_res_digits_data_V_a, align 8" [multest.cc:343]   --->   Operation 138 'store' <Predicate = (!icmp_ln338)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln858_6 = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V, i32 64, i32 65)" [multest.cc:344]   --->   Operation 139 'partselect' 'trunc_ln858_6' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp)" [multest.cc:345]   --->   Operation 140 'specregionend' 'empty_79' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "br label %.preheader252" [multest.cc:338]   --->   Operation 141 'br' <Predicate = (!icmp_ln338)> <Delay = 0.00>

State 18 <SV = 7> <Delay = 2.20>
ST_18 : Operation 142 [1/1] (0.95ns)   --->   "br label %._crit_edge"   --->   Operation 142 'br' <Predicate = (!icmp_ln334)> <Delay = 0.95>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%p_res_tmp_bits_0 = phi i2 [ 0, %"sub_I_O<Bignum<32, 64>, Bignum<32, 64> >.exit" ], [ %p_0106_0, %._crit_edge.loopexit ]" [multest.cc:344]   --->   Operation 143 'phi' 'p_res_tmp_bits_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln348 = zext i2 %p_res_tmp_bits_0 to i3" [multest.cc:348]   --->   Operation 144 'zext' 'zext_ln348' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (1.25ns)   --->   "%icmp_ln348 = icmp eq i32 %lhs_tmp_bits_read_6, 0" [multest.cc:348]   --->   Operation 145 'icmp' 'icmp_ln348' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [1/1] (0.95ns)   --->   "br i1 %icmp_ln348, label %._crit_edge253, label %.preheader.preheader" [multest.cc:348]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.95>
ST_18 : Operation 147 [1/1] (0.95ns)   --->   "br label %.preheader" [multest.cc:352]   --->   Operation 147 'br' <Predicate = (!icmp_ln348)> <Delay = 0.95>

State 19 <SV = 8> <Delay = 1.76>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%p_0103_0 = phi i2 [ %trunc_ln858_7, %hls_label_38 ], [ 0, %.preheader.preheader ]" [multest.cc:358]   --->   Operation 148 'phi' 'p_0103_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%i3_0 = phi i6 [ %i_29, %hls_label_38 ], [ 0, %.preheader.preheader ]"   --->   Operation 149 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%j4_0 = phi i7 [ %j_5, %hls_label_38 ], [ 32, %.preheader.preheader ]"   --->   Operation 150 'phi' 'j4_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (0.82ns)   --->   "%icmp_ln352 = icmp eq i6 %i3_0, -32" [multest.cc:352]   --->   Operation 151 'icmp' 'icmp_ln352' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 152 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (1.02ns)   --->   "%i_29 = add i6 %i3_0, 1" [multest.cc:352]   --->   Operation 153 'add' 'i_29' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln352, label %1, label %hls_label_38" [multest.cc:352]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln355 = zext i6 %i3_0 to i64" [multest.cc:355]   --->   Operation 155 'zext' 'zext_ln355' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad = getelementptr [32 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln355" [multest.cc:355]   --->   Operation 156 'getelementptr' 'rhs_digits_data_V_ad' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_19 : Operation 157 [2/2] (1.76ns)   --->   "%rhs_digits_data_V_lo = load i64* %rhs_digits_data_V_ad, align 8" [multest.cc:355]   --->   Operation 157 'load' 'rhs_digits_data_V_lo' <Predicate = (!icmp_ln352)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i7 %j4_0 to i64" [multest.cc:356]   --->   Operation 158 'zext' 'zext_ln356' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%p_res_digits_data_V_a_3 = getelementptr [64 x i64]* %p_res_digits_data_V, i64 0, i64 %zext_ln356" [multest.cc:356]   --->   Operation 159 'getelementptr' 'p_res_digits_data_V_a_3' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_19 : Operation 160 [2/2] (1.76ns)   --->   "%p_res_digits_data_V_l_3 = load i64* %p_res_digits_data_V_a_3, align 8" [multest.cc:356]   --->   Operation 160 'load' 'p_res_digits_data_V_l_3' <Predicate = (!icmp_ln352)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 20 <SV = 9> <Delay = 1.76>
ST_20 : Operation 161 [1/2] (1.76ns)   --->   "%rhs_digits_data_V_lo = load i64* %rhs_digits_data_V_ad, align 8" [multest.cc:355]   --->   Operation 161 'load' 'rhs_digits_data_V_lo' <Predicate = (!icmp_ln352)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_20 : Operation 162 [1/2] (1.76ns)   --->   "%p_res_digits_data_V_l_3 = load i64* %p_res_digits_data_V_a_3, align 8" [multest.cc:356]   --->   Operation 162 'load' 'p_res_digits_data_V_l_3' <Predicate = (!icmp_ln352)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_20 : Operation 163 [1/1] (1.10ns)   --->   "%j_5 = add i7 %j4_0, 1" [multest.cc:352]   --->   Operation 163 'add' 'j_5' <Predicate = (!icmp_ln352)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 1.64>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln352 = zext i2 %p_0103_0 to i65" [multest.cc:352]   --->   Operation 164 'zext' 'zext_ln352' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln700_32 = zext i64 %rhs_digits_data_V_lo to i65" [multest.cc:355]   --->   Operation 165 'zext' 'zext_ln700_32' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln700_34 = zext i2 %p_0103_0 to i64" [multest.cc:355]   --->   Operation 166 'zext' 'zext_ln700_34' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (1.64ns)   --->   "%tmp_V_24 = add i65 %zext_ln700_32, %zext_ln352" [multest.cc:355]   --->   Operation 167 'add' 'tmp_V_24' <Predicate = (!icmp_ln352)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_16 = add i64 %p_res_digits_data_V_l_3, %zext_ln700_34" [multest.cc:357]   --->   Operation 168 'add' 'add_ln209_16' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 169 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i64 %add_ln209_16, %rhs_digits_data_V_lo" [multest.cc:357]   --->   Operation 169 'add' 'add_ln209_5' <Predicate = (!icmp_ln352)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 11> <Delay = 1.76>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)" [multest.cc:353]   --->   Operation 170 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:354]   --->   Operation 171 'specpipeline' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln700_33 = zext i64 %p_res_digits_data_V_l_3 to i66" [multest.cc:355]   --->   Operation 172 'zext' 'zext_ln700_33' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln700_35 = zext i65 %tmp_V_24 to i66" [multest.cc:355]   --->   Operation 173 'zext' 'zext_ln700_35' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_22 : Operation 174 [1/1] (1.64ns)   --->   "%tmp_V_22 = add i66 %zext_ln700_35, %zext_ln700_33" [multest.cc:356]   --->   Operation 174 'add' 'tmp_V_22' <Predicate = (!icmp_ln352)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 175 [1/1] (1.76ns)   --->   "store i64 %add_ln209_5, i64* %p_res_digits_data_V_a_3, align 8" [multest.cc:357]   --->   Operation 175 'store' <Predicate = (!icmp_ln352)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln858_7 = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V_22, i32 64, i32 65)" [multest.cc:358]   --->   Operation 176 'partselect' 'trunc_ln858_7' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_s)" [multest.cc:359]   --->   Operation 177 'specregionend' 'empty_81' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "br label %.preheader" [multest.cc:352]   --->   Operation 178 'br' <Predicate = (!icmp_ln352)> <Delay = 0.00>

State 23 <SV = 9> <Delay = 2.26>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln360 = zext i2 %p_0103_0 to i3" [multest.cc:360]   --->   Operation 179 'zext' 'zext_ln360' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (0.60ns)   --->   "%p_res_tmp_bits = add i3 %zext_ln348, %zext_ln360" [multest.cc:360]   --->   Operation 180 'add' 'p_res_tmp_bits' <Predicate = (!icmp_ln348)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 181 [1/1] (0.95ns)   --->   "br label %._crit_edge253" [multest.cc:361]   --->   Operation 181 'br' <Predicate = (!icmp_ln348)> <Delay = 0.95>
ST_23 : Operation 182 [5/5] (2.26ns)   --->   "%mul_ln362 = mul i32 %lhs_tmp_bits_read_6, %rhs_tmp_bits_read_6" [multest.cc:362]   --->   Operation 182 'mul' 'mul_ln362' <Predicate = true> <Delay = 2.26> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 10> <Delay = 2.26>
ST_24 : Operation 183 [4/5] (2.26ns)   --->   "%mul_ln362 = mul i32 %lhs_tmp_bits_read_6, %rhs_tmp_bits_read_6" [multest.cc:362]   --->   Operation 183 'mul' 'mul_ln362' <Predicate = true> <Delay = 2.26> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 11> <Delay = 2.26>
ST_25 : Operation 184 [3/5] (2.26ns)   --->   "%mul_ln362 = mul i32 %lhs_tmp_bits_read_6, %rhs_tmp_bits_read_6" [multest.cc:362]   --->   Operation 184 'mul' 'mul_ln362' <Predicate = true> <Delay = 2.26> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 12> <Delay = 2.26>
ST_26 : Operation 185 [2/5] (2.26ns)   --->   "%mul_ln362 = mul i32 %lhs_tmp_bits_read_6, %rhs_tmp_bits_read_6" [multest.cc:362]   --->   Operation 185 'mul' 'mul_ln362' <Predicate = true> <Delay = 2.26> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 13> <Delay = 2.26>
ST_27 : Operation 186 [1/5] (2.26ns)   --->   "%mul_ln362 = mul i32 %lhs_tmp_bits_read_6, %rhs_tmp_bits_read_6" [multest.cc:362]   --->   Operation 186 'mul' 'mul_ln362' <Predicate = true> <Delay = 2.26> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 14> <Delay = 1.46>
ST_28 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node p_res_tmp_bits_3)   --->   "%p_res_tmp_bits_1 = phi i3 [ %zext_ln348, %._crit_edge ], [ %p_res_tmp_bits, %1 ]"   --->   Operation 187 'phi' 'p_res_tmp_bits_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node p_res_tmp_bits_3)   --->   "%zext_ln362 = zext i3 %p_res_tmp_bits_1 to i32" [multest.cc:362]   --->   Operation 188 'zext' 'zext_ln362' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 189 [1/1] (1.46ns) (out node of the LUT)   --->   "%p_res_tmp_bits_3 = add i32 %mul_ln362, %zext_ln362" [multest.cc:362]   --->   Operation 189 'add' 'p_res_tmp_bits_3' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 190 [1/1] (0.95ns)   --->   "br label %2" [multest.cc:364]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.95>

State 29 <SV = 15> <Delay = 1.76>
ST_29 : Operation 191 [1/1] (0.00ns)   --->   "%i5_0 = phi i7 [ 0, %._crit_edge253 ], [ %i_30, %hls_label_39 ]"   --->   Operation 191 'phi' 'i5_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 192 [1/1] (0.82ns)   --->   "%icmp_ln364 = icmp eq i7 %i5_0, -64" [multest.cc:364]   --->   Operation 192 'icmp' 'icmp_ln364' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 193 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 193 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 194 [1/1] (1.10ns)   --->   "%i_30 = add i7 %i5_0, 1" [multest.cc:364]   --->   Operation 194 'add' 'i_30' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 195 [1/1] (0.00ns)   --->   "br i1 %icmp_ln364, label %3, label %hls_label_39" [multest.cc:364]   --->   Operation 195 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln367 = zext i7 %i5_0 to i64" [multest.cc:367]   --->   Operation 196 'zext' 'zext_ln367' <Predicate = (!icmp_ln364)> <Delay = 0.00>
ST_29 : Operation 197 [1/1] (0.00ns)   --->   "%p_res_digits_data_V_a_4 = getelementptr [64 x i64]* %p_res_digits_data_V, i64 0, i64 %zext_ln367" [multest.cc:367]   --->   Operation 197 'getelementptr' 'p_res_digits_data_V_a_4' <Predicate = (!icmp_ln364)> <Delay = 0.00>
ST_29 : Operation 198 [2/2] (1.76ns)   --->   "%p_res_digits_data_V_l_4 = load i64* %p_res_digits_data_V_a_4, align 8" [multest.cc:367]   --->   Operation 198 'load' 'p_res_digits_data_V_l_4' <Predicate = (!icmp_ln364)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 30 <SV = 16> <Delay = 1.76>
ST_30 : Operation 199 [1/2] (1.76ns)   --->   "%p_res_digits_data_V_l_4 = load i64* %p_res_digits_data_V_a_4, align 8" [multest.cc:367]   --->   Operation 199 'load' 'p_res_digits_data_V_l_4' <Predicate = (!icmp_ln364)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 31 <SV = 17> <Delay = 1.76>
ST_31 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28)" [multest.cc:365]   --->   Operation 200 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln364)> <Delay = 0.00>
ST_31 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:366]   --->   Operation 201 'specpipeline' <Predicate = (!icmp_ln364)> <Delay = 0.00>
ST_31 : Operation 202 [1/1] (0.00ns)   --->   "%res_digits_data_V_ad = getelementptr [64 x i64]* %res_digits_data_V, i64 0, i64 %zext_ln367" [multest.cc:367]   --->   Operation 202 'getelementptr' 'res_digits_data_V_ad' <Predicate = (!icmp_ln364)> <Delay = 0.00>
ST_31 : Operation 203 [1/1] (1.76ns)   --->   "store i64 %p_res_digits_data_V_l_4, i64* %res_digits_data_V_ad, align 8" [multest.cc:367]   --->   Operation 203 'store' <Predicate = (!icmp_ln364)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_31 : Operation 204 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp_2)" [multest.cc:368]   --->   Operation 204 'specregionend' 'empty_83' <Predicate = (!icmp_ln364)> <Delay = 0.00>
ST_31 : Operation 205 [1/1] (0.00ns)   --->   "br label %2" [multest.cc:364]   --->   Operation 205 'br' <Predicate = (!icmp_ln364)> <Delay = 0.00>

State 32 <SV = 16> <Delay = 0.00>
ST_32 : Operation 206 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %res_tmp_bits, i32 %p_res_tmp_bits_3)" [multest.cc:369]   --->   Operation 206 'write' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 207 [1/1] (0.00ns)   --->   "ret void" [multest.cc:371]   --->   Operation 207 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ z0_tmp_bits_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z0_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ z2_tmp_bits_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z2_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cross_mul_tmp_bits_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cross_mul_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ lhs_tmp_bits_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rhs_tmp_bits_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rhs_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_tmp_bits]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rhs_tmp_bits_read_6     (read             ) [ 001111111111111111111111111100000]
lhs_tmp_bits_read_6     (read             ) [ 001111111111111111111111111100000]
cross_mul_tmp_bits_r    (read             ) [ 001111111111100000000000000000000]
z2_tmp_bits_read_2      (read             ) [ 001111100000000000000000000000000]
z0_tmp_bits_read_2      (read             ) [ 001111100000000000000000000000000]
add2_digits_data_V      (alloca           ) [ 001111111111000000000000000000000]
z1_digits_data_V        (alloca           ) [ 001111111111110000000000000000000]
p_res_digits_data_V     (alloca           ) [ 001111111111111111111111111111110]
br_ln54                 (br               ) [ 011111000000000000000000000000000]
p_088_0_i               (phi              ) [ 001110100000000000000000000000000]
i_0_i                   (phi              ) [ 001000000000000000000000000000000]
icmp_ln54               (icmp             ) [ 001111000000000000000000000000000]
empty                   (speclooptripcount) [ 000000000000000000000000000000000]
i_27                    (add              ) [ 011111000000000000000000000000000]
br_ln54                 (br               ) [ 000000000000000000000000000000000]
zext_ln59               (zext             ) [ 001111000000000000000000000000000]
z0_digits_data_V_add    (getelementptr    ) [ 000100000000000000000000000000000]
z2_digits_data_V_add    (getelementptr    ) [ 000100000000000000000000000000000]
z0_digits_data_V_loa    (load             ) [ 001010000000000000000000000000000]
z2_digits_data_V_loa    (load             ) [ 001111000000000000000000000000000]
zext_ln54               (zext             ) [ 000000000000000000000000000000000]
zext_ln209              (zext             ) [ 000000000000000000000000000000000]
zext_ln700_26           (zext             ) [ 000000000000000000000000000000000]
add_ln700               (add              ) [ 000101000000000000000000000000000]
add_ln209_14            (add              ) [ 000000000000000000000000000000000]
add_ln209_6             (add              ) [ 000101000000000000000000000000000]
tmp_i                   (specregionbegin  ) [ 000000000000000000000000000000000]
specpipeline_ln56       (specpipeline     ) [ 000000000000000000000000000000000]
zext_ln700              (zext             ) [ 000000000000000000000000000000000]
zext_ln700_27           (zext             ) [ 000000000000000000000000000000000]
tmp_V_17                (add              ) [ 000000000000000000000000000000000]
add2_digits_data_V_a    (getelementptr    ) [ 000000000000000000000000000000000]
store_ln61              (store            ) [ 000000000000000000000000000000000]
trunc_ln                (partselect       ) [ 011111000000000000000000000000000]
empty_75                (specregionend    ) [ 000000000000000000000000000000000]
br_ln54                 (br               ) [ 011111000000000000000000000000000]
zext_ln64               (zext             ) [ 000000000000000000000000000000000]
add_ln64                (add              ) [ 000000000000000000000000000000000]
add2_tmp_bits           (add              ) [ 000000011111100000000000000000000]
br_ln0                  (br               ) [ 000000111111000000000000000000000]
op2_assign              (phi              ) [ 000000011110100000000000000000000]
i_0_i11                 (phi              ) [ 000000010000000000000000000000000]
exitcond_i              (icmp             ) [ 000000011111000000000000000000000]
empty_76                (speclooptripcount) [ 000000000000000000000000000000000]
i_28                    (add              ) [ 000000111111000000000000000000000]
br_ln78                 (br               ) [ 000000000000000000000000000000000]
zext_ln81               (zext             ) [ 000000011111000000000000000000000]
cross_mul_digits_dat    (getelementptr    ) [ 000000011000000000000000000000000]
add2_digits_data_V_a_2  (getelementptr    ) [ 000000011000000000000000000000000]
cross_mul_digits_dat_4  (load             ) [ 000000010100000000000000000000000]
add2_digits_data_V_l    (load             ) [ 000000010100000000000000000000000]
zext_ln180              (zext             ) [ 000000000000000000000000000000000]
zext_ln701              (zext             ) [ 000000000000000000000000000000000]
tmp_V_18                (sub              ) [ 000000010010000000000000000000000]
select_ln701            (select           ) [ 000000000000000000000000000000000]
select_ln701_2          (select           ) [ 000000000000000000000000000000000]
trunc_ln701             (trunc            ) [ 000000000000000000000000000000000]
tmp_V_19                (add              ) [ 000000000000000000000000000000000]
tmp_3                   (bitselect        ) [ 000000110001000000000000000000000]
add_ln700_21            (add              ) [ 000000010001000000000000000000000]
tmp_i2                  (specregionbegin  ) [ 000000000000000000000000000000000]
specpipeline_ln80       (specpipeline     ) [ 000000000000000000000000000000000]
z1_digits_data_V_add    (getelementptr    ) [ 000000000000000000000000000000000]
store_ln89              (store            ) [ 000000000000000000000000000000000]
empty_77                (specregionend    ) [ 000000000000000000000000000000000]
br_ln78                 (br               ) [ 000000111111000000000000000000000]
p_neg207_i              (select           ) [ 000000000000000000000000000000000]
add_ln96                (add              ) [ 000000000000000000000000000000000]
z1_tmp_bits             (sub              ) [ 000000000000010000000000000000000]
call_ln331              (call             ) [ 000000000000000000000000000000000]
icmp_ln334              (icmp             ) [ 000000000000011111100000000000000]
br_ln334                (br               ) [ 000000000000011111100000000000000]
br_ln338                (br               ) [ 000000000000011111000000000000000]
p_0106_0                (phi              ) [ 000000000000011110100000000000000]
i_0                     (phi              ) [ 000000000000001000000000000000000]
j_0                     (phi              ) [ 000000000000001100000000000000000]
icmp_ln338              (icmp             ) [ 000000000000001111000000000000000]
empty_78                (speclooptripcount) [ 000000000000000000000000000000000]
i                       (add              ) [ 000000000000011111000000000000000]
br_ln338                (br               ) [ 000000000000000000000000000000000]
zext_ln341              (zext             ) [ 000000000000000000000000000000000]
lhs_digits_data_V_ad    (getelementptr    ) [ 000000000000000100000000000000000]
zext_ln342              (zext             ) [ 000000000000000000000000000000000]
p_res_digits_data_V_a   (getelementptr    ) [ 000000000000001111000000000000000]
lhs_digits_data_V_lo    (load             ) [ 000000000000001010000000000000000]
p_res_digits_data_V_l   (load             ) [ 000000000000001111000000000000000]
j                       (add              ) [ 000000000000011111000000000000000]
zext_ln338              (zext             ) [ 000000000000000000000000000000000]
zext_ln700_28           (zext             ) [ 000000000000000000000000000000000]
zext_ln700_30           (zext             ) [ 000000000000000000000000000000000]
tmp_V_23                (add              ) [ 000000000000000101000000000000000]
add_ln209_15            (add              ) [ 000000000000000000000000000000000]
add_ln209               (add              ) [ 000000000000000101000000000000000]
tmp                     (specregionbegin  ) [ 000000000000000000000000000000000]
specpipeline_ln340      (specpipeline     ) [ 000000000000000000000000000000000]
zext_ln700_29           (zext             ) [ 000000000000000000000000000000000]
zext_ln700_31           (zext             ) [ 000000000000000000000000000000000]
tmp_V                   (add              ) [ 000000000000000000000000000000000]
store_ln343             (store            ) [ 000000000000000000000000000000000]
trunc_ln858_6           (partselect       ) [ 000000000000011111000000000000000]
empty_79                (specregionend    ) [ 000000000000000000000000000000000]
br_ln338                (br               ) [ 000000000000011111000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000]
p_res_tmp_bits_0        (phi              ) [ 000000000000000000100000000000000]
zext_ln348              (zext             ) [ 000000000000000000111111111110000]
icmp_ln348              (icmp             ) [ 000000000000000000111111000000000]
br_ln348                (br               ) [ 000000000000000000111111111110000]
br_ln352                (br               ) [ 000000000000000000111110000000000]
p_0103_0                (phi              ) [ 000000000000000000011101000000000]
i3_0                    (phi              ) [ 000000000000000000010000000000000]
j4_0                    (phi              ) [ 000000000000000000011000000000000]
icmp_ln352              (icmp             ) [ 000000000000000000011110000000000]
empty_80                (speclooptripcount) [ 000000000000000000000000000000000]
i_29                    (add              ) [ 000000000000000000111110000000000]
br_ln352                (br               ) [ 000000000000000000000000000000000]
zext_ln355              (zext             ) [ 000000000000000000000000000000000]
rhs_digits_data_V_ad    (getelementptr    ) [ 000000000000000000001000000000000]
zext_ln356              (zext             ) [ 000000000000000000000000000000000]
p_res_digits_data_V_a_3 (getelementptr    ) [ 000000000000000000011110000000000]
rhs_digits_data_V_lo    (load             ) [ 000000000000000000010100000000000]
p_res_digits_data_V_l_3 (load             ) [ 000000000000000000011110000000000]
j_5                     (add              ) [ 000000000000000000111110000000000]
zext_ln352              (zext             ) [ 000000000000000000000000000000000]
zext_ln700_32           (zext             ) [ 000000000000000000000000000000000]
zext_ln700_34           (zext             ) [ 000000000000000000000000000000000]
tmp_V_24                (add              ) [ 000000000000000000001010000000000]
add_ln209_16            (add              ) [ 000000000000000000000000000000000]
add_ln209_5             (add              ) [ 000000000000000000001010000000000]
tmp_s                   (specregionbegin  ) [ 000000000000000000000000000000000]
specpipeline_ln354      (specpipeline     ) [ 000000000000000000000000000000000]
zext_ln700_33           (zext             ) [ 000000000000000000000000000000000]
zext_ln700_35           (zext             ) [ 000000000000000000000000000000000]
tmp_V_22                (add              ) [ 000000000000000000000000000000000]
store_ln357             (store            ) [ 000000000000000000000000000000000]
trunc_ln858_7           (partselect       ) [ 000000000000000000111110000000000]
empty_81                (specregionend    ) [ 000000000000000000000000000000000]
br_ln352                (br               ) [ 000000000000000000111110000000000]
zext_ln360              (zext             ) [ 000000000000000000000000000000000]
p_res_tmp_bits          (add              ) [ 000000000000000000100001111110000]
br_ln361                (br               ) [ 000000000000000000100001111110000]
mul_ln362               (mul              ) [ 000000000000000000000000000010000]
p_res_tmp_bits_1        (phi              ) [ 000000000000000000000000000010000]
zext_ln362              (zext             ) [ 000000000000000000000000000000000]
p_res_tmp_bits_3        (add              ) [ 000000000000000000000000000001111]
br_ln364                (br               ) [ 000000000000000000000000000011110]
i5_0                    (phi              ) [ 000000000000000000000000000001000]
icmp_ln364              (icmp             ) [ 000000000000000000000000000001110]
empty_82                (speclooptripcount) [ 000000000000000000000000000000000]
i_30                    (add              ) [ 000000000000000000000000000011110]
br_ln364                (br               ) [ 000000000000000000000000000000000]
zext_ln367              (zext             ) [ 000000000000000000000000000001110]
p_res_digits_data_V_a_4 (getelementptr    ) [ 000000000000000000000000000001100]
p_res_digits_data_V_l_4 (load             ) [ 000000000000000000000000000001010]
tmp_2                   (specregionbegin  ) [ 000000000000000000000000000000000]
specpipeline_ln366      (specpipeline     ) [ 000000000000000000000000000000000]
res_digits_data_V_ad    (getelementptr    ) [ 000000000000000000000000000000000]
store_ln367             (store            ) [ 000000000000000000000000000000000]
empty_83                (specregionend    ) [ 000000000000000000000000000000000]
br_ln364                (br               ) [ 000000000000000000000000000011110]
write_ln369             (write            ) [ 000000000000000000000000000000000]
ret_ln371               (ret              ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="z0_tmp_bits_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z0_tmp_bits_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="z0_digits_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z0_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="z2_tmp_bits_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z2_tmp_bits_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="z2_digits_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z2_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cross_mul_tmp_bits_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cross_mul_tmp_bits_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cross_mul_digits_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cross_mul_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lhs_tmp_bits_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_tmp_bits_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="lhs_digits_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rhs_tmp_bits_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs_tmp_bits_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rhs_digits_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_tmp_bits">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_tmp_bits"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_digits_data_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_digits_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i65.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CAT_I_I_I_O.1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="add2_digits_data_V_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add2_digits_data_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="z1_digits_data_V_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z1_digits_data_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_res_digits_data_V_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_res_digits_data_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="rhs_tmp_bits_read_6_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rhs_tmp_bits_read_6/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="lhs_tmp_bits_read_6_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_tmp_bits_read_6/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="cross_mul_tmp_bits_r_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cross_mul_tmp_bits_r/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="z2_tmp_bits_read_2_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z2_tmp_bits_read_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="z0_tmp_bits_read_2_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z0_tmp_bits_read_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln369_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="2"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln369/32 "/>
</bind>
</comp>

<comp id="145" class="1004" name="z0_digits_data_V_add_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="6" slack="0"/>
<pin id="149" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z0_digits_data_V_add/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z0_digits_data_V_loa/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="z2_digits_data_V_add_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z2_digits_data_V_add/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z2_digits_data_V_loa/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add2_digits_data_V_a_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="6" slack="3"/>
<pin id="175" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="add2_digits_data_V_a/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="1"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln61/5 add2_digits_data_V_l/7 "/>
</bind>
</comp>

<comp id="183" class="1004" name="cross_mul_digits_dat_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="6" slack="0"/>
<pin id="187" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cross_mul_digits_dat/7 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cross_mul_digits_dat_4/7 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add2_digits_data_V_a_2_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="6" slack="0"/>
<pin id="200" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="add2_digits_data_V_a_2/7 "/>
</bind>
</comp>

<comp id="203" class="1004" name="z1_digits_data_V_add_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="4"/>
<pin id="207" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z1_digits_data_V_add/11 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln89_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="1"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/11 "/>
</bind>
</comp>

<comp id="215" class="1004" name="lhs_digits_data_V_ad_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs_digits_data_V_ad/14 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_digits_data_V_lo/14 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_res_digits_data_V_a_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="7" slack="0"/>
<pin id="232" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_res_digits_data_V_a/14 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="1"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="p_res_digits_data_V_l/14 store_ln343/17 p_res_digits_data_V_l_3/19 store_ln357/22 p_res_digits_data_V_l_4/29 "/>
</bind>
</comp>

<comp id="240" class="1004" name="rhs_digits_data_V_ad_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs_digits_data_V_ad/19 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_digits_data_V_lo/19 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_res_digits_data_V_a_3_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="7" slack="0"/>
<pin id="257" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_res_digits_data_V_a_3/19 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_res_digits_data_V_a_4_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="7" slack="0"/>
<pin id="264" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_res_digits_data_V_a_4/29 "/>
</bind>
</comp>

<comp id="267" class="1004" name="res_digits_data_V_ad_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="7" slack="2"/>
<pin id="271" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_digits_data_V_ad/31 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln367_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="1"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln367/31 "/>
</bind>
</comp>

<comp id="280" class="1005" name="p_088_0_i_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="1"/>
<pin id="282" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_088_0_i (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_088_0_i_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="1" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_088_0_i/2 "/>
</bind>
</comp>

<comp id="292" class="1005" name="i_0_i_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="1"/>
<pin id="294" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="i_0_i_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="1" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="op2_assign_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="op2_assign_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="1" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign/7 "/>
</bind>
</comp>

<comp id="315" class="1005" name="i_0_i11_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="1"/>
<pin id="317" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i11 (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="i_0_i11_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="1" slack="1"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i11/7 "/>
</bind>
</comp>

<comp id="326" class="1005" name="p_0106_0_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="1"/>
<pin id="328" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_0106_0 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_0106_0_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="1" slack="1"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0106_0/14 "/>
</bind>
</comp>

<comp id="338" class="1005" name="i_0_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="1"/>
<pin id="340" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="i_0_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="1" slack="1"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/14 "/>
</bind>
</comp>

<comp id="349" class="1005" name="j_0_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="1"/>
<pin id="351" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="j_0_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="1"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="7" slack="1"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/14 "/>
</bind>
</comp>

<comp id="361" class="1005" name="p_res_tmp_bits_0_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="2"/>
<pin id="363" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="p_res_tmp_bits_0 (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_res_tmp_bits_0_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="2"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="2" slack="1"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_res_tmp_bits_0/18 "/>
</bind>
</comp>

<comp id="373" class="1005" name="p_0103_0_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="2" slack="1"/>
<pin id="375" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_0103_0 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_0103_0_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="1"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="1" slack="1"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0103_0/19 "/>
</bind>
</comp>

<comp id="385" class="1005" name="i3_0_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="1"/>
<pin id="387" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="i3_0_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="1" slack="1"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/19 "/>
</bind>
</comp>

<comp id="396" class="1005" name="j4_0_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="1"/>
<pin id="398" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j4_0 (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="j4_0_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="1"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="7" slack="1"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4_0/19 "/>
</bind>
</comp>

<comp id="408" class="1005" name="p_res_tmp_bits_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="410" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_res_tmp_bits_1 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_res_tmp_bits_1_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="7"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="3" slack="5"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_res_tmp_bits_1/28 "/>
</bind>
</comp>

<comp id="417" class="1005" name="i5_0_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="1"/>
<pin id="419" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i5_0 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="i5_0_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="7" slack="0"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5_0/29 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_CAT_I_I_I_O_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="0" slack="0"/>
<pin id="430" dir="0" index="1" bw="64" slack="0"/>
<pin id="431" dir="0" index="2" bw="32" slack="0"/>
<pin id="432" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="433" dir="0" index="4" bw="64" slack="0"/>
<pin id="434" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="435" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln331/12 "/>
</bind>
</comp>

<comp id="439" class="1005" name="reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="1"/>
<pin id="441" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_res_digits_data_V_l p_res_digits_data_V_l_3 p_res_digits_data_V_l_4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln54_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="0"/>
<pin id="446" dir="0" index="1" bw="6" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="i_27_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_27/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln59_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln54_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="2"/>
<pin id="464" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln209_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="1"/>
<pin id="468" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln700_26_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="2" slack="2"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_26/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln700_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="0"/>
<pin id="475" dir="0" index="1" bw="2" slack="0"/>
<pin id="476" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln209_14_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="1"/>
<pin id="481" dir="0" index="1" bw="2" slack="0"/>
<pin id="482" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_14/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln209_6_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="0"/>
<pin id="486" dir="0" index="1" bw="64" slack="1"/>
<pin id="487" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_6/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln700_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="64" slack="2"/>
<pin id="491" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln700_27_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="65" slack="1"/>
<pin id="494" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_27/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_V_17_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="65" slack="0"/>
<pin id="497" dir="0" index="1" bw="64" slack="0"/>
<pin id="498" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_17/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="trunc_ln_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="2" slack="0"/>
<pin id="503" dir="0" index="1" bw="66" slack="0"/>
<pin id="504" dir="0" index="2" bw="8" slack="0"/>
<pin id="505" dir="0" index="3" bw="8" slack="0"/>
<pin id="506" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln64_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="2" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln64_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="2" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="2"/>
<pin id="518" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add2_tmp_bits_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="2"/>
<pin id="523" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add2_tmp_bits/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="exitcond_i_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="0"/>
<pin id="527" dir="0" index="1" bw="6" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="i_28_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_28/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln81_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/7 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln180_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="1"/>
<pin id="545" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/9 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln701_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="1"/>
<pin id="548" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln701/9 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_V_18_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="64" slack="0"/>
<pin id="551" dir="0" index="1" bw="64" slack="0"/>
<pin id="552" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_18/9 "/>
</bind>
</comp>

<comp id="555" class="1004" name="select_ln701_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="3"/>
<pin id="557" dir="0" index="1" bw="65" slack="0"/>
<pin id="558" dir="0" index="2" bw="65" slack="0"/>
<pin id="559" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln701/10 "/>
</bind>
</comp>

<comp id="563" class="1004" name="select_ln701_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="3"/>
<pin id="565" dir="0" index="1" bw="64" slack="0"/>
<pin id="566" dir="0" index="2" bw="64" slack="0"/>
<pin id="567" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln701_2/10 "/>
</bind>
</comp>

<comp id="571" class="1004" name="trunc_ln701_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="65" slack="1"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln701/10 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_V_19_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="65" slack="0"/>
<pin id="576" dir="0" index="1" bw="65" slack="1"/>
<pin id="577" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_19/10 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_3_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="65" slack="0"/>
<pin id="582" dir="0" index="2" bw="8" slack="0"/>
<pin id="583" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln700_21_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="0"/>
<pin id="589" dir="0" index="1" bw="64" slack="0"/>
<pin id="590" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_21/10 "/>
</bind>
</comp>

<comp id="593" class="1004" name="p_neg207_i_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="0" index="2" bw="32" slack="0"/>
<pin id="597" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_neg207_i/12 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln96_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="4"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/12 "/>
</bind>
</comp>

<comp id="606" class="1004" name="z1_tmp_bits_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="2"/>
<pin id="609" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="z1_tmp_bits/12 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln334_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="5"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln334/13 "/>
</bind>
</comp>

<comp id="617" class="1004" name="icmp_ln338_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="6" slack="0"/>
<pin id="619" dir="0" index="1" bw="6" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln338/14 "/>
</bind>
</comp>

<comp id="623" class="1004" name="i_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="6" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/14 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln341_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="6" slack="0"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341/14 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln342_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="7" slack="0"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln342/14 "/>
</bind>
</comp>

<comp id="639" class="1004" name="j_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="7" slack="1"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/15 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln338_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="2" slack="2"/>
<pin id="647" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln338/16 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln700_28_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="1"/>
<pin id="651" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_28/16 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln700_30_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="2" slack="2"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_30/16 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_V_23_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="0"/>
<pin id="658" dir="0" index="1" bw="2" slack="0"/>
<pin id="659" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_23/16 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln209_15_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="64" slack="1"/>
<pin id="664" dir="0" index="1" bw="2" slack="0"/>
<pin id="665" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_15/16 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln209_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="0"/>
<pin id="670" dir="0" index="1" bw="64" slack="1"/>
<pin id="671" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/16 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln700_29_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="64" slack="2"/>
<pin id="675" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_29/17 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln700_31_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="65" slack="1"/>
<pin id="679" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_31/17 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_V_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="65" slack="0"/>
<pin id="682" dir="0" index="1" bw="64" slack="0"/>
<pin id="683" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V/17 "/>
</bind>
</comp>

<comp id="686" class="1004" name="trunc_ln858_6_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="2" slack="0"/>
<pin id="688" dir="0" index="1" bw="66" slack="0"/>
<pin id="689" dir="0" index="2" bw="8" slack="0"/>
<pin id="690" dir="0" index="3" bw="8" slack="0"/>
<pin id="691" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln858_6/17 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln348_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="2" slack="0"/>
<pin id="698" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln348/18 "/>
</bind>
</comp>

<comp id="700" class="1004" name="icmp_ln348_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="7"/>
<pin id="702" dir="0" index="1" bw="32" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln348/18 "/>
</bind>
</comp>

<comp id="705" class="1004" name="icmp_ln352_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="6" slack="0"/>
<pin id="707" dir="0" index="1" bw="6" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln352/19 "/>
</bind>
</comp>

<comp id="711" class="1004" name="i_29_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="6" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_29/19 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln355_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="6" slack="0"/>
<pin id="719" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln355/19 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln356_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="7" slack="0"/>
<pin id="724" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356/19 "/>
</bind>
</comp>

<comp id="727" class="1004" name="j_5_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="7" slack="1"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/20 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln352_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="2" slack="2"/>
<pin id="735" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln352/21 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln700_32_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="64" slack="1"/>
<pin id="739" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_32/21 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln700_34_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="2" slack="2"/>
<pin id="742" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_34/21 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_V_24_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="64" slack="0"/>
<pin id="746" dir="0" index="1" bw="2" slack="0"/>
<pin id="747" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_24/21 "/>
</bind>
</comp>

<comp id="750" class="1004" name="add_ln209_16_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="64" slack="1"/>
<pin id="752" dir="0" index="1" bw="2" slack="0"/>
<pin id="753" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_16/21 "/>
</bind>
</comp>

<comp id="756" class="1004" name="add_ln209_5_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="64" slack="0"/>
<pin id="758" dir="0" index="1" bw="64" slack="1"/>
<pin id="759" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_5/21 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln700_33_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="64" slack="2"/>
<pin id="763" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_33/22 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln700_35_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="65" slack="1"/>
<pin id="767" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_35/22 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_V_22_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="65" slack="0"/>
<pin id="770" dir="0" index="1" bw="64" slack="0"/>
<pin id="771" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_22/22 "/>
</bind>
</comp>

<comp id="774" class="1004" name="trunc_ln858_7_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="2" slack="0"/>
<pin id="776" dir="0" index="1" bw="66" slack="0"/>
<pin id="777" dir="0" index="2" bw="8" slack="0"/>
<pin id="778" dir="0" index="3" bw="8" slack="0"/>
<pin id="779" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln858_7/22 "/>
</bind>
</comp>

<comp id="784" class="1004" name="zext_ln360_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="2" slack="1"/>
<pin id="786" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln360/23 "/>
</bind>
</comp>

<comp id="788" class="1004" name="p_res_tmp_bits_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="2" slack="2"/>
<pin id="790" dir="0" index="1" bw="2" slack="0"/>
<pin id="791" dir="1" index="2" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_res_tmp_bits/23 "/>
</bind>
</comp>

<comp id="793" class="1004" name="grp_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="9"/>
<pin id="795" dir="0" index="1" bw="32" slack="9"/>
<pin id="796" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln362/23 "/>
</bind>
</comp>

<comp id="797" class="1004" name="zext_ln362_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="3" slack="0"/>
<pin id="799" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362/28 "/>
</bind>
</comp>

<comp id="801" class="1004" name="p_res_tmp_bits_3_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="0" index="1" bw="3" slack="0"/>
<pin id="804" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_res_tmp_bits_3/28 "/>
</bind>
</comp>

<comp id="806" class="1004" name="icmp_ln364_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="7" slack="0"/>
<pin id="808" dir="0" index="1" bw="7" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln364/29 "/>
</bind>
</comp>

<comp id="812" class="1004" name="i_30_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="7" slack="0"/>
<pin id="814" dir="0" index="1" bw="1" slack="0"/>
<pin id="815" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_30/29 "/>
</bind>
</comp>

<comp id="818" class="1004" name="zext_ln367_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="7" slack="0"/>
<pin id="820" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln367/29 "/>
</bind>
</comp>

<comp id="823" class="1005" name="rhs_tmp_bits_read_6_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="5"/>
<pin id="825" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="rhs_tmp_bits_read_6 "/>
</bind>
</comp>

<comp id="829" class="1005" name="lhs_tmp_bits_read_6_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="7"/>
<pin id="831" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="lhs_tmp_bits_read_6 "/>
</bind>
</comp>

<comp id="835" class="1005" name="cross_mul_tmp_bits_r_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="4"/>
<pin id="837" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="cross_mul_tmp_bits_r "/>
</bind>
</comp>

<comp id="840" class="1005" name="z2_tmp_bits_read_2_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="2"/>
<pin id="842" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="z2_tmp_bits_read_2 "/>
</bind>
</comp>

<comp id="845" class="1005" name="z0_tmp_bits_read_2_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="2"/>
<pin id="847" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="z0_tmp_bits_read_2 "/>
</bind>
</comp>

<comp id="850" class="1005" name="icmp_ln54_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="1"/>
<pin id="852" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="854" class="1005" name="i_27_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="6" slack="0"/>
<pin id="856" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_27 "/>
</bind>
</comp>

<comp id="859" class="1005" name="zext_ln59_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="64" slack="3"/>
<pin id="861" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln59 "/>
</bind>
</comp>

<comp id="864" class="1005" name="z0_digits_data_V_add_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="5" slack="1"/>
<pin id="866" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="z0_digits_data_V_add "/>
</bind>
</comp>

<comp id="869" class="1005" name="z2_digits_data_V_add_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="5" slack="1"/>
<pin id="871" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="z2_digits_data_V_add "/>
</bind>
</comp>

<comp id="874" class="1005" name="z0_digits_data_V_loa_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="64" slack="1"/>
<pin id="876" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z0_digits_data_V_loa "/>
</bind>
</comp>

<comp id="880" class="1005" name="z2_digits_data_V_loa_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="64" slack="1"/>
<pin id="882" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z2_digits_data_V_loa "/>
</bind>
</comp>

<comp id="886" class="1005" name="add_ln700_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="65" slack="1"/>
<pin id="888" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="891" class="1005" name="add_ln209_6_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="64" slack="1"/>
<pin id="893" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_6 "/>
</bind>
</comp>

<comp id="896" class="1005" name="trunc_ln_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="2" slack="1"/>
<pin id="898" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="901" class="1005" name="add2_tmp_bits_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="2"/>
<pin id="903" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add2_tmp_bits "/>
</bind>
</comp>

<comp id="906" class="1005" name="exitcond_i_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="1"/>
<pin id="908" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="910" class="1005" name="i_28_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="6" slack="0"/>
<pin id="912" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_28 "/>
</bind>
</comp>

<comp id="915" class="1005" name="zext_ln81_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="64" slack="4"/>
<pin id="917" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln81 "/>
</bind>
</comp>

<comp id="920" class="1005" name="cross_mul_digits_dat_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="5" slack="1"/>
<pin id="922" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cross_mul_digits_dat "/>
</bind>
</comp>

<comp id="925" class="1005" name="add2_digits_data_V_a_2_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="5" slack="1"/>
<pin id="927" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add2_digits_data_V_a_2 "/>
</bind>
</comp>

<comp id="930" class="1005" name="cross_mul_digits_dat_4_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="64" slack="1"/>
<pin id="932" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cross_mul_digits_dat_4 "/>
</bind>
</comp>

<comp id="935" class="1005" name="add2_digits_data_V_l_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="64" slack="1"/>
<pin id="937" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add2_digits_data_V_l "/>
</bind>
</comp>

<comp id="940" class="1005" name="tmp_V_18_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="65" slack="1"/>
<pin id="942" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_18 "/>
</bind>
</comp>

<comp id="946" class="1005" name="tmp_3_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="1"/>
<pin id="948" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="951" class="1005" name="add_ln700_21_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="64" slack="1"/>
<pin id="953" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_21 "/>
</bind>
</comp>

<comp id="956" class="1005" name="z1_tmp_bits_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="1"/>
<pin id="958" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z1_tmp_bits "/>
</bind>
</comp>

<comp id="961" class="1005" name="icmp_ln334_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="1"/>
<pin id="963" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln334 "/>
</bind>
</comp>

<comp id="965" class="1005" name="icmp_ln338_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="1"/>
<pin id="967" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln338 "/>
</bind>
</comp>

<comp id="969" class="1005" name="i_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="6" slack="0"/>
<pin id="971" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="974" class="1005" name="lhs_digits_data_V_ad_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="5" slack="1"/>
<pin id="976" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_V_ad "/>
</bind>
</comp>

<comp id="979" class="1005" name="p_res_digits_data_V_a_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="6" slack="1"/>
<pin id="981" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_res_digits_data_V_a "/>
</bind>
</comp>

<comp id="984" class="1005" name="lhs_digits_data_V_lo_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="64" slack="1"/>
<pin id="986" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_V_lo "/>
</bind>
</comp>

<comp id="990" class="1005" name="j_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="7" slack="1"/>
<pin id="992" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="995" class="1005" name="tmp_V_23_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="65" slack="1"/>
<pin id="997" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_23 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="add_ln209_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="64" slack="1"/>
<pin id="1002" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="trunc_ln858_6_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="2" slack="1"/>
<pin id="1007" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln858_6 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="zext_ln348_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="3" slack="2"/>
<pin id="1012" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln348 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="icmp_ln348_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="1"/>
<pin id="1018" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln348 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="icmp_ln352_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="1"/>
<pin id="1022" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln352 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="i_29_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="6" slack="0"/>
<pin id="1026" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_29 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="rhs_digits_data_V_ad_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="5" slack="1"/>
<pin id="1031" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_V_ad "/>
</bind>
</comp>

<comp id="1034" class="1005" name="p_res_digits_data_V_a_3_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="6" slack="1"/>
<pin id="1036" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_res_digits_data_V_a_3 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="rhs_digits_data_V_lo_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="64" slack="1"/>
<pin id="1041" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_V_lo "/>
</bind>
</comp>

<comp id="1045" class="1005" name="j_5_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="7" slack="1"/>
<pin id="1047" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="tmp_V_24_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="65" slack="1"/>
<pin id="1052" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_24 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="add_ln209_5_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="64" slack="1"/>
<pin id="1057" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_5 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="trunc_ln858_7_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="2" slack="1"/>
<pin id="1062" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln858_7 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="p_res_tmp_bits_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="3" slack="5"/>
<pin id="1067" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="p_res_tmp_bits "/>
</bind>
</comp>

<comp id="1070" class="1005" name="mul_ln362_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="1"/>
<pin id="1072" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln362 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="p_res_tmp_bits_3_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="2"/>
<pin id="1077" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_res_tmp_bits_3 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="icmp_ln364_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="1"/>
<pin id="1082" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln364 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="i_30_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="7" slack="0"/>
<pin id="1086" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_30 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="zext_ln367_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="64" slack="2"/>
<pin id="1091" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln367 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="p_res_digits_data_V_a_4_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="6" slack="1"/>
<pin id="1096" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_res_digits_data_V_a_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="94" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="196" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="18" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="240" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="253" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="260" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="272"><net_src comp="22" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="28" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="291"><net_src comp="284" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="306"><net_src comp="64" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="314"><net_src comp="307" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="318"><net_src comp="30" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="329"><net_src comp="28" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="337"><net_src comp="330" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="341"><net_src comp="30" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="352"><net_src comp="78" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="360"><net_src comp="353" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="364"><net_src comp="28" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="326" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="28" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="384"><net_src comp="377" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="388"><net_src comp="30" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="399"><net_src comp="78" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="407"><net_src comp="400" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="420"><net_src comp="86" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="436"><net_src comp="76" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="2" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="6" pin="0"/><net_sink comp="428" pin=4"/></net>

<net id="442"><net_src comp="234" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="448"><net_src comp="296" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="32" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="296" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="38" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="296" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="465"><net_src comp="280" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="280" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="466" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="462" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="469" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="499"><net_src comp="492" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="489" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="507"><net_src comp="56" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="495" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="58" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="510"><net_src comp="60" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="514"><net_src comp="280" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="515" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="319" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="32" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="319" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="38" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="319" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="553"><net_src comp="543" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="546" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="560"><net_src comp="303" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="66" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="68" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="568"><net_src comp="303" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="70" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="40" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="578"><net_src comp="555" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="584"><net_src comp="72" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="574" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="58" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="591"><net_src comp="571" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="563" pin="3"/><net_sink comp="587" pin=1"/></net>

<net id="598"><net_src comp="303" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="48" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="52" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="605"><net_src comp="593" pin="3"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="601" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="606" pin="2"/><net_sink comp="428" pin=2"/></net>

<net id="616"><net_src comp="52" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="342" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="32" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="342" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="38" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="342" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="637"><net_src comp="353" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="643"><net_src comp="349" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="80" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="326" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="655"><net_src comp="326" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="649" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="645" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="439" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="652" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="662" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="439" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="684"><net_src comp="677" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="673" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="692"><net_src comp="56" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="680" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="694"><net_src comp="58" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="695"><net_src comp="60" pin="0"/><net_sink comp="686" pin=3"/></net>

<net id="699"><net_src comp="365" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="52" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="389" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="32" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="389" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="38" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="389" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="725"><net_src comp="400" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="731"><net_src comp="396" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="80" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="736"><net_src comp="373" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="743"><net_src comp="373" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="737" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="733" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="439" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="740" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="750" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="439" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="772"><net_src comp="765" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="761" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="780"><net_src comp="56" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="768" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="782"><net_src comp="58" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="783"><net_src comp="60" pin="0"/><net_sink comp="774" pin=3"/></net>

<net id="787"><net_src comp="373" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="784" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="800"><net_src comp="411" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="805"><net_src comp="797" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="421" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="88" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="421" pin="4"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="80" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="821"><net_src comp="421" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="826"><net_src comp="108" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="832"><net_src comp="114" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="838"><net_src comp="120" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="843"><net_src comp="126" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="848"><net_src comp="132" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="853"><net_src comp="444" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="450" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="862"><net_src comp="456" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="867"><net_src comp="145" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="872"><net_src comp="158" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="877"><net_src comp="152" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="883"><net_src comp="165" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="889"><net_src comp="473" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="894"><net_src comp="484" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="899"><net_src comp="501" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="904"><net_src comp="520" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="909"><net_src comp="525" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="531" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="918"><net_src comp="537" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="923"><net_src comp="183" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="928"><net_src comp="196" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="933"><net_src comp="190" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="938"><net_src comp="177" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="943"><net_src comp="549" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="949"><net_src comp="579" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="954"><net_src comp="587" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="959"><net_src comp="606" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="964"><net_src comp="612" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="617" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="972"><net_src comp="623" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="977"><net_src comp="215" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="982"><net_src comp="228" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="987"><net_src comp="222" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="993"><net_src comp="639" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="998"><net_src comp="656" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1003"><net_src comp="668" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="1008"><net_src comp="686" pin="4"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1013"><net_src comp="696" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1019"><net_src comp="700" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="705" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="711" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1032"><net_src comp="240" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="1037"><net_src comp="253" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="1042"><net_src comp="247" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="1048"><net_src comp="727" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1053"><net_src comp="744" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1058"><net_src comp="756" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="1063"><net_src comp="774" pin="4"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1068"><net_src comp="788" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="1073"><net_src comp="793" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1078"><net_src comp="801" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="1083"><net_src comp="806" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1087"><net_src comp="812" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="1092"><net_src comp="818" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1097"><net_src comp="260" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="234" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_tmp_bits | {32 }
	Port: res_digits_data_V | {31 }
 - Input state : 
	Port: karastuba_mul_ADD_SU.1 : z0_tmp_bits_read | {1 }
	Port: karastuba_mul_ADD_SU.1 : z0_digits_data_V | {2 3 12 13 }
	Port: karastuba_mul_ADD_SU.1 : z2_tmp_bits_read | {1 }
	Port: karastuba_mul_ADD_SU.1 : z2_digits_data_V | {2 3 12 13 }
	Port: karastuba_mul_ADD_SU.1 : cross_mul_tmp_bits_read | {1 }
	Port: karastuba_mul_ADD_SU.1 : cross_mul_digits_data_V | {7 8 }
	Port: karastuba_mul_ADD_SU.1 : lhs_tmp_bits_read | {1 }
	Port: karastuba_mul_ADD_SU.1 : lhs_digits_data_V | {14 15 }
	Port: karastuba_mul_ADD_SU.1 : rhs_tmp_bits_read | {1 }
	Port: karastuba_mul_ADD_SU.1 : rhs_digits_data_V | {19 20 }
	Port: karastuba_mul_ADD_SU.1 : res_tmp_bits | {}
	Port: karastuba_mul_ADD_SU.1 : res_digits_data_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln54 : 1
		i_27 : 1
		br_ln54 : 2
		zext_ln59 : 1
		z0_digits_data_V_add : 2
		z0_digits_data_V_loa : 3
		z2_digits_data_V_add : 2
		z2_digits_data_V_loa : 3
	State 3
	State 4
		add_ln700 : 1
		add_ln209_14 : 1
		add_ln209_6 : 2
	State 5
		tmp_V_17 : 1
		store_ln61 : 1
		trunc_ln : 2
		empty_75 : 1
	State 6
		add_ln64 : 1
		add2_tmp_bits : 2
	State 7
		exitcond_i : 1
		i_28 : 1
		br_ln78 : 2
		zext_ln81 : 1
		cross_mul_digits_dat : 2
		cross_mul_digits_dat_4 : 3
		add2_digits_data_V_a_2 : 2
		add2_digits_data_V_l : 3
	State 8
	State 9
		tmp_V_18 : 1
	State 10
		tmp_V_19 : 1
		tmp_3 : 2
		add_ln700_21 : 1
	State 11
		store_ln89 : 1
		empty_77 : 1
	State 12
		add_ln96 : 1
		z1_tmp_bits : 2
		call_ln331 : 3
	State 13
		br_ln334 : 1
	State 14
		icmp_ln338 : 1
		i : 1
		br_ln338 : 2
		zext_ln341 : 1
		lhs_digits_data_V_ad : 2
		lhs_digits_data_V_lo : 3
		zext_ln342 : 1
		p_res_digits_data_V_a : 2
		p_res_digits_data_V_l : 3
	State 15
	State 16
		tmp_V_23 : 1
		add_ln209_15 : 1
		add_ln209 : 2
	State 17
		tmp_V : 1
		trunc_ln858_6 : 2
		empty_79 : 1
	State 18
		p_res_tmp_bits_0 : 1
		zext_ln348 : 2
		br_ln348 : 1
	State 19
		icmp_ln352 : 1
		i_29 : 1
		br_ln352 : 2
		zext_ln355 : 1
		rhs_digits_data_V_ad : 2
		rhs_digits_data_V_lo : 3
		zext_ln356 : 1
		p_res_digits_data_V_a_3 : 2
		p_res_digits_data_V_l_3 : 3
	State 20
	State 21
		tmp_V_24 : 1
		add_ln209_16 : 1
		add_ln209_5 : 2
	State 22
		tmp_V_22 : 1
		trunc_ln858_7 : 2
		empty_81 : 1
	State 23
		p_res_tmp_bits : 1
	State 24
	State 25
	State 26
	State 27
	State 28
		zext_ln362 : 1
		p_res_tmp_bits_3 : 2
	State 29
		icmp_ln364 : 1
		i_30 : 1
		br_ln364 : 2
		zext_ln367 : 1
		p_res_digits_data_V_a_4 : 2
		p_res_digits_data_V_l_4 : 3
	State 30
	State 31
		store_ln367 : 1
		empty_83 : 1
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   |     grp_CAT_I_I_I_O_1_fu_428     |    0    | 8.91315 |   827   |   789   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            i_27_fu_450           |    0    |    0    |    0    |    15   |
|          |         add_ln700_fu_473         |    0    |    0    |    0    |    71   |
|          |        add_ln209_14_fu_479       |    0    |    0    |    0    |    32   |
|          |        add_ln209_6_fu_484        |    0    |    0    |    0    |    32   |
|          |          tmp_V_17_fu_495         |    0    |    0    |    0    |    72   |
|          |          add_ln64_fu_515         |    0    |    0    |    0    |    32   |
|          |       add2_tmp_bits_fu_520       |    0    |    0    |    0    |    32   |
|          |            i_28_fu_531           |    0    |    0    |    0    |    15   |
|          |          tmp_V_19_fu_574         |    0    |    0    |    0    |    72   |
|          |        add_ln700_21_fu_587       |    0    |    0    |    0    |    71   |
|          |          add_ln96_fu_601         |    0    |    0    |    0    |    32   |
|          |             i_fu_623             |    0    |    0    |    0    |    15   |
|    add   |             j_fu_639             |    0    |    0    |    0    |    15   |
|          |          tmp_V_23_fu_656         |    0    |    0    |    0    |    71   |
|          |        add_ln209_15_fu_662       |    0    |    0    |    0    |    32   |
|          |         add_ln209_fu_668         |    0    |    0    |    0    |    32   |
|          |           tmp_V_fu_680           |    0    |    0    |    0    |    72   |
|          |            i_29_fu_711           |    0    |    0    |    0    |    15   |
|          |            j_5_fu_727            |    0    |    0    |    0    |    15   |
|          |          tmp_V_24_fu_744         |    0    |    0    |    0    |    71   |
|          |        add_ln209_16_fu_750       |    0    |    0    |    0    |    32   |
|          |        add_ln209_5_fu_756        |    0    |    0    |    0    |    32   |
|          |          tmp_V_22_fu_768         |    0    |    0    |    0    |    72   |
|          |       p_res_tmp_bits_fu_788      |    0    |    0    |    0    |    9    |
|          |      p_res_tmp_bits_3_fu_801     |    0    |    0    |    0    |    39   |
|          |            i_30_fu_812           |    0    |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|---------|
|    mul   |            grp_fu_793            |    3    |    0    |   215   |    1    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        select_ln701_fu_555       |    0    |    0    |    0    |    65   |
|  select  |       select_ln701_2_fu_563      |    0    |    0    |    0    |    64   |
|          |         p_neg207_i_fu_593        |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|
|    sub   |          tmp_V_18_fu_549         |    0    |    0    |    0    |    71   |
|          |        z1_tmp_bits_fu_606        |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         icmp_ln54_fu_444         |    0    |    0    |    0    |    11   |
|          |         exitcond_i_fu_525        |    0    |    0    |    0    |    11   |
|          |         icmp_ln334_fu_612        |    0    |    0    |    0    |    20   |
|   icmp   |         icmp_ln338_fu_617        |    0    |    0    |    0    |    11   |
|          |         icmp_ln348_fu_700        |    0    |    0    |    0    |    20   |
|          |         icmp_ln352_fu_705        |    0    |    0    |    0    |    11   |
|          |         icmp_ln364_fu_806        |    0    |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |  rhs_tmp_bits_read_6_read_fu_108 |    0    |    0    |    0    |    0    |
|          |  lhs_tmp_bits_read_6_read_fu_114 |    0    |    0    |    0    |    0    |
|   read   | cross_mul_tmp_bits_r_read_fu_120 |    0    |    0    |    0    |    0    |
|          |  z2_tmp_bits_read_2_read_fu_126  |    0    |    0    |    0    |    0    |
|          |  z0_tmp_bits_read_2_read_fu_132  |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   write  |     write_ln369_write_fu_138     |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         zext_ln59_fu_456         |    0    |    0    |    0    |    0    |
|          |         zext_ln54_fu_462         |    0    |    0    |    0    |    0    |
|          |         zext_ln209_fu_466        |    0    |    0    |    0    |    0    |
|          |       zext_ln700_26_fu_469       |    0    |    0    |    0    |    0    |
|          |         zext_ln700_fu_489        |    0    |    0    |    0    |    0    |
|          |       zext_ln700_27_fu_492       |    0    |    0    |    0    |    0    |
|          |         zext_ln64_fu_511         |    0    |    0    |    0    |    0    |
|          |         zext_ln81_fu_537         |    0    |    0    |    0    |    0    |
|          |         zext_ln180_fu_543        |    0    |    0    |    0    |    0    |
|          |         zext_ln701_fu_546        |    0    |    0    |    0    |    0    |
|          |         zext_ln341_fu_629        |    0    |    0    |    0    |    0    |
|          |         zext_ln342_fu_634        |    0    |    0    |    0    |    0    |
|          |         zext_ln338_fu_645        |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln700_28_fu_649       |    0    |    0    |    0    |    0    |
|          |       zext_ln700_30_fu_652       |    0    |    0    |    0    |    0    |
|          |       zext_ln700_29_fu_673       |    0    |    0    |    0    |    0    |
|          |       zext_ln700_31_fu_677       |    0    |    0    |    0    |    0    |
|          |         zext_ln348_fu_696        |    0    |    0    |    0    |    0    |
|          |         zext_ln355_fu_717        |    0    |    0    |    0    |    0    |
|          |         zext_ln356_fu_722        |    0    |    0    |    0    |    0    |
|          |         zext_ln352_fu_733        |    0    |    0    |    0    |    0    |
|          |       zext_ln700_32_fu_737       |    0    |    0    |    0    |    0    |
|          |       zext_ln700_34_fu_740       |    0    |    0    |    0    |    0    |
|          |       zext_ln700_33_fu_761       |    0    |    0    |    0    |    0    |
|          |       zext_ln700_35_fu_765       |    0    |    0    |    0    |    0    |
|          |         zext_ln360_fu_784        |    0    |    0    |    0    |    0    |
|          |         zext_ln362_fu_797        |    0    |    0    |    0    |    0    |
|          |         zext_ln367_fu_818        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |          trunc_ln_fu_501         |    0    |    0    |    0    |    0    |
|partselect|       trunc_ln858_6_fu_686       |    0    |    0    |    0    |    0    |
|          |       trunc_ln858_7_fu_774       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   trunc  |        trunc_ln701_fu_571        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
| bitselect|           tmp_3_fu_579           |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    3    | 8.91315 |   1042  |   2162  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------+--------+--------+--------+--------+
| add2_digits_data_V|    2   |    0   |    0   |    0   |
|p_res_digits_data_V|    2   |    0   |    0   |    0   |
|  z1_digits_data_V |    2   |    0   |    0   |    0   |
+-------------------+--------+--------+--------+--------+
|       Total       |    6   |    0   |    0   |    0   |
+-------------------+--------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
| add2_digits_data_V_a_2_reg_925 |    5   |
|  add2_digits_data_V_l_reg_935  |   64   |
|      add2_tmp_bits_reg_901     |   32   |
|      add_ln209_5_reg_1055      |   64   |
|       add_ln209_6_reg_891      |   64   |
|       add_ln209_reg_1000       |   64   |
|      add_ln700_21_reg_951      |   64   |
|        add_ln700_reg_886       |   65   |
| cross_mul_digits_dat_4_reg_930 |   64   |
|  cross_mul_digits_dat_reg_920  |    5   |
|  cross_mul_tmp_bits_r_reg_835  |   32   |
|       exitcond_i_reg_906       |    1   |
|          i3_0_reg_385          |    6   |
|          i5_0_reg_417          |    7   |
|         i_0_i11_reg_315        |    6   |
|          i_0_i_reg_292         |    6   |
|           i_0_reg_338          |    6   |
|          i_27_reg_854          |    6   |
|          i_28_reg_910          |    6   |
|          i_29_reg_1024         |    6   |
|          i_30_reg_1084         |    7   |
|            i_reg_969           |    6   |
|       icmp_ln334_reg_961       |    1   |
|       icmp_ln338_reg_965       |    1   |
|       icmp_ln348_reg_1016      |    1   |
|       icmp_ln352_reg_1020      |    1   |
|       icmp_ln364_reg_1080      |    1   |
|        icmp_ln54_reg_850       |    1   |
|          j4_0_reg_396          |    7   |
|           j_0_reg_349          |    7   |
|          j_5_reg_1045          |    7   |
|            j_reg_990           |    7   |
|  lhs_digits_data_V_ad_reg_974  |    5   |
|  lhs_digits_data_V_lo_reg_984  |   64   |
|   lhs_tmp_bits_read_6_reg_829  |   32   |
|       mul_ln362_reg_1070       |   32   |
|       op2_assign_reg_303       |    1   |
|        p_0103_0_reg_373        |    2   |
|        p_0106_0_reg_326        |    2   |
|        p_088_0_i_reg_280       |    2   |
|p_res_digits_data_V_a_3_reg_1034|    6   |
|p_res_digits_data_V_a_4_reg_1094|    6   |
|  p_res_digits_data_V_a_reg_979 |    6   |
|    p_res_tmp_bits_0_reg_361    |    2   |
|    p_res_tmp_bits_1_reg_408    |    3   |
|    p_res_tmp_bits_3_reg_1075   |   32   |
|     p_res_tmp_bits_reg_1065    |    3   |
|             reg_439            |   64   |
|  rhs_digits_data_V_ad_reg_1029 |    5   |
|  rhs_digits_data_V_lo_reg_1039 |   64   |
|   rhs_tmp_bits_read_6_reg_823  |   32   |
|          tmp_3_reg_946         |    1   |
|        tmp_V_18_reg_940        |   65   |
|        tmp_V_23_reg_995        |   65   |
|        tmp_V_24_reg_1050       |   65   |
|     trunc_ln858_6_reg_1005     |    2   |
|     trunc_ln858_7_reg_1060     |    2   |
|        trunc_ln_reg_896        |    2   |
|  z0_digits_data_V_add_reg_864  |    5   |
|  z0_digits_data_V_loa_reg_874  |   64   |
|   z0_tmp_bits_read_2_reg_845   |   32   |
|       z1_tmp_bits_reg_956      |   32   |
|  z2_digits_data_V_add_reg_869  |    5   |
|  z2_digits_data_V_loa_reg_880  |   64   |
|   z2_tmp_bits_read_2_reg_840   |   32   |
|       zext_ln348_reg_1010      |    3   |
|       zext_ln367_reg_1089      |   64   |
|        zext_ln59_reg_859       |   64   |
|        zext_ln81_reg_915       |   64   |
+--------------------------------+--------+
|              Total             |  1614  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_152    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_access_fu_165    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_access_fu_177    |  p0  |   3  |   5  |   15   ||    15   |
|     grp_access_fu_190    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_access_fu_222    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_access_fu_234    |  p0  |   6  |   6  |   36   ||    33   |
|     grp_access_fu_234    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_access_fu_247    |  p0  |   2  |   5  |   10   ||    9    |
|     p_088_0_i_reg_280    |  p0  |   2  |   2  |    4   ||    9    |
|    op2_assign_reg_303    |  p0  |   2  |   1  |    2   ||    9    |
|     p_0106_0_reg_326     |  p0  |   2  |   2  |    4   ||    9    |
|        j_0_reg_349       |  p0  |   2  |   7  |   14   ||    9    |
|     p_0103_0_reg_373     |  p0  |   2  |   2  |    4   ||    9    |
|       j4_0_reg_396       |  p0  |   2  |   7  |   14   ||    9    |
| grp_CAT_I_I_I_O_1_fu_428 |  p2  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   335  || 14.4912 ||   165   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    8   |  1042  |  2162  |    -   |
|   Memory  |    6   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   165  |    -   |
|  Register |    -   |    -   |    -   |  1614  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    6   |    3   |   23   |  2656  |  2327  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
