

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Wed Jun 14 07:42:15 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordic_optimized_prj
* Solution:       unroll_8
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.315 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17| 0.170 us | 0.170 us |   17|   17|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- for_loop  |       16|       16|         4|          -|          -|     4|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12 %theta_V), !map !80"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %s_V), !map !86"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %c_V), !map !90"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @cordic_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%theta_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %theta_V)" [cordic_fixed.cpp:8]   --->   Operation 10 'read' 'theta_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.75ns)   --->   "br label %0" [cordic_fixed.cpp:17]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.53>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%theta_V_buf_0_0 = phi i12 [ %theta_V_read, %ap_fixed_base.exit ], [ %select_ln1496_23, %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit.0_ifconv ]" [cordic_fixed.cpp:8]   --->   Operation 12 'phi' 'theta_V_buf_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_2_0 = phi i12 [ 0, %ap_fixed_base.exit ], [ %select_ln1496_21, %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit.0_ifconv ]" [cordic_fixed.cpp:24]   --->   Operation 13 'phi' 'p_Val2_2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_0 = phi i12 [ 621, %ap_fixed_base.exit ], [ %select_ln1496_22, %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit.0_ifconv ]" [cordic_fixed.cpp:24]   --->   Operation 14 'phi' 'p_Val2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sh_assign_0 = phi i6 [ 0, %ap_fixed_base.exit ], [ %add_ln17, %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit.0_ifconv ]" [cordic_fixed.cpp:17]   --->   Operation 15 'phi' 'sh_assign_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sh_assign_0_cast8 = zext i6 %sh_assign_0 to i12" [cordic_fixed.cpp:17]   --->   Operation 16 'zext' 'sh_assign_0_cast8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.87ns)   --->   "%icmp_ln17 = icmp eq i6 %sh_assign_0, -32" [cordic_fixed.cpp:17]   --->   Operation 18 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %1, label %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit.0_ifconv" [cordic_fixed.cpp:17]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.14ns)   --->   "%ashr_ln1333 = ashr i12 %p_Val2_0, %sh_assign_0_cast8" [cordic_fixed.cpp:20]   --->   Operation 20 'ashr' 'ashr_ln1333' <Predicate = (!icmp_ln17)> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.14ns)   --->   "%ashr_ln1333_1 = ashr i12 %p_Val2_2_0, %sh_assign_0_cast8" [cordic_fixed.cpp:21]   --->   Operation 21 'ashr' 'ashr_ln1333_1' <Predicate = (!icmp_ln17)> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %theta_V_buf_0_0, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 22 'bitselect' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.96ns)   --->   "%sub_ln703 = sub i12 %p_Val2_0, %ashr_ln1333_1" [cordic_fixed.cpp:26]   --->   Operation 23 'sub' 'sub_ln703' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.96ns)   --->   "%add_ln703 = add i12 %p_Val2_2_0, %ashr_ln1333" [cordic_fixed.cpp:27]   --->   Operation 24 'add' 'add_ln703' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i6 %sh_assign_0 to i64" [cordic_fixed.cpp:30]   --->   Operation 25 'zext' 'zext_ln30' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30" [cordic_fixed.cpp:30]   --->   Operation 26 'getelementptr' 'cordic_phase_V_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.35ns)   --->   "%cordic_phase_V_load = load i10* %cordic_phase_V_addr, align 16" [cordic_fixed.cpp:30]   --->   Operation 27 'load' 'cordic_phase_V_load' <Predicate = (!icmp_ln17)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_2 : Operation 28 [1/1] (0.96ns)   --->   "%add_ln703_8 = add i12 %p_Val2_0, %ashr_ln1333_1" [cordic_fixed.cpp:33]   --->   Operation 28 'add' 'add_ln703_8' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.96ns)   --->   "%sub_ln703_9 = sub i12 %p_Val2_2_0, %ashr_ln1333" [cordic_fixed.cpp:34]   --->   Operation 29 'sub' 'sub_ln703_9' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.43ns)   --->   "%select_ln1496 = select i1 %tmp, i12 %sub_ln703_9, i12 %add_ln703" [cordic_fixed.cpp:24]   --->   Operation 30 'select' 'select_ln1496' <Predicate = (!icmp_ln17)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.43ns)   --->   "%select_ln1496_1 = select i1 %tmp, i12 %add_ln703_8, i12 %sub_ln703" [cordic_fixed.cpp:24]   --->   Operation 31 'select' 'select_ln1496_1' <Predicate = (!icmp_ln17)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_2 = trunc i6 %sh_assign_0 to i5" [cordic_fixed.cpp:17]   --->   Operation 32 'trunc' 'empty_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln17 = or i5 %empty_2, 1" [cordic_fixed.cpp:17]   --->   Operation 33 'or' 'or_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i5 %or_ln17 to i64" [cordic_fixed.cpp:30]   --->   Operation 34 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr_1 = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30_1" [cordic_fixed.cpp:30]   --->   Operation 35 'getelementptr' 'cordic_phase_V_addr_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.35ns)   --->   "%cordic_phase_V_load_1 = load i10* %cordic_phase_V_addr_1, align 2" [cordic_fixed.cpp:30]   --->   Operation 36 'load' 'cordic_phase_V_load_1' <Predicate = (!icmp_ln17)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln17_1 = or i5 %empty_2, 2" [cordic_fixed.cpp:17]   --->   Operation 37 'or' 'or_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i5 %or_ln17_1 to i64" [cordic_fixed.cpp:30]   --->   Operation 38 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr_2 = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30_2" [cordic_fixed.cpp:30]   --->   Operation 39 'getelementptr' 'cordic_phase_V_addr_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.35ns)   --->   "%cordic_phase_V_load_2 = load i10* %cordic_phase_V_addr_2, align 4" [cordic_fixed.cpp:30]   --->   Operation 40 'load' 'cordic_phase_V_load_2' <Predicate = (!icmp_ln17)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_2 : Operation 41 [1/1] (0.88ns)   --->   "%add_ln17 = add i6 8, %sh_assign_0" [cordic_fixed.cpp:17]   --->   Operation 41 'add' 'add_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %s_V, i12 %p_Val2_2_0)" [cordic_fixed.cpp:42]   --->   Operation 42 'write' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %c_V, i12 %p_Val2_0)" [cordic_fixed.cpp:42]   --->   Operation 43 'write' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [cordic_fixed.cpp:43]   --->   Operation 44 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.25>
ST_3 : Operation 45 [1/2] (1.35ns)   --->   "%cordic_phase_V_load = load i10* %cordic_phase_V_addr, align 16" [cordic_fixed.cpp:30]   --->   Operation 45 'load' 'cordic_phase_V_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i10 %cordic_phase_V_load to i12" [cordic_fixed.cpp:30]   --->   Operation 46 'zext' 'zext_ln1265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.96ns)   --->   "%sub_ln703_8 = sub i12 %theta_V_buf_0_0, %zext_ln1265" [cordic_fixed.cpp:30]   --->   Operation 47 'sub' 'sub_ln703_8' <Predicate = (!tmp)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.96ns)   --->   "%add_ln703_9 = add i12 %theta_V_buf_0_0, %zext_ln1265" [cordic_fixed.cpp:37]   --->   Operation 48 'add' 'add_ln703_9' <Predicate = (tmp)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.43ns)   --->   "%select_ln1496_2 = select i1 %tmp, i12 %add_ln703_9, i12 %sub_ln703_8" [cordic_fixed.cpp:24]   --->   Operation 49 'select' 'select_ln1496_2' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i5 %or_ln17 to i12" [cordic_fixed.cpp:17]   --->   Operation 50 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.14ns)   --->   "%ashr_ln1333_8 = ashr i12 %select_ln1496_1, %zext_ln17" [cordic_fixed.cpp:20]   --->   Operation 51 'ashr' 'ashr_ln1333_8' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.14ns)   --->   "%ashr_ln1333_9 = ashr i12 %select_ln1496, %zext_ln17" [cordic_fixed.cpp:21]   --->   Operation 52 'ashr' 'ashr_ln1333_9' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_2, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 53 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.96ns)   --->   "%sub_ln703_10 = sub i12 %select_ln1496_1, %ashr_ln1333_9" [cordic_fixed.cpp:26]   --->   Operation 54 'sub' 'sub_ln703_10' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.96ns)   --->   "%add_ln703_10 = add i12 %select_ln1496, %ashr_ln1333_8" [cordic_fixed.cpp:27]   --->   Operation 55 'add' 'add_ln703_10' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/2] (1.35ns)   --->   "%cordic_phase_V_load_1 = load i10* %cordic_phase_V_addr_1, align 2" [cordic_fixed.cpp:30]   --->   Operation 56 'load' 'cordic_phase_V_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1265_1 = zext i10 %cordic_phase_V_load_1 to i12" [cordic_fixed.cpp:30]   --->   Operation 57 'zext' 'zext_ln1265_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.96ns)   --->   "%sub_ln703_1 = sub i12 %select_ln1496_2, %zext_ln1265_1" [cordic_fixed.cpp:30]   --->   Operation 58 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.96ns)   --->   "%add_ln703_11 = add i12 %select_ln1496_1, %ashr_ln1333_9" [cordic_fixed.cpp:33]   --->   Operation 59 'add' 'add_ln703_11' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.96ns)   --->   "%sub_ln703_11 = sub i12 %select_ln1496, %ashr_ln1333_8" [cordic_fixed.cpp:34]   --->   Operation 60 'sub' 'sub_ln703_11' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.96ns)   --->   "%add_ln703_1 = add i12 %select_ln1496_2, %zext_ln1265_1" [cordic_fixed.cpp:37]   --->   Operation 61 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.43ns)   --->   "%select_ln1496_3 = select i1 %tmp_1, i12 %sub_ln703_11, i12 %add_ln703_10" [cordic_fixed.cpp:24]   --->   Operation 62 'select' 'select_ln1496_3' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.43ns)   --->   "%select_ln1496_4 = select i1 %tmp_1, i12 %add_ln703_11, i12 %sub_ln703_10" [cordic_fixed.cpp:24]   --->   Operation 63 'select' 'select_ln1496_4' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.43ns)   --->   "%select_ln1496_5 = select i1 %tmp_1, i12 %add_ln703_1, i12 %sub_ln703_1" [cordic_fixed.cpp:24]   --->   Operation 64 'select' 'select_ln1496_5' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i5 %or_ln17_1 to i12" [cordic_fixed.cpp:17]   --->   Operation 65 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.14ns)   --->   "%ashr_ln1333_2 = ashr i12 %select_ln1496_4, %zext_ln17_1" [cordic_fixed.cpp:20]   --->   Operation 66 'ashr' 'ashr_ln1333_2' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.14ns)   --->   "%ashr_ln1333_10 = ashr i12 %select_ln1496_3, %zext_ln17_1" [cordic_fixed.cpp:21]   --->   Operation 67 'ashr' 'ashr_ln1333_10' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_5, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 68 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.96ns)   --->   "%sub_ln703_12 = sub i12 %select_ln1496_4, %ashr_ln1333_10" [cordic_fixed.cpp:26]   --->   Operation 69 'sub' 'sub_ln703_12' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.96ns)   --->   "%add_ln703_12 = add i12 %select_ln1496_3, %ashr_ln1333_2" [cordic_fixed.cpp:27]   --->   Operation 70 'add' 'add_ln703_12' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/2] (1.35ns)   --->   "%cordic_phase_V_load_2 = load i10* %cordic_phase_V_addr_2, align 4" [cordic_fixed.cpp:30]   --->   Operation 71 'load' 'cordic_phase_V_load_2' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1265_2 = zext i10 %cordic_phase_V_load_2 to i12" [cordic_fixed.cpp:30]   --->   Operation 72 'zext' 'zext_ln1265_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.96ns)   --->   "%sub_ln703_2 = sub i12 %select_ln1496_5, %zext_ln1265_2" [cordic_fixed.cpp:30]   --->   Operation 73 'sub' 'sub_ln703_2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.96ns)   --->   "%add_ln703_13 = add i12 %select_ln1496_4, %ashr_ln1333_10" [cordic_fixed.cpp:33]   --->   Operation 74 'add' 'add_ln703_13' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.96ns)   --->   "%sub_ln703_13 = sub i12 %select_ln1496_3, %ashr_ln1333_2" [cordic_fixed.cpp:34]   --->   Operation 75 'sub' 'sub_ln703_13' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.96ns)   --->   "%add_ln703_2 = add i12 %select_ln1496_5, %zext_ln1265_2" [cordic_fixed.cpp:37]   --->   Operation 76 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.43ns)   --->   "%select_ln1496_6 = select i1 %tmp_2, i12 %sub_ln703_13, i12 %add_ln703_12" [cordic_fixed.cpp:24]   --->   Operation 77 'select' 'select_ln1496_6' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.43ns)   --->   "%select_ln1496_7 = select i1 %tmp_2, i12 %add_ln703_13, i12 %sub_ln703_12" [cordic_fixed.cpp:24]   --->   Operation 78 'select' 'select_ln1496_7' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.43ns)   --->   "%select_ln1496_8 = select i1 %tmp_2, i12 %add_ln703_2, i12 %sub_ln703_2" [cordic_fixed.cpp:24]   --->   Operation 79 'select' 'select_ln1496_8' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln17_2 = or i5 %empty_2, 3" [cordic_fixed.cpp:17]   --->   Operation 80 'or' 'or_ln17_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i5 %or_ln17_2 to i12" [cordic_fixed.cpp:17]   --->   Operation 81 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.14ns)   --->   "%ashr_ln1333_3 = ashr i12 %select_ln1496_7, %zext_ln17_2" [cordic_fixed.cpp:20]   --->   Operation 82 'ashr' 'ashr_ln1333_3' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.14ns)   --->   "%ashr_ln1333_11 = ashr i12 %select_ln1496_6, %zext_ln17_2" [cordic_fixed.cpp:21]   --->   Operation 83 'ashr' 'ashr_ln1333_11' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_8, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 84 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.96ns)   --->   "%sub_ln703_14 = sub i12 %select_ln1496_7, %ashr_ln1333_11" [cordic_fixed.cpp:26]   --->   Operation 85 'sub' 'sub_ln703_14' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.96ns)   --->   "%add_ln703_14 = add i12 %select_ln1496_6, %ashr_ln1333_3" [cordic_fixed.cpp:27]   --->   Operation 86 'add' 'add_ln703_14' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i5 %or_ln17_2 to i64" [cordic_fixed.cpp:30]   --->   Operation 87 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr_3 = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30_3" [cordic_fixed.cpp:30]   --->   Operation 88 'getelementptr' 'cordic_phase_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (1.35ns)   --->   "%cordic_phase_V_load_3 = load i10* %cordic_phase_V_addr_3, align 2" [cordic_fixed.cpp:30]   --->   Operation 89 'load' 'cordic_phase_V_load_3' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 90 [1/1] (0.96ns)   --->   "%add_ln703_15 = add i12 %select_ln1496_7, %ashr_ln1333_11" [cordic_fixed.cpp:33]   --->   Operation 90 'add' 'add_ln703_15' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.96ns)   --->   "%sub_ln703_15 = sub i12 %select_ln1496_6, %ashr_ln1333_3" [cordic_fixed.cpp:34]   --->   Operation 91 'sub' 'sub_ln703_15' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.43ns)   --->   "%select_ln1496_9 = select i1 %tmp_3, i12 %sub_ln703_15, i12 %add_ln703_14" [cordic_fixed.cpp:24]   --->   Operation 92 'select' 'select_ln1496_9' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.43ns)   --->   "%select_ln1496_10 = select i1 %tmp_3, i12 %add_ln703_15, i12 %sub_ln703_14" [cordic_fixed.cpp:24]   --->   Operation 93 'select' 'select_ln1496_10' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln17_3 = or i5 %empty_2, 4" [cordic_fixed.cpp:17]   --->   Operation 94 'or' 'or_ln17_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i5 %or_ln17_3 to i64" [cordic_fixed.cpp:30]   --->   Operation 95 'zext' 'zext_ln30_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr_4 = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30_4" [cordic_fixed.cpp:30]   --->   Operation 96 'getelementptr' 'cordic_phase_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [2/2] (1.35ns)   --->   "%cordic_phase_V_load_4 = load i10* %cordic_phase_V_addr_4, align 8" [cordic_fixed.cpp:30]   --->   Operation 97 'load' 'cordic_phase_V_load_4' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln17_4 = or i5 %empty_2, 5" [cordic_fixed.cpp:17]   --->   Operation 98 'or' 'or_ln17_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i5 %or_ln17_4 to i64" [cordic_fixed.cpp:30]   --->   Operation 99 'zext' 'zext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr_5 = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30_5" [cordic_fixed.cpp:30]   --->   Operation 100 'getelementptr' 'cordic_phase_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (1.35ns)   --->   "%cordic_phase_V_load_5 = load i10* %cordic_phase_V_addr_5, align 2" [cordic_fixed.cpp:30]   --->   Operation 101 'load' 'cordic_phase_V_load_5' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln17_5 = or i5 %empty_2, 6" [cordic_fixed.cpp:17]   --->   Operation 102 'or' 'or_ln17_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i5 %or_ln17_5 to i64" [cordic_fixed.cpp:30]   --->   Operation 103 'zext' 'zext_ln30_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr_6 = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30_6" [cordic_fixed.cpp:30]   --->   Operation 104 'getelementptr' 'cordic_phase_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (1.35ns)   --->   "%cordic_phase_V_load_6 = load i10* %cordic_phase_V_addr_6, align 4" [cordic_fixed.cpp:30]   --->   Operation 105 'load' 'cordic_phase_V_load_6' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln17_6 = or i5 %empty_2, 7" [cordic_fixed.cpp:17]   --->   Operation 106 'or' 'or_ln17_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i5 %or_ln17_6 to i64" [cordic_fixed.cpp:30]   --->   Operation 107 'zext' 'zext_ln30_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr_7 = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30_7" [cordic_fixed.cpp:30]   --->   Operation 108 'getelementptr' 'cordic_phase_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [2/2] (1.35ns)   --->   "%cordic_phase_V_load_7 = load i10* %cordic_phase_V_addr_7, align 2" [cordic_fixed.cpp:30]   --->   Operation 109 'load' 'cordic_phase_V_load_7' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>

State 4 <SV = 3> <Delay = 8.31>
ST_4 : Operation 110 [1/2] (1.35ns)   --->   "%cordic_phase_V_load_3 = load i10* %cordic_phase_V_addr_3, align 2" [cordic_fixed.cpp:30]   --->   Operation 110 'load' 'cordic_phase_V_load_3' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1265_3 = zext i10 %cordic_phase_V_load_3 to i12" [cordic_fixed.cpp:30]   --->   Operation 111 'zext' 'zext_ln1265_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.96ns)   --->   "%sub_ln703_3 = sub i12 %select_ln1496_8, %zext_ln1265_3" [cordic_fixed.cpp:30]   --->   Operation 112 'sub' 'sub_ln703_3' <Predicate = (!tmp_3)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.96ns)   --->   "%add_ln703_3 = add i12 %select_ln1496_8, %zext_ln1265_3" [cordic_fixed.cpp:37]   --->   Operation 113 'add' 'add_ln703_3' <Predicate = (tmp_3)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.43ns)   --->   "%select_ln1496_11 = select i1 %tmp_3, i12 %add_ln703_3, i12 %sub_ln703_3" [cordic_fixed.cpp:24]   --->   Operation 114 'select' 'select_ln1496_11' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i5 %or_ln17_3 to i12" [cordic_fixed.cpp:17]   --->   Operation 115 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (1.14ns)   --->   "%ashr_ln1333_4 = ashr i12 %select_ln1496_10, %zext_ln17_3" [cordic_fixed.cpp:20]   --->   Operation 116 'ashr' 'ashr_ln1333_4' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.14ns)   --->   "%ashr_ln1333_12 = ashr i12 %select_ln1496_9, %zext_ln17_3" [cordic_fixed.cpp:21]   --->   Operation 117 'ashr' 'ashr_ln1333_12' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_11, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 118 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.96ns)   --->   "%sub_ln703_16 = sub i12 %select_ln1496_10, %ashr_ln1333_12" [cordic_fixed.cpp:26]   --->   Operation 119 'sub' 'sub_ln703_16' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.96ns)   --->   "%add_ln703_16 = add i12 %select_ln1496_9, %ashr_ln1333_4" [cordic_fixed.cpp:27]   --->   Operation 120 'add' 'add_ln703_16' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/2] (1.35ns)   --->   "%cordic_phase_V_load_4 = load i10* %cordic_phase_V_addr_4, align 8" [cordic_fixed.cpp:30]   --->   Operation 121 'load' 'cordic_phase_V_load_4' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1265_4 = zext i10 %cordic_phase_V_load_4 to i12" [cordic_fixed.cpp:30]   --->   Operation 122 'zext' 'zext_ln1265_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.96ns)   --->   "%sub_ln703_4 = sub i12 %select_ln1496_11, %zext_ln1265_4" [cordic_fixed.cpp:30]   --->   Operation 123 'sub' 'sub_ln703_4' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.96ns)   --->   "%add_ln703_17 = add i12 %select_ln1496_10, %ashr_ln1333_12" [cordic_fixed.cpp:33]   --->   Operation 124 'add' 'add_ln703_17' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.96ns)   --->   "%sub_ln703_17 = sub i12 %select_ln1496_9, %ashr_ln1333_4" [cordic_fixed.cpp:34]   --->   Operation 125 'sub' 'sub_ln703_17' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.96ns)   --->   "%add_ln703_4 = add i12 %select_ln1496_11, %zext_ln1265_4" [cordic_fixed.cpp:37]   --->   Operation 126 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.43ns)   --->   "%select_ln1496_12 = select i1 %tmp_4, i12 %sub_ln703_17, i12 %add_ln703_16" [cordic_fixed.cpp:24]   --->   Operation 127 'select' 'select_ln1496_12' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.43ns)   --->   "%select_ln1496_13 = select i1 %tmp_4, i12 %add_ln703_17, i12 %sub_ln703_16" [cordic_fixed.cpp:24]   --->   Operation 128 'select' 'select_ln1496_13' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.43ns)   --->   "%select_ln1496_14 = select i1 %tmp_4, i12 %add_ln703_4, i12 %sub_ln703_4" [cordic_fixed.cpp:24]   --->   Operation 129 'select' 'select_ln1496_14' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i5 %or_ln17_4 to i12" [cordic_fixed.cpp:17]   --->   Operation 130 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (1.14ns)   --->   "%ashr_ln1333_5 = ashr i12 %select_ln1496_13, %zext_ln17_4" [cordic_fixed.cpp:20]   --->   Operation 131 'ashr' 'ashr_ln1333_5' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (1.14ns)   --->   "%ashr_ln1333_13 = ashr i12 %select_ln1496_12, %zext_ln17_4" [cordic_fixed.cpp:21]   --->   Operation 132 'ashr' 'ashr_ln1333_13' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_14, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 133 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.96ns)   --->   "%sub_ln703_18 = sub i12 %select_ln1496_13, %ashr_ln1333_13" [cordic_fixed.cpp:26]   --->   Operation 134 'sub' 'sub_ln703_18' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.96ns)   --->   "%add_ln703_18 = add i12 %select_ln1496_12, %ashr_ln1333_5" [cordic_fixed.cpp:27]   --->   Operation 135 'add' 'add_ln703_18' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/2] (1.35ns)   --->   "%cordic_phase_V_load_5 = load i10* %cordic_phase_V_addr_5, align 2" [cordic_fixed.cpp:30]   --->   Operation 136 'load' 'cordic_phase_V_load_5' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1265_5 = zext i10 %cordic_phase_V_load_5 to i12" [cordic_fixed.cpp:30]   --->   Operation 137 'zext' 'zext_ln1265_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.96ns)   --->   "%sub_ln703_5 = sub i12 %select_ln1496_14, %zext_ln1265_5" [cordic_fixed.cpp:30]   --->   Operation 138 'sub' 'sub_ln703_5' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.96ns)   --->   "%add_ln703_19 = add i12 %select_ln1496_13, %ashr_ln1333_13" [cordic_fixed.cpp:33]   --->   Operation 139 'add' 'add_ln703_19' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.96ns)   --->   "%sub_ln703_19 = sub i12 %select_ln1496_12, %ashr_ln1333_5" [cordic_fixed.cpp:34]   --->   Operation 140 'sub' 'sub_ln703_19' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.96ns)   --->   "%add_ln703_5 = add i12 %select_ln1496_14, %zext_ln1265_5" [cordic_fixed.cpp:37]   --->   Operation 141 'add' 'add_ln703_5' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.43ns)   --->   "%select_ln1496_15 = select i1 %tmp_5, i12 %sub_ln703_19, i12 %add_ln703_18" [cordic_fixed.cpp:24]   --->   Operation 142 'select' 'select_ln1496_15' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.43ns)   --->   "%select_ln1496_16 = select i1 %tmp_5, i12 %add_ln703_19, i12 %sub_ln703_18" [cordic_fixed.cpp:24]   --->   Operation 143 'select' 'select_ln1496_16' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.43ns)   --->   "%select_ln1496_17 = select i1 %tmp_5, i12 %add_ln703_5, i12 %sub_ln703_5" [cordic_fixed.cpp:24]   --->   Operation 144 'select' 'select_ln1496_17' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i5 %or_ln17_5 to i12" [cordic_fixed.cpp:17]   --->   Operation 145 'zext' 'zext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (1.14ns)   --->   "%ashr_ln1333_6 = ashr i12 %select_ln1496_16, %zext_ln17_5" [cordic_fixed.cpp:20]   --->   Operation 146 'ashr' 'ashr_ln1333_6' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (1.14ns)   --->   "%ashr_ln1333_14 = ashr i12 %select_ln1496_15, %zext_ln17_5" [cordic_fixed.cpp:21]   --->   Operation 147 'ashr' 'ashr_ln1333_14' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_17, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 148 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.96ns)   --->   "%sub_ln703_20 = sub i12 %select_ln1496_16, %ashr_ln1333_14" [cordic_fixed.cpp:26]   --->   Operation 149 'sub' 'sub_ln703_20' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.96ns)   --->   "%add_ln703_20 = add i12 %select_ln1496_15, %ashr_ln1333_6" [cordic_fixed.cpp:27]   --->   Operation 150 'add' 'add_ln703_20' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/2] (1.35ns)   --->   "%cordic_phase_V_load_6 = load i10* %cordic_phase_V_addr_6, align 4" [cordic_fixed.cpp:30]   --->   Operation 151 'load' 'cordic_phase_V_load_6' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1265_6 = zext i10 %cordic_phase_V_load_6 to i12" [cordic_fixed.cpp:30]   --->   Operation 152 'zext' 'zext_ln1265_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.96ns)   --->   "%sub_ln703_6 = sub i12 %select_ln1496_17, %zext_ln1265_6" [cordic_fixed.cpp:30]   --->   Operation 153 'sub' 'sub_ln703_6' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.96ns)   --->   "%add_ln703_21 = add i12 %select_ln1496_16, %ashr_ln1333_14" [cordic_fixed.cpp:33]   --->   Operation 154 'add' 'add_ln703_21' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.96ns)   --->   "%sub_ln703_21 = sub i12 %select_ln1496_15, %ashr_ln1333_6" [cordic_fixed.cpp:34]   --->   Operation 155 'sub' 'sub_ln703_21' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.96ns)   --->   "%add_ln703_6 = add i12 %select_ln1496_17, %zext_ln1265_6" [cordic_fixed.cpp:37]   --->   Operation 156 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.43ns)   --->   "%select_ln1496_18 = select i1 %tmp_6, i12 %sub_ln703_21, i12 %add_ln703_20" [cordic_fixed.cpp:24]   --->   Operation 157 'select' 'select_ln1496_18' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.43ns)   --->   "%select_ln1496_19 = select i1 %tmp_6, i12 %add_ln703_21, i12 %sub_ln703_20" [cordic_fixed.cpp:24]   --->   Operation 158 'select' 'select_ln1496_19' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.43ns)   --->   "%select_ln1496_20 = select i1 %tmp_6, i12 %add_ln703_6, i12 %sub_ln703_6" [cordic_fixed.cpp:24]   --->   Operation 159 'select' 'select_ln1496_20' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_20, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 160 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/2] (1.35ns)   --->   "%cordic_phase_V_load_7 = load i10* %cordic_phase_V_addr_7, align 2" [cordic_fixed.cpp:30]   --->   Operation 161 'load' 'cordic_phase_V_load_7' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1265_7 = zext i10 %cordic_phase_V_load_7 to i12" [cordic_fixed.cpp:30]   --->   Operation 162 'zext' 'zext_ln1265_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.96ns)   --->   "%sub_ln703_7 = sub i12 %select_ln1496_20, %zext_ln1265_7" [cordic_fixed.cpp:30]   --->   Operation 163 'sub' 'sub_ln703_7' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.96ns)   --->   "%add_ln703_7 = add i12 %select_ln1496_20, %zext_ln1265_7" [cordic_fixed.cpp:37]   --->   Operation 164 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.43ns)   --->   "%select_ln1496_23 = select i1 %tmp_7, i12 %add_ln703_7, i12 %sub_ln703_7" [cordic_fixed.cpp:24]   --->   Operation 165 'select' 'select_ln1496_23' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.53>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [cordic_fixed.cpp:17]   --->   Operation 166 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i5 %or_ln17_6 to i12" [cordic_fixed.cpp:17]   --->   Operation 167 'zext' 'zext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (1.14ns)   --->   "%ashr_ln1333_7 = ashr i12 %select_ln1496_19, %zext_ln17_6" [cordic_fixed.cpp:20]   --->   Operation 168 'ashr' 'ashr_ln1333_7' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (1.14ns)   --->   "%ashr_ln1333_15 = ashr i12 %select_ln1496_18, %zext_ln17_6" [cordic_fixed.cpp:21]   --->   Operation 169 'ashr' 'ashr_ln1333_15' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.96ns)   --->   "%sub_ln703_22 = sub i12 %select_ln1496_19, %ashr_ln1333_15" [cordic_fixed.cpp:26]   --->   Operation 170 'sub' 'sub_ln703_22' <Predicate = (!tmp_7)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.96ns)   --->   "%add_ln703_22 = add i12 %select_ln1496_18, %ashr_ln1333_7" [cordic_fixed.cpp:27]   --->   Operation 171 'add' 'add_ln703_22' <Predicate = (!tmp_7)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.96ns)   --->   "%add_ln703_23 = add i12 %select_ln1496_19, %ashr_ln1333_15" [cordic_fixed.cpp:33]   --->   Operation 172 'add' 'add_ln703_23' <Predicate = (tmp_7)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.96ns)   --->   "%sub_ln703_23 = sub i12 %select_ln1496_18, %ashr_ln1333_7" [cordic_fixed.cpp:34]   --->   Operation 173 'sub' 'sub_ln703_23' <Predicate = (tmp_7)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.43ns)   --->   "%select_ln1496_21 = select i1 %tmp_7, i12 %sub_ln703_23, i12 %add_ln703_22" [cordic_fixed.cpp:24]   --->   Operation 174 'select' 'select_ln1496_21' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.43ns)   --->   "%select_ln1496_22 = select i1 %tmp_7, i12 %add_ln703_23, i12 %sub_ln703_22" [cordic_fixed.cpp:24]   --->   Operation 175 'select' 'select_ln1496_22' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "br label %0" [cordic_fixed.cpp:17]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ theta_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cordic_phase_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
spectopmodule_ln0     (spectopmodule    ) [ 000000]
theta_V_read          (read             ) [ 011111]
br_ln17               (br               ) [ 011111]
theta_V_buf_0_0       (phi              ) [ 001100]
p_Val2_2_0            (phi              ) [ 001000]
p_Val2_0              (phi              ) [ 001000]
sh_assign_0           (phi              ) [ 001000]
sh_assign_0_cast8     (zext             ) [ 000000]
empty                 (speclooptripcount) [ 000000]
icmp_ln17             (icmp             ) [ 001111]
br_ln17               (br               ) [ 000000]
ashr_ln1333           (ashr             ) [ 000000]
ashr_ln1333_1         (ashr             ) [ 000000]
tmp                   (bitselect        ) [ 000100]
sub_ln703             (sub              ) [ 000000]
add_ln703             (add              ) [ 000000]
zext_ln30             (zext             ) [ 000000]
cordic_phase_V_addr   (getelementptr    ) [ 000100]
add_ln703_8           (add              ) [ 000000]
sub_ln703_9           (sub              ) [ 000000]
select_ln1496         (select           ) [ 000100]
select_ln1496_1       (select           ) [ 000100]
empty_2               (trunc            ) [ 000100]
or_ln17               (or               ) [ 000100]
zext_ln30_1           (zext             ) [ 000000]
cordic_phase_V_addr_1 (getelementptr    ) [ 000100]
or_ln17_1             (or               ) [ 000100]
zext_ln30_2           (zext             ) [ 000000]
cordic_phase_V_addr_2 (getelementptr    ) [ 000100]
add_ln17              (add              ) [ 011111]
write_ln42            (write            ) [ 000000]
write_ln42            (write            ) [ 000000]
ret_ln43              (ret              ) [ 000000]
cordic_phase_V_load   (load             ) [ 000000]
zext_ln1265           (zext             ) [ 000000]
sub_ln703_8           (sub              ) [ 000000]
add_ln703_9           (add              ) [ 000000]
select_ln1496_2       (select           ) [ 000000]
zext_ln17             (zext             ) [ 000000]
ashr_ln1333_8         (ashr             ) [ 000000]
ashr_ln1333_9         (ashr             ) [ 000000]
tmp_1                 (bitselect        ) [ 000000]
sub_ln703_10          (sub              ) [ 000000]
add_ln703_10          (add              ) [ 000000]
cordic_phase_V_load_1 (load             ) [ 000000]
zext_ln1265_1         (zext             ) [ 000000]
sub_ln703_1           (sub              ) [ 000000]
add_ln703_11          (add              ) [ 000000]
sub_ln703_11          (sub              ) [ 000000]
add_ln703_1           (add              ) [ 000000]
select_ln1496_3       (select           ) [ 000000]
select_ln1496_4       (select           ) [ 000000]
select_ln1496_5       (select           ) [ 000000]
zext_ln17_1           (zext             ) [ 000000]
ashr_ln1333_2         (ashr             ) [ 000000]
ashr_ln1333_10        (ashr             ) [ 000000]
tmp_2                 (bitselect        ) [ 000000]
sub_ln703_12          (sub              ) [ 000000]
add_ln703_12          (add              ) [ 000000]
cordic_phase_V_load_2 (load             ) [ 000000]
zext_ln1265_2         (zext             ) [ 000000]
sub_ln703_2           (sub              ) [ 000000]
add_ln703_13          (add              ) [ 000000]
sub_ln703_13          (sub              ) [ 000000]
add_ln703_2           (add              ) [ 000000]
select_ln1496_6       (select           ) [ 000000]
select_ln1496_7       (select           ) [ 000000]
select_ln1496_8       (select           ) [ 000010]
or_ln17_2             (or               ) [ 000000]
zext_ln17_2           (zext             ) [ 000000]
ashr_ln1333_3         (ashr             ) [ 000000]
ashr_ln1333_11        (ashr             ) [ 000000]
tmp_3                 (bitselect        ) [ 000010]
sub_ln703_14          (sub              ) [ 000000]
add_ln703_14          (add              ) [ 000000]
zext_ln30_3           (zext             ) [ 000000]
cordic_phase_V_addr_3 (getelementptr    ) [ 000010]
add_ln703_15          (add              ) [ 000000]
sub_ln703_15          (sub              ) [ 000000]
select_ln1496_9       (select           ) [ 000010]
select_ln1496_10      (select           ) [ 000010]
or_ln17_3             (or               ) [ 000010]
zext_ln30_4           (zext             ) [ 000000]
cordic_phase_V_addr_4 (getelementptr    ) [ 000010]
or_ln17_4             (or               ) [ 000010]
zext_ln30_5           (zext             ) [ 000000]
cordic_phase_V_addr_5 (getelementptr    ) [ 000010]
or_ln17_5             (or               ) [ 000010]
zext_ln30_6           (zext             ) [ 000000]
cordic_phase_V_addr_6 (getelementptr    ) [ 000010]
or_ln17_6             (or               ) [ 000011]
zext_ln30_7           (zext             ) [ 000000]
cordic_phase_V_addr_7 (getelementptr    ) [ 000010]
cordic_phase_V_load_3 (load             ) [ 000000]
zext_ln1265_3         (zext             ) [ 000000]
sub_ln703_3           (sub              ) [ 000000]
add_ln703_3           (add              ) [ 000000]
select_ln1496_11      (select           ) [ 000000]
zext_ln17_3           (zext             ) [ 000000]
ashr_ln1333_4         (ashr             ) [ 000000]
ashr_ln1333_12        (ashr             ) [ 000000]
tmp_4                 (bitselect        ) [ 000000]
sub_ln703_16          (sub              ) [ 000000]
add_ln703_16          (add              ) [ 000000]
cordic_phase_V_load_4 (load             ) [ 000000]
zext_ln1265_4         (zext             ) [ 000000]
sub_ln703_4           (sub              ) [ 000000]
add_ln703_17          (add              ) [ 000000]
sub_ln703_17          (sub              ) [ 000000]
add_ln703_4           (add              ) [ 000000]
select_ln1496_12      (select           ) [ 000000]
select_ln1496_13      (select           ) [ 000000]
select_ln1496_14      (select           ) [ 000000]
zext_ln17_4           (zext             ) [ 000000]
ashr_ln1333_5         (ashr             ) [ 000000]
ashr_ln1333_13        (ashr             ) [ 000000]
tmp_5                 (bitselect        ) [ 000000]
sub_ln703_18          (sub              ) [ 000000]
add_ln703_18          (add              ) [ 000000]
cordic_phase_V_load_5 (load             ) [ 000000]
zext_ln1265_5         (zext             ) [ 000000]
sub_ln703_5           (sub              ) [ 000000]
add_ln703_19          (add              ) [ 000000]
sub_ln703_19          (sub              ) [ 000000]
add_ln703_5           (add              ) [ 000000]
select_ln1496_15      (select           ) [ 000000]
select_ln1496_16      (select           ) [ 000000]
select_ln1496_17      (select           ) [ 000000]
zext_ln17_5           (zext             ) [ 000000]
ashr_ln1333_6         (ashr             ) [ 000000]
ashr_ln1333_14        (ashr             ) [ 000000]
tmp_6                 (bitselect        ) [ 000000]
sub_ln703_20          (sub              ) [ 000000]
add_ln703_20          (add              ) [ 000000]
cordic_phase_V_load_6 (load             ) [ 000000]
zext_ln1265_6         (zext             ) [ 000000]
sub_ln703_6           (sub              ) [ 000000]
add_ln703_21          (add              ) [ 000000]
sub_ln703_21          (sub              ) [ 000000]
add_ln703_6           (add              ) [ 000000]
select_ln1496_18      (select           ) [ 000001]
select_ln1496_19      (select           ) [ 000001]
select_ln1496_20      (select           ) [ 000000]
tmp_7                 (bitselect        ) [ 000001]
cordic_phase_V_load_7 (load             ) [ 000000]
zext_ln1265_7         (zext             ) [ 000000]
sub_ln703_7           (sub              ) [ 000000]
add_ln703_7           (add              ) [ 000000]
select_ln1496_23      (select           ) [ 011001]
specloopname_ln17     (specloopname     ) [ 000000]
zext_ln17_6           (zext             ) [ 000000]
ashr_ln1333_7         (ashr             ) [ 000000]
ashr_ln1333_15        (ashr             ) [ 000000]
sub_ln703_22          (sub              ) [ 000000]
add_ln703_22          (add              ) [ 000000]
add_ln703_23          (add              ) [ 000000]
sub_ln703_23          (sub              ) [ 000000]
select_ln1496_21      (select           ) [ 011111]
select_ln1496_22      (select           ) [ 011111]
br_ln17               (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="theta_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cordic_phase_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_phase_V"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i12P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="theta_V_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="12" slack="0"/>
<pin id="58" dir="0" index="1" bw="12" slack="0"/>
<pin id="59" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="theta_V_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln42_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="12" slack="0"/>
<pin id="65" dir="0" index="2" bw="12" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln42/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="write_ln42_write_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="0" slack="0"/>
<pin id="71" dir="0" index="1" bw="12" slack="0"/>
<pin id="72" dir="0" index="2" bw="12" slack="0"/>
<pin id="73" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln42/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="cordic_phase_V_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="10" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="6" slack="0"/>
<pin id="80" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_V_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="6" slack="0"/>
<pin id="85" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="0"/>
<pin id="96" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="97" dir="0" index="5" bw="10" slack="0"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="8" bw="6" slack="0"/>
<pin id="109" dir="0" index="9" bw="10" slack="2147483647"/>
<pin id="110" dir="0" index="10" bw="0" slack="0"/>
<pin id="144" dir="0" index="12" bw="6" slack="2147483647"/>
<pin id="145" dir="0" index="13" bw="10" slack="2147483647"/>
<pin id="146" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="16" bw="6" slack="2147483647"/>
<pin id="157" dir="0" index="17" bw="10" slack="2147483647"/>
<pin id="158" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="10" slack="0"/>
<pin id="99" dir="1" index="7" bw="10" slack="0"/>
<pin id="111" dir="1" index="11" bw="10" slack="0"/>
<pin id="147" dir="1" index="15" bw="10" slack="0"/>
<pin id="159" dir="1" index="19" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cordic_phase_V_load/2 cordic_phase_V_load_1/2 cordic_phase_V_load_2/2 cordic_phase_V_load_3/3 cordic_phase_V_load_4/3 cordic_phase_V_load_5/3 cordic_phase_V_load_6/3 cordic_phase_V_load_7/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="cordic_phase_V_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="10" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="5" slack="0"/>
<pin id="93" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_V_addr_1/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="cordic_phase_V_addr_2_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="5" slack="0"/>
<pin id="105" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_V_addr_2/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="cordic_phase_V_addr_3_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="5" slack="0"/>
<pin id="117" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_V_addr_3/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="cordic_phase_V_addr_4_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_V_addr_4/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="cordic_phase_V_addr_5_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="10" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_V_addr_5/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="cordic_phase_V_addr_6_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_V_addr_6/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="cordic_phase_V_addr_7_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="5" slack="0"/>
<pin id="153" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_V_addr_7/3 "/>
</bind>
</comp>

<comp id="161" class="1005" name="theta_V_buf_0_0_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="12" slack="1"/>
<pin id="163" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="theta_V_buf_0_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="theta_V_buf_0_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="12" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="12" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="theta_V_buf_0_0/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="p_Val2_2_0_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="12" slack="1"/>
<pin id="173" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2_0 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_Val2_2_0_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="12" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2_0/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="p_Val2_0_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="12" slack="1"/>
<pin id="185" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_0 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_Val2_0_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="12" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_0/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="sh_assign_0_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="1"/>
<pin id="197" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_0 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="sh_assign_0_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="6" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sh_assign_0/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sh_assign_0_cast8_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_assign_0_cast8/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln17_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="0" index="1" bw="6" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="ashr_ln1333_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="0"/>
<pin id="218" dir="0" index="1" bw="6" slack="0"/>
<pin id="219" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="ashr_ln1333_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="12" slack="0"/>
<pin id="224" dir="0" index="1" bw="6" slack="0"/>
<pin id="225" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_1/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="12" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sub_ln703_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="12" slack="0"/>
<pin id="238" dir="0" index="1" bw="12" slack="0"/>
<pin id="239" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln703_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="12" slack="0"/>
<pin id="244" dir="0" index="1" bw="12" slack="0"/>
<pin id="245" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln30_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln703_8_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="12" slack="0"/>
<pin id="255" dir="0" index="1" bw="12" slack="0"/>
<pin id="256" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_8/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sub_ln703_9_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="0"/>
<pin id="261" dir="0" index="1" bw="12" slack="0"/>
<pin id="262" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_9/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="select_ln1496_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="12" slack="0"/>
<pin id="268" dir="0" index="2" bw="12" slack="0"/>
<pin id="269" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln1496_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="12" slack="0"/>
<pin id="276" dir="0" index="2" bw="12" slack="0"/>
<pin id="277" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="empty_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_2/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="or_ln17_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln30_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="or_ln17_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="0" index="1" bw="3" slack="0"/>
<pin id="299" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17_1/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln30_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln17_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="6" slack="0"/>
<pin id="310" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln1265_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sub_ln703_8_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="12" slack="1"/>
<pin id="319" dir="0" index="1" bw="10" slack="0"/>
<pin id="320" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_8/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln703_9_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="1"/>
<pin id="325" dir="0" index="1" bw="10" slack="0"/>
<pin id="326" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_9/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="select_ln1496_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="0" index="1" bw="12" slack="0"/>
<pin id="332" dir="0" index="2" bw="12" slack="0"/>
<pin id="333" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_2/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln17_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="1"/>
<pin id="338" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="ashr_ln1333_8_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="12" slack="1"/>
<pin id="341" dir="0" index="1" bw="5" slack="0"/>
<pin id="342" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_8/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="ashr_ln1333_9_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="12" slack="1"/>
<pin id="346" dir="0" index="1" bw="5" slack="0"/>
<pin id="347" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_9/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="12" slack="0"/>
<pin id="352" dir="0" index="2" bw="5" slack="0"/>
<pin id="353" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sub_ln703_10_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="12" slack="1"/>
<pin id="359" dir="0" index="1" bw="12" slack="0"/>
<pin id="360" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_10/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln703_10_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="12" slack="1"/>
<pin id="364" dir="0" index="1" bw="12" slack="0"/>
<pin id="365" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_10/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln1265_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_1/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sub_ln703_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="0"/>
<pin id="373" dir="0" index="1" bw="10" slack="0"/>
<pin id="374" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln703_11_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="12" slack="1"/>
<pin id="379" dir="0" index="1" bw="12" slack="0"/>
<pin id="380" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_11/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sub_ln703_11_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="12" slack="1"/>
<pin id="384" dir="0" index="1" bw="12" slack="0"/>
<pin id="385" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_11/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln703_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="0" index="1" bw="10" slack="0"/>
<pin id="390" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln1496_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="12" slack="0"/>
<pin id="396" dir="0" index="2" bw="12" slack="0"/>
<pin id="397" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_3/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="select_ln1496_4_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="12" slack="0"/>
<pin id="404" dir="0" index="2" bw="12" slack="0"/>
<pin id="405" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_4/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln1496_5_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="12" slack="0"/>
<pin id="412" dir="0" index="2" bw="12" slack="0"/>
<pin id="413" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_5/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln17_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="1"/>
<pin id="419" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="ashr_ln1333_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="12" slack="0"/>
<pin id="422" dir="0" index="1" bw="5" slack="0"/>
<pin id="423" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_2/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="ashr_ln1333_10_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="12" slack="0"/>
<pin id="428" dir="0" index="1" bw="5" slack="0"/>
<pin id="429" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_10/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="12" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sub_ln703_12_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="12" slack="0"/>
<pin id="442" dir="0" index="1" bw="12" slack="0"/>
<pin id="443" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_12/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln703_12_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="12" slack="0"/>
<pin id="448" dir="0" index="1" bw="12" slack="0"/>
<pin id="449" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_12/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln1265_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_2/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sub_ln703_2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="12" slack="0"/>
<pin id="458" dir="0" index="1" bw="10" slack="0"/>
<pin id="459" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_2/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln703_13_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="12" slack="0"/>
<pin id="464" dir="0" index="1" bw="12" slack="0"/>
<pin id="465" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_13/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sub_ln703_13_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="12" slack="0"/>
<pin id="470" dir="0" index="1" bw="12" slack="0"/>
<pin id="471" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_13/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln703_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="12" slack="0"/>
<pin id="476" dir="0" index="1" bw="10" slack="0"/>
<pin id="477" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="select_ln1496_6_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="12" slack="0"/>
<pin id="483" dir="0" index="2" bw="12" slack="0"/>
<pin id="484" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_6/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="select_ln1496_7_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="12" slack="0"/>
<pin id="491" dir="0" index="2" bw="12" slack="0"/>
<pin id="492" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_7/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="select_ln1496_8_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="12" slack="0"/>
<pin id="499" dir="0" index="2" bw="12" slack="0"/>
<pin id="500" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_8/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="or_ln17_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="1"/>
<pin id="506" dir="0" index="1" bw="3" slack="0"/>
<pin id="507" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17_2/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln17_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="0"/>
<pin id="511" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="ashr_ln1333_3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="12" slack="0"/>
<pin id="515" dir="0" index="1" bw="5" slack="0"/>
<pin id="516" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_3/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="ashr_ln1333_11_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="0"/>
<pin id="521" dir="0" index="1" bw="5" slack="0"/>
<pin id="522" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_11/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="12" slack="0"/>
<pin id="528" dir="0" index="2" bw="5" slack="0"/>
<pin id="529" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sub_ln703_14_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="12" slack="0"/>
<pin id="535" dir="0" index="1" bw="12" slack="0"/>
<pin id="536" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_14/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln703_14_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="12" slack="0"/>
<pin id="541" dir="0" index="1" bw="12" slack="0"/>
<pin id="542" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_14/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln30_3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln703_15_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="12" slack="0"/>
<pin id="552" dir="0" index="1" bw="12" slack="0"/>
<pin id="553" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_15/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="sub_ln703_15_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="12" slack="0"/>
<pin id="558" dir="0" index="1" bw="12" slack="0"/>
<pin id="559" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_15/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="select_ln1496_9_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="12" slack="0"/>
<pin id="565" dir="0" index="2" bw="12" slack="0"/>
<pin id="566" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_9/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln1496_10_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="12" slack="0"/>
<pin id="573" dir="0" index="2" bw="12" slack="0"/>
<pin id="574" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_10/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="or_ln17_3_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="1"/>
<pin id="580" dir="0" index="1" bw="4" slack="0"/>
<pin id="581" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17_3/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln30_4_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="0"/>
<pin id="585" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_4/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="or_ln17_4_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="1"/>
<pin id="590" dir="0" index="1" bw="4" slack="0"/>
<pin id="591" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17_4/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln30_5_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="5" slack="0"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_5/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="or_ln17_5_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="1"/>
<pin id="600" dir="0" index="1" bw="4" slack="0"/>
<pin id="601" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17_5/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln30_6_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="0"/>
<pin id="605" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_6/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="or_ln17_6_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="1"/>
<pin id="610" dir="0" index="1" bw="4" slack="0"/>
<pin id="611" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17_6/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln30_7_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="0"/>
<pin id="615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_7/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln1265_3_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="10" slack="0"/>
<pin id="620" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_3/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="sub_ln703_3_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="12" slack="1"/>
<pin id="624" dir="0" index="1" bw="10" slack="0"/>
<pin id="625" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_3/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln703_3_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="12" slack="1"/>
<pin id="629" dir="0" index="1" bw="10" slack="0"/>
<pin id="630" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="select_ln1496_11_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="0" index="1" bw="12" slack="0"/>
<pin id="635" dir="0" index="2" bw="12" slack="0"/>
<pin id="636" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_11/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln17_3_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="1"/>
<pin id="641" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_3/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="ashr_ln1333_4_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="12" slack="1"/>
<pin id="644" dir="0" index="1" bw="5" slack="0"/>
<pin id="645" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_4/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="ashr_ln1333_12_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="12" slack="1"/>
<pin id="649" dir="0" index="1" bw="5" slack="0"/>
<pin id="650" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_12/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_4_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="12" slack="0"/>
<pin id="655" dir="0" index="2" bw="5" slack="0"/>
<pin id="656" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="sub_ln703_16_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="12" slack="1"/>
<pin id="662" dir="0" index="1" bw="12" slack="0"/>
<pin id="663" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_16/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln703_16_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="12" slack="1"/>
<pin id="667" dir="0" index="1" bw="12" slack="0"/>
<pin id="668" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_16/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln1265_4_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="10" slack="0"/>
<pin id="672" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_4/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="sub_ln703_4_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="12" slack="0"/>
<pin id="676" dir="0" index="1" bw="10" slack="0"/>
<pin id="677" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_4/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln703_17_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="12" slack="1"/>
<pin id="682" dir="0" index="1" bw="12" slack="0"/>
<pin id="683" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_17/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="sub_ln703_17_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="12" slack="1"/>
<pin id="687" dir="0" index="1" bw="12" slack="0"/>
<pin id="688" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_17/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln703_4_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="12" slack="0"/>
<pin id="692" dir="0" index="1" bw="10" slack="0"/>
<pin id="693" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="select_ln1496_12_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="12" slack="0"/>
<pin id="699" dir="0" index="2" bw="12" slack="0"/>
<pin id="700" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_12/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="select_ln1496_13_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="12" slack="0"/>
<pin id="707" dir="0" index="2" bw="12" slack="0"/>
<pin id="708" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_13/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="select_ln1496_14_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="12" slack="0"/>
<pin id="715" dir="0" index="2" bw="12" slack="0"/>
<pin id="716" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_14/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln17_4_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="5" slack="1"/>
<pin id="722" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_4/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="ashr_ln1333_5_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="12" slack="0"/>
<pin id="725" dir="0" index="1" bw="5" slack="0"/>
<pin id="726" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_5/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="ashr_ln1333_13_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="12" slack="0"/>
<pin id="731" dir="0" index="1" bw="5" slack="0"/>
<pin id="732" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_13/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_5_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="12" slack="0"/>
<pin id="738" dir="0" index="2" bw="5" slack="0"/>
<pin id="739" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="743" class="1004" name="sub_ln703_18_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="12" slack="0"/>
<pin id="745" dir="0" index="1" bw="12" slack="0"/>
<pin id="746" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_18/4 "/>
</bind>
</comp>

<comp id="749" class="1004" name="add_ln703_18_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="12" slack="0"/>
<pin id="751" dir="0" index="1" bw="12" slack="0"/>
<pin id="752" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_18/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="zext_ln1265_5_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="10" slack="0"/>
<pin id="757" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_5/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="sub_ln703_5_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="12" slack="0"/>
<pin id="761" dir="0" index="1" bw="10" slack="0"/>
<pin id="762" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_5/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="add_ln703_19_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="12" slack="0"/>
<pin id="767" dir="0" index="1" bw="12" slack="0"/>
<pin id="768" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_19/4 "/>
</bind>
</comp>

<comp id="771" class="1004" name="sub_ln703_19_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="12" slack="0"/>
<pin id="773" dir="0" index="1" bw="12" slack="0"/>
<pin id="774" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_19/4 "/>
</bind>
</comp>

<comp id="777" class="1004" name="add_ln703_5_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="12" slack="0"/>
<pin id="779" dir="0" index="1" bw="10" slack="0"/>
<pin id="780" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="select_ln1496_15_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="12" slack="0"/>
<pin id="786" dir="0" index="2" bw="12" slack="0"/>
<pin id="787" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_15/4 "/>
</bind>
</comp>

<comp id="791" class="1004" name="select_ln1496_16_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="12" slack="0"/>
<pin id="794" dir="0" index="2" bw="12" slack="0"/>
<pin id="795" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_16/4 "/>
</bind>
</comp>

<comp id="799" class="1004" name="select_ln1496_17_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="12" slack="0"/>
<pin id="802" dir="0" index="2" bw="12" slack="0"/>
<pin id="803" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_17/4 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln17_5_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="5" slack="1"/>
<pin id="809" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_5/4 "/>
</bind>
</comp>

<comp id="810" class="1004" name="ashr_ln1333_6_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="12" slack="0"/>
<pin id="812" dir="0" index="1" bw="5" slack="0"/>
<pin id="813" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_6/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="ashr_ln1333_14_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="12" slack="0"/>
<pin id="818" dir="0" index="1" bw="5" slack="0"/>
<pin id="819" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_14/4 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_6_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="12" slack="0"/>
<pin id="825" dir="0" index="2" bw="5" slack="0"/>
<pin id="826" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="830" class="1004" name="sub_ln703_20_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="12" slack="0"/>
<pin id="832" dir="0" index="1" bw="12" slack="0"/>
<pin id="833" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_20/4 "/>
</bind>
</comp>

<comp id="836" class="1004" name="add_ln703_20_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="12" slack="0"/>
<pin id="838" dir="0" index="1" bw="12" slack="0"/>
<pin id="839" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_20/4 "/>
</bind>
</comp>

<comp id="842" class="1004" name="zext_ln1265_6_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="10" slack="0"/>
<pin id="844" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_6/4 "/>
</bind>
</comp>

<comp id="846" class="1004" name="sub_ln703_6_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="12" slack="0"/>
<pin id="848" dir="0" index="1" bw="10" slack="0"/>
<pin id="849" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_6/4 "/>
</bind>
</comp>

<comp id="852" class="1004" name="add_ln703_21_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="12" slack="0"/>
<pin id="854" dir="0" index="1" bw="12" slack="0"/>
<pin id="855" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_21/4 "/>
</bind>
</comp>

<comp id="858" class="1004" name="sub_ln703_21_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="12" slack="0"/>
<pin id="860" dir="0" index="1" bw="12" slack="0"/>
<pin id="861" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_21/4 "/>
</bind>
</comp>

<comp id="864" class="1004" name="add_ln703_6_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="12" slack="0"/>
<pin id="866" dir="0" index="1" bw="10" slack="0"/>
<pin id="867" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_6/4 "/>
</bind>
</comp>

<comp id="870" class="1004" name="select_ln1496_18_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="12" slack="0"/>
<pin id="873" dir="0" index="2" bw="12" slack="0"/>
<pin id="874" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_18/4 "/>
</bind>
</comp>

<comp id="878" class="1004" name="select_ln1496_19_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="12" slack="0"/>
<pin id="881" dir="0" index="2" bw="12" slack="0"/>
<pin id="882" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_19/4 "/>
</bind>
</comp>

<comp id="886" class="1004" name="select_ln1496_20_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="12" slack="0"/>
<pin id="889" dir="0" index="2" bw="12" slack="0"/>
<pin id="890" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_20/4 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_7_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="12" slack="0"/>
<pin id="897" dir="0" index="2" bw="5" slack="0"/>
<pin id="898" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="902" class="1004" name="zext_ln1265_7_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="10" slack="0"/>
<pin id="904" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_7/4 "/>
</bind>
</comp>

<comp id="906" class="1004" name="sub_ln703_7_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="12" slack="0"/>
<pin id="908" dir="0" index="1" bw="10" slack="0"/>
<pin id="909" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_7/4 "/>
</bind>
</comp>

<comp id="912" class="1004" name="add_ln703_7_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="12" slack="0"/>
<pin id="914" dir="0" index="1" bw="10" slack="0"/>
<pin id="915" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_7/4 "/>
</bind>
</comp>

<comp id="918" class="1004" name="select_ln1496_23_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="12" slack="0"/>
<pin id="921" dir="0" index="2" bw="12" slack="0"/>
<pin id="922" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_23/4 "/>
</bind>
</comp>

<comp id="926" class="1004" name="zext_ln17_6_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="5" slack="2"/>
<pin id="928" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_6/5 "/>
</bind>
</comp>

<comp id="929" class="1004" name="ashr_ln1333_7_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="12" slack="1"/>
<pin id="931" dir="0" index="1" bw="5" slack="0"/>
<pin id="932" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_7/5 "/>
</bind>
</comp>

<comp id="934" class="1004" name="ashr_ln1333_15_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="12" slack="1"/>
<pin id="936" dir="0" index="1" bw="5" slack="0"/>
<pin id="937" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_15/5 "/>
</bind>
</comp>

<comp id="939" class="1004" name="sub_ln703_22_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="12" slack="1"/>
<pin id="941" dir="0" index="1" bw="12" slack="0"/>
<pin id="942" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_22/5 "/>
</bind>
</comp>

<comp id="944" class="1004" name="add_ln703_22_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="12" slack="1"/>
<pin id="946" dir="0" index="1" bw="12" slack="0"/>
<pin id="947" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_22/5 "/>
</bind>
</comp>

<comp id="949" class="1004" name="add_ln703_23_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="12" slack="1"/>
<pin id="951" dir="0" index="1" bw="12" slack="0"/>
<pin id="952" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_23/5 "/>
</bind>
</comp>

<comp id="954" class="1004" name="sub_ln703_23_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="12" slack="1"/>
<pin id="956" dir="0" index="1" bw="12" slack="0"/>
<pin id="957" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_23/5 "/>
</bind>
</comp>

<comp id="959" class="1004" name="select_ln1496_21_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="1"/>
<pin id="961" dir="0" index="1" bw="12" slack="0"/>
<pin id="962" dir="0" index="2" bw="12" slack="0"/>
<pin id="963" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_21/5 "/>
</bind>
</comp>

<comp id="966" class="1004" name="select_ln1496_22_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="1"/>
<pin id="968" dir="0" index="1" bw="12" slack="0"/>
<pin id="969" dir="0" index="2" bw="12" slack="0"/>
<pin id="970" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_22/5 "/>
</bind>
</comp>

<comp id="973" class="1005" name="theta_V_read_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="12" slack="1"/>
<pin id="975" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="theta_V_read "/>
</bind>
</comp>

<comp id="981" class="1005" name="tmp_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="1"/>
<pin id="983" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="986" class="1005" name="cordic_phase_V_addr_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="6" slack="1"/>
<pin id="988" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_V_addr "/>
</bind>
</comp>

<comp id="991" class="1005" name="select_ln1496_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="12" slack="1"/>
<pin id="993" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496 "/>
</bind>
</comp>

<comp id="998" class="1005" name="select_ln1496_1_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="12" slack="1"/>
<pin id="1000" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496_1 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="empty_2_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="5" slack="1"/>
<pin id="1007" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_2 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="or_ln17_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="5" slack="1"/>
<pin id="1016" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln17 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="cordic_phase_V_addr_1_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="6" slack="1"/>
<pin id="1021" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_V_addr_1 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="or_ln17_1_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="5" slack="1"/>
<pin id="1026" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln17_1 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="cordic_phase_V_addr_2_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="6" slack="1"/>
<pin id="1031" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_V_addr_2 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="add_ln17_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="6" slack="0"/>
<pin id="1036" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="select_ln1496_8_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="12" slack="1"/>
<pin id="1041" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496_8 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="tmp_3_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="1"/>
<pin id="1047" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="cordic_phase_V_addr_3_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="6" slack="1"/>
<pin id="1052" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_V_addr_3 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="select_ln1496_9_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="12" slack="1"/>
<pin id="1057" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496_9 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="select_ln1496_10_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="12" slack="1"/>
<pin id="1064" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496_10 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="or_ln17_3_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="5" slack="1"/>
<pin id="1071" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln17_3 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="cordic_phase_V_addr_4_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="6" slack="1"/>
<pin id="1076" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_V_addr_4 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="or_ln17_4_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="5" slack="1"/>
<pin id="1081" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln17_4 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="cordic_phase_V_addr_5_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="6" slack="1"/>
<pin id="1086" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_V_addr_5 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="or_ln17_5_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="5" slack="1"/>
<pin id="1091" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln17_5 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="cordic_phase_V_addr_6_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="6" slack="1"/>
<pin id="1096" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_V_addr_6 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="or_ln17_6_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="5" slack="2"/>
<pin id="1101" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="or_ln17_6 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="cordic_phase_V_addr_7_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="6" slack="1"/>
<pin id="1106" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_V_addr_7 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="select_ln1496_18_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="12" slack="1"/>
<pin id="1111" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496_18 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="select_ln1496_19_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="12" slack="1"/>
<pin id="1118" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496_19 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="tmp_7_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="1"/>
<pin id="1125" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="select_ln1496_23_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="12" slack="1"/>
<pin id="1131" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496_23 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="select_ln1496_21_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="12" slack="1"/>
<pin id="1136" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496_21 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="select_ln1496_22_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="12" slack="1"/>
<pin id="1141" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496_22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="40" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="40" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="100"><net_src comp="89" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="101" pin="3"/><net_sink comp="83" pin=5"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="83" pin=5"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="83" pin=8"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="83" pin=10"/></net>

<net id="170"><net_src comp="164" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="62" pin=2"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="69" pin=2"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="199" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="187" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="206" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="175" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="206" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="28" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="164" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="187" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="222" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="175" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="216" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="199" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="257"><net_src comp="187" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="222" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="175" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="216" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="228" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="259" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="242" pin="2"/><net_sink comp="265" pin=2"/></net>

<net id="278"><net_src comp="228" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="253" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="236" pin="2"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="199" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="34" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="300"><net_src comp="281" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="36" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="199" pin="4"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="83" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="161" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="313" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="161" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="313" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="323" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="317" pin="2"/><net_sink comp="329" pin=2"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="336" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="28" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="329" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="30" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="344" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="339" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="83" pin="7"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="329" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="344" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="339" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="329" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="367" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="349" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="382" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="362" pin="2"/><net_sink comp="393" pin=2"/></net>

<net id="406"><net_src comp="349" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="377" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="357" pin="2"/><net_sink comp="401" pin=2"/></net>

<net id="414"><net_src comp="349" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="387" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="371" pin="2"/><net_sink comp="409" pin=2"/></net>

<net id="424"><net_src comp="401" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="393" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="417" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="28" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="409" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="30" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="401" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="426" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="393" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="420" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="83" pin="11"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="409" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="401" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="426" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="393" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="420" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="409" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="452" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="432" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="468" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="446" pin="2"/><net_sink comp="480" pin=2"/></net>

<net id="493"><net_src comp="432" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="462" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="440" pin="2"/><net_sink comp="488" pin=2"/></net>

<net id="501"><net_src comp="432" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="474" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="456" pin="2"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="42" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="504" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="488" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="509" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="480" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="509" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="28" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="496" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="30" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="488" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="519" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="480" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="513" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="504" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="554"><net_src comp="488" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="519" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="480" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="513" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="525" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="556" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="539" pin="2"/><net_sink comp="562" pin=2"/></net>

<net id="575"><net_src comp="525" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="550" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="533" pin="2"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="44" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="578" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="592"><net_src comp="46" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="588" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="602"><net_src comp="48" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="598" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="612"><net_src comp="50" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="608" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="621"><net_src comp="83" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="618" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="618" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="627" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="638"><net_src comp="622" pin="2"/><net_sink comp="632" pin=2"/></net>

<net id="646"><net_src comp="639" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="639" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="28" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="632" pin="3"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="30" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="664"><net_src comp="647" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="642" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="83" pin="7"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="632" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="670" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="647" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="642" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="694"><net_src comp="632" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="670" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="701"><net_src comp="652" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="685" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="665" pin="2"/><net_sink comp="696" pin=2"/></net>

<net id="709"><net_src comp="652" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="680" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="660" pin="2"/><net_sink comp="704" pin=2"/></net>

<net id="717"><net_src comp="652" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="690" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="674" pin="2"/><net_sink comp="712" pin=2"/></net>

<net id="727"><net_src comp="704" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="720" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="696" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="720" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="740"><net_src comp="28" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="712" pin="3"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="30" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="747"><net_src comp="704" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="729" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="696" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="723" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="758"><net_src comp="83" pin="11"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="712" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="755" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="704" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="729" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="696" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="723" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="712" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="755" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="788"><net_src comp="735" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="771" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="749" pin="2"/><net_sink comp="783" pin=2"/></net>

<net id="796"><net_src comp="735" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="765" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="798"><net_src comp="743" pin="2"/><net_sink comp="791" pin=2"/></net>

<net id="804"><net_src comp="735" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="777" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="759" pin="2"/><net_sink comp="799" pin=2"/></net>

<net id="814"><net_src comp="791" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="807" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="783" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="807" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="827"><net_src comp="28" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="799" pin="3"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="30" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="834"><net_src comp="791" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="816" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="783" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="810" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="845"><net_src comp="83" pin="15"/><net_sink comp="842" pin=0"/></net>

<net id="850"><net_src comp="799" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="842" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="791" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="816" pin="2"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="783" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="810" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="799" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="842" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="875"><net_src comp="822" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="858" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="836" pin="2"/><net_sink comp="870" pin=2"/></net>

<net id="883"><net_src comp="822" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="852" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="885"><net_src comp="830" pin="2"/><net_sink comp="878" pin=2"/></net>

<net id="891"><net_src comp="822" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="864" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="846" pin="2"/><net_sink comp="886" pin=2"/></net>

<net id="899"><net_src comp="28" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="886" pin="3"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="30" pin="0"/><net_sink comp="894" pin=2"/></net>

<net id="905"><net_src comp="83" pin="19"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="886" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="902" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="916"><net_src comp="886" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="902" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="923"><net_src comp="894" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="912" pin="2"/><net_sink comp="918" pin=1"/></net>

<net id="925"><net_src comp="906" pin="2"/><net_sink comp="918" pin=2"/></net>

<net id="933"><net_src comp="926" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="938"><net_src comp="926" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="943"><net_src comp="934" pin="2"/><net_sink comp="939" pin=1"/></net>

<net id="948"><net_src comp="929" pin="2"/><net_sink comp="944" pin=1"/></net>

<net id="953"><net_src comp="934" pin="2"/><net_sink comp="949" pin=1"/></net>

<net id="958"><net_src comp="929" pin="2"/><net_sink comp="954" pin=1"/></net>

<net id="964"><net_src comp="954" pin="2"/><net_sink comp="959" pin=1"/></net>

<net id="965"><net_src comp="944" pin="2"/><net_sink comp="959" pin=2"/></net>

<net id="971"><net_src comp="949" pin="2"/><net_sink comp="966" pin=1"/></net>

<net id="972"><net_src comp="939" pin="2"/><net_sink comp="966" pin=2"/></net>

<net id="976"><net_src comp="56" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="984"><net_src comp="228" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="989"><net_src comp="76" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="994"><net_src comp="265" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="996"><net_src comp="991" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="997"><net_src comp="991" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1001"><net_src comp="273" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1003"><net_src comp="998" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1004"><net_src comp="998" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1008"><net_src comp="281" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1011"><net_src comp="1005" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="1012"><net_src comp="1005" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1013"><net_src comp="1005" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="1017"><net_src comp="285" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1022"><net_src comp="89" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="1027"><net_src comp="296" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="1032"><net_src comp="101" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="83" pin=5"/></net>

<net id="1037"><net_src comp="307" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="1042"><net_src comp="496" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1048"><net_src comp="525" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1053"><net_src comp="113" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="1058"><net_src comp="562" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1060"><net_src comp="1055" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1061"><net_src comp="1055" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="1065"><net_src comp="570" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1068"><net_src comp="1062" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1072"><net_src comp="578" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1077"><net_src comp="121" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="1082"><net_src comp="588" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1087"><net_src comp="129" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="83" pin=5"/></net>

<net id="1092"><net_src comp="598" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1097"><net_src comp="137" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="83" pin=8"/></net>

<net id="1102"><net_src comp="608" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1107"><net_src comp="149" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="83" pin=10"/></net>

<net id="1112"><net_src comp="870" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1115"><net_src comp="1109" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1119"><net_src comp="878" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1122"><net_src comp="1116" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1126"><net_src comp="894" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1132"><net_src comp="918" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="1137"><net_src comp="959" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="1142"><net_src comp="966" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="187" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_V | {2 }
	Port: c_V | {2 }
 - Input state : 
	Port: cordic : theta_V | {1 }
	Port: cordic : cordic_phase_V | {2 3 4 }
  - Chain level:
	State 1
	State 2
		sh_assign_0_cast8 : 1
		icmp_ln17 : 1
		br_ln17 : 2
		ashr_ln1333 : 2
		ashr_ln1333_1 : 2
		tmp : 1
		sub_ln703 : 3
		add_ln703 : 3
		zext_ln30 : 1
		cordic_phase_V_addr : 2
		cordic_phase_V_load : 3
		add_ln703_8 : 3
		sub_ln703_9 : 3
		select_ln1496 : 4
		select_ln1496_1 : 4
		empty_2 : 1
		or_ln17 : 2
		zext_ln30_1 : 2
		cordic_phase_V_addr_1 : 3
		cordic_phase_V_load_1 : 4
		or_ln17_1 : 2
		zext_ln30_2 : 2
		cordic_phase_V_addr_2 : 3
		cordic_phase_V_load_2 : 4
		add_ln17 : 1
		write_ln42 : 1
		write_ln42 : 1
	State 3
		zext_ln1265 : 1
		sub_ln703_8 : 2
		add_ln703_9 : 2
		select_ln1496_2 : 3
		ashr_ln1333_8 : 1
		ashr_ln1333_9 : 1
		tmp_1 : 4
		sub_ln703_10 : 2
		add_ln703_10 : 2
		zext_ln1265_1 : 1
		sub_ln703_1 : 4
		add_ln703_11 : 2
		sub_ln703_11 : 2
		add_ln703_1 : 4
		select_ln1496_3 : 5
		select_ln1496_4 : 5
		select_ln1496_5 : 5
		ashr_ln1333_2 : 6
		ashr_ln1333_10 : 6
		tmp_2 : 6
		sub_ln703_12 : 7
		add_ln703_12 : 7
		zext_ln1265_2 : 1
		sub_ln703_2 : 6
		add_ln703_13 : 7
		sub_ln703_13 : 7
		add_ln703_2 : 6
		select_ln1496_6 : 8
		select_ln1496_7 : 8
		select_ln1496_8 : 7
		ashr_ln1333_3 : 9
		ashr_ln1333_11 : 9
		tmp_3 : 8
		sub_ln703_14 : 10
		add_ln703_14 : 10
		cordic_phase_V_addr_3 : 1
		cordic_phase_V_load_3 : 2
		add_ln703_15 : 10
		sub_ln703_15 : 10
		select_ln1496_9 : 11
		select_ln1496_10 : 11
		cordic_phase_V_addr_4 : 1
		cordic_phase_V_load_4 : 2
		cordic_phase_V_addr_5 : 1
		cordic_phase_V_load_5 : 2
		cordic_phase_V_addr_6 : 1
		cordic_phase_V_load_6 : 2
		cordic_phase_V_addr_7 : 1
		cordic_phase_V_load_7 : 2
	State 4
		zext_ln1265_3 : 1
		sub_ln703_3 : 2
		add_ln703_3 : 2
		select_ln1496_11 : 3
		ashr_ln1333_4 : 1
		ashr_ln1333_12 : 1
		tmp_4 : 4
		sub_ln703_16 : 2
		add_ln703_16 : 2
		zext_ln1265_4 : 1
		sub_ln703_4 : 4
		add_ln703_17 : 2
		sub_ln703_17 : 2
		add_ln703_4 : 4
		select_ln1496_12 : 5
		select_ln1496_13 : 5
		select_ln1496_14 : 5
		ashr_ln1333_5 : 6
		ashr_ln1333_13 : 6
		tmp_5 : 6
		sub_ln703_18 : 7
		add_ln703_18 : 7
		zext_ln1265_5 : 1
		sub_ln703_5 : 6
		add_ln703_19 : 7
		sub_ln703_19 : 7
		add_ln703_5 : 6
		select_ln1496_15 : 8
		select_ln1496_16 : 8
		select_ln1496_17 : 7
		ashr_ln1333_6 : 9
		ashr_ln1333_14 : 9
		tmp_6 : 8
		sub_ln703_20 : 10
		add_ln703_20 : 10
		zext_ln1265_6 : 1
		sub_ln703_6 : 8
		add_ln703_21 : 10
		sub_ln703_21 : 10
		add_ln703_6 : 8
		select_ln1496_18 : 11
		select_ln1496_19 : 11
		select_ln1496_20 : 9
		tmp_7 : 10
		zext_ln1265_7 : 1
		sub_ln703_7 : 10
		add_ln703_7 : 10
		select_ln1496_23 : 11
	State 5
		ashr_ln1333_7 : 1
		ashr_ln1333_15 : 1
		sub_ln703_22 : 2
		add_ln703_22 : 2
		add_ln703_23 : 2
		sub_ln703_23 : 2
		select_ln1496_21 : 3
		select_ln1496_22 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln703_fu_242     |    0    |    19   |
|          |    add_ln703_8_fu_253    |    0    |    19   |
|          |      add_ln17_fu_307     |    0    |    15   |
|          |    add_ln703_9_fu_323    |    0    |    19   |
|          |    add_ln703_10_fu_362   |    0    |    19   |
|          |    add_ln703_11_fu_377   |    0    |    19   |
|          |    add_ln703_1_fu_387    |    0    |    19   |
|          |    add_ln703_12_fu_446   |    0    |    19   |
|          |    add_ln703_13_fu_462   |    0    |    19   |
|          |    add_ln703_2_fu_474    |    0    |    19   |
|          |    add_ln703_14_fu_539   |    0    |    19   |
|          |    add_ln703_15_fu_550   |    0    |    19   |
|    add   |    add_ln703_3_fu_627    |    0    |    19   |
|          |    add_ln703_16_fu_665   |    0    |    19   |
|          |    add_ln703_17_fu_680   |    0    |    19   |
|          |    add_ln703_4_fu_690    |    0    |    19   |
|          |    add_ln703_18_fu_749   |    0    |    19   |
|          |    add_ln703_19_fu_765   |    0    |    19   |
|          |    add_ln703_5_fu_777    |    0    |    19   |
|          |    add_ln703_20_fu_836   |    0    |    19   |
|          |    add_ln703_21_fu_852   |    0    |    19   |
|          |    add_ln703_6_fu_864    |    0    |    19   |
|          |    add_ln703_7_fu_912    |    0    |    19   |
|          |    add_ln703_22_fu_944   |    0    |    19   |
|          |    add_ln703_23_fu_949   |    0    |    19   |
|----------|--------------------------|---------|---------|
|          |     sub_ln703_fu_236     |    0    |    19   |
|          |    sub_ln703_9_fu_259    |    0    |    19   |
|          |    sub_ln703_8_fu_317    |    0    |    19   |
|          |    sub_ln703_10_fu_357   |    0    |    19   |
|          |    sub_ln703_1_fu_371    |    0    |    19   |
|          |    sub_ln703_11_fu_382   |    0    |    19   |
|          |    sub_ln703_12_fu_440   |    0    |    19   |
|          |    sub_ln703_2_fu_456    |    0    |    19   |
|          |    sub_ln703_13_fu_468   |    0    |    19   |
|          |    sub_ln703_14_fu_533   |    0    |    19   |
|          |    sub_ln703_15_fu_556   |    0    |    19   |
|    sub   |    sub_ln703_3_fu_622    |    0    |    19   |
|          |    sub_ln703_16_fu_660   |    0    |    19   |
|          |    sub_ln703_4_fu_674    |    0    |    19   |
|          |    sub_ln703_17_fu_685   |    0    |    19   |
|          |    sub_ln703_18_fu_743   |    0    |    19   |
|          |    sub_ln703_5_fu_759    |    0    |    19   |
|          |    sub_ln703_19_fu_771   |    0    |    19   |
|          |    sub_ln703_20_fu_830   |    0    |    19   |
|          |    sub_ln703_6_fu_846    |    0    |    19   |
|          |    sub_ln703_21_fu_858   |    0    |    19   |
|          |    sub_ln703_7_fu_906    |    0    |    19   |
|          |    sub_ln703_22_fu_939   |    0    |    19   |
|          |    sub_ln703_23_fu_954   |    0    |    19   |
|----------|--------------------------|---------|---------|
|          |    ashr_ln1333_fu_216    |    0    |    26   |
|          |   ashr_ln1333_1_fu_222   |    0    |    26   |
|          |   ashr_ln1333_8_fu_339   |    0    |    26   |
|          |   ashr_ln1333_9_fu_344   |    0    |    26   |
|          |   ashr_ln1333_2_fu_420   |    0    |    26   |
|          |   ashr_ln1333_10_fu_426  |    0    |    26   |
|          |   ashr_ln1333_3_fu_513   |    0    |    26   |
|   ashr   |   ashr_ln1333_11_fu_519  |    0    |    26   |
|          |   ashr_ln1333_4_fu_642   |    0    |    26   |
|          |   ashr_ln1333_12_fu_647  |    0    |    26   |
|          |   ashr_ln1333_5_fu_723   |    0    |    26   |
|          |   ashr_ln1333_13_fu_729  |    0    |    26   |
|          |   ashr_ln1333_6_fu_810   |    0    |    26   |
|          |   ashr_ln1333_14_fu_816  |    0    |    26   |
|          |   ashr_ln1333_7_fu_929   |    0    |    26   |
|          |   ashr_ln1333_15_fu_934  |    0    |    26   |
|----------|--------------------------|---------|---------|
|          |   select_ln1496_fu_265   |    0    |    12   |
|          |  select_ln1496_1_fu_273  |    0    |    12   |
|          |  select_ln1496_2_fu_329  |    0    |    12   |
|          |  select_ln1496_3_fu_393  |    0    |    12   |
|          |  select_ln1496_4_fu_401  |    0    |    12   |
|          |  select_ln1496_5_fu_409  |    0    |    12   |
|          |  select_ln1496_6_fu_480  |    0    |    12   |
|          |  select_ln1496_7_fu_488  |    0    |    12   |
|          |  select_ln1496_8_fu_496  |    0    |    12   |
|          |  select_ln1496_9_fu_562  |    0    |    12   |
|          |  select_ln1496_10_fu_570 |    0    |    12   |
|  select  |  select_ln1496_11_fu_632 |    0    |    12   |
|          |  select_ln1496_12_fu_696 |    0    |    12   |
|          |  select_ln1496_13_fu_704 |    0    |    12   |
|          |  select_ln1496_14_fu_712 |    0    |    12   |
|          |  select_ln1496_15_fu_783 |    0    |    12   |
|          |  select_ln1496_16_fu_791 |    0    |    12   |
|          |  select_ln1496_17_fu_799 |    0    |    12   |
|          |  select_ln1496_18_fu_870 |    0    |    12   |
|          |  select_ln1496_19_fu_878 |    0    |    12   |
|          |  select_ln1496_20_fu_886 |    0    |    12   |
|          |  select_ln1496_23_fu_918 |    0    |    12   |
|          |  select_ln1496_21_fu_959 |    0    |    12   |
|          |  select_ln1496_22_fu_966 |    0    |    12   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln17_fu_210     |    0    |    11   |
|----------|--------------------------|---------|---------|
|   read   |  theta_V_read_read_fu_56 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln42_write_fu_62  |    0    |    0    |
|          |  write_ln42_write_fu_69  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | sh_assign_0_cast8_fu_206 |    0    |    0    |
|          |     zext_ln30_fu_248     |    0    |    0    |
|          |    zext_ln30_1_fu_291    |    0    |    0    |
|          |    zext_ln30_2_fu_302    |    0    |    0    |
|          |    zext_ln1265_fu_313    |    0    |    0    |
|          |     zext_ln17_fu_336     |    0    |    0    |
|          |   zext_ln1265_1_fu_367   |    0    |    0    |
|          |    zext_ln17_1_fu_417    |    0    |    0    |
|          |   zext_ln1265_2_fu_452   |    0    |    0    |
|          |    zext_ln17_2_fu_509    |    0    |    0    |
|          |    zext_ln30_3_fu_545    |    0    |    0    |
|   zext   |    zext_ln30_4_fu_583    |    0    |    0    |
|          |    zext_ln30_5_fu_593    |    0    |    0    |
|          |    zext_ln30_6_fu_603    |    0    |    0    |
|          |    zext_ln30_7_fu_613    |    0    |    0    |
|          |   zext_ln1265_3_fu_618   |    0    |    0    |
|          |    zext_ln17_3_fu_639    |    0    |    0    |
|          |   zext_ln1265_4_fu_670   |    0    |    0    |
|          |    zext_ln17_4_fu_720    |    0    |    0    |
|          |   zext_ln1265_5_fu_755   |    0    |    0    |
|          |    zext_ln17_5_fu_807    |    0    |    0    |
|          |   zext_ln1265_6_fu_842   |    0    |    0    |
|          |   zext_ln1265_7_fu_902   |    0    |    0    |
|          |    zext_ln17_6_fu_926    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_228        |    0    |    0    |
|          |       tmp_1_fu_349       |    0    |    0    |
|          |       tmp_2_fu_432       |    0    |    0    |
| bitselect|       tmp_3_fu_525       |    0    |    0    |
|          |       tmp_4_fu_652       |    0    |    0    |
|          |       tmp_5_fu_735       |    0    |    0    |
|          |       tmp_6_fu_822       |    0    |    0    |
|          |       tmp_7_fu_894       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |      empty_2_fu_281      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      or_ln17_fu_285      |    0    |    0    |
|          |     or_ln17_1_fu_296     |    0    |    0    |
|          |     or_ln17_2_fu_504     |    0    |    0    |
|    or    |     or_ln17_3_fu_578     |    0    |    0    |
|          |     or_ln17_4_fu_588     |    0    |    0    |
|          |     or_ln17_5_fu_598     |    0    |    0    |
|          |     or_ln17_6_fu_608     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   1642  |
|----------|--------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|cordic_phase_V|    0   |   50   |   10   |
+--------------+--------+--------+--------+
|     Total    |    0   |   50   |   10   |
+--------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln17_reg_1034      |    6   |
|cordic_phase_V_addr_1_reg_1019|    6   |
|cordic_phase_V_addr_2_reg_1029|    6   |
|cordic_phase_V_addr_3_reg_1050|    6   |
|cordic_phase_V_addr_4_reg_1074|    6   |
|cordic_phase_V_addr_5_reg_1084|    6   |
|cordic_phase_V_addr_6_reg_1094|    6   |
|cordic_phase_V_addr_7_reg_1104|    6   |
|  cordic_phase_V_addr_reg_986 |    6   |
|       empty_2_reg_1005       |    5   |
|      or_ln17_1_reg_1024      |    5   |
|      or_ln17_3_reg_1069      |    5   |
|      or_ln17_4_reg_1079      |    5   |
|      or_ln17_5_reg_1089      |    5   |
|      or_ln17_6_reg_1099      |    5   |
|       or_ln17_reg_1014       |    5   |
|       p_Val2_0_reg_183       |   12   |
|      p_Val2_2_0_reg_171      |   12   |
|   select_ln1496_10_reg_1062  |   12   |
|   select_ln1496_18_reg_1109  |   12   |
|   select_ln1496_19_reg_1116  |   12   |
|    select_ln1496_1_reg_998   |   12   |
|   select_ln1496_21_reg_1134  |   12   |
|   select_ln1496_22_reg_1139  |   12   |
|   select_ln1496_23_reg_1129  |   12   |
|   select_ln1496_8_reg_1039   |   12   |
|   select_ln1496_9_reg_1055   |   12   |
|     select_ln1496_reg_991    |   12   |
|      sh_assign_0_reg_195     |    6   |
|    theta_V_buf_0_0_reg_161   |   12   |
|     theta_V_read_reg_973     |   12   |
|        tmp_3_reg_1045        |    1   |
|        tmp_7_reg_1123        |    1   |
|          tmp_reg_981         |    1   |
+------------------------------+--------+
|             Total            |   266  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_83 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_83 |  p5  |   4  |  10  |   40   ||    21   |
| grp_access_fu_83 |  p8  |   2  |   6  |   12   ||    9    |
| grp_access_fu_83 |  p10 |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   76   ||  6.3535 ||    81   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1642  |
|   Memory  |    0   |    -   |   50   |   10   |
|Multiplexer|    -   |    6   |    -   |   81   |
|  Register |    -   |    -   |   266  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    6   |   316  |  1733  |
+-----------+--------+--------+--------+--------+
