[VERILATOR] Compile -> obj_dir/Vtb_chip
verilator --trace-vcd --binary -j 32 --top-module tb_chip -Isrc/cpu tb/tb_chip.sv src/chip.v src/L1_cache/data_mem.v src/L1_cache/inst_mem.v src/L1_cache/L1_cache.v src/cpu/cpu.v src/cpu/EX_MEM_pipeline.v src/cpu/forward_detection.v src/cpu/hazard_detection.v src/cpu/ID_EX_pipeline.v src/cpu/IF_ID_pipeline.v src/cpu/memory_hazard.v src/cpu/MEM_WB_pipeline.v src/cpu/PC_IF_pipeline.v src/cpu/regfile.v src/cpu/IF/IF_datapath.v src/cpu/PC/PC_datapath.v src/cpu/ID/control_unit.v src/cpu/ID/decoder.v src/cpu/ID/ID_datapath.v src/cpu/ID/imm_unit.v src/cpu/EX/alu.v src/cpu/EX/compare.v src/cpu/EX/EX_datapath.v src/cpu/EX/handle_rs1_for_alu.v src/cpu/EX/handle_rs2_for_alu.v src/cpu/MEM/MEM_datapath.v src/cpu/WB/WB_datapath.v
make[1]: Entering directory '/home/popo/Desktop/popo_train_cpu/popo_cpu/obj_dir'
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_chip.cpp Vtb_chip___024root__DepSet_h12e33d04__0.cpp Vtb_chip___024root__DepSet_h9b592fa0__0.cpp Vtb_chip__main.cpp Vtb_chip__Trace__0.cpp Vtb_chip__ConstPool_0.cpp Vtb_chip___024root__Slow.cpp Vtb_chip___024root__DepSet_h12e33d04__0__Slow.cpp Vtb_chip___024root__DepSet_h9b592fa0__0__Slow.cpp Vtb_chip__Syms.cpp Vtb_chip__Trace__0__Slow.cpp Vtb_chip__TraceDecls__0__Slow.cpp > Vtb_chip__ALL.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_chip__ALL.o Vtb_chip__ALL.cpp
echo "" > Vtb_chip__ALL.verilator_deplist.tmp
g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o Vtb_chip__ALL.a    -pthread -lpthread -latomic   -o Vtb_chip
rm Vtb_chip__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/popo/Desktop/popo_train_cpu/popo_cpu/obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-36-g5f0eb007b
- Verilator: Built from 1.555 MB sources in 32 modules, into 0.366 MB in 12 C++ files needing 0.000 MB
- Verilator: Walltime 1.769 s (elab=0.005, cvt=0.023, bld=1.721); cpu 0.057 s on 32 threads; alloced 100.207 MB
[VVP] Run -> ./obj_dir/Vtb_chip
./obj_dir/Vtb_chip
%Warning: /home/popo/Desktop/popo_train_cpu/popo_cpu/tb/data.mem:0: $readmem file not found
at cyc:    0 PC=   0 IF[07800113] ID[00000000] EX[00000000] MEM[00000000] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{   0}<=   0 with ra=  0 sp=  0 a0=  0 t0=  0
at cyc:    1 PC=   4 IF[ffc10113] ID[07800113] EX[00000000] MEM[00000000] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{   0}<=   0 with ra=  0 sp=  0 a0=  0 t0=  0
at cyc:    2 PC=   8 IF[00112023] ID[ffc10113] EX[07800113] MEM[00000000] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{   0}<=   0 with ra=  0 sp=  0 a0=  0 t0=  0
at cyc:    3 PC=  12 IF[00500513] ID[00112023] EX[ffc10113] MEM[07800113] WB[00000000] wen:1 reg{   0}<=    0 || mem_w:0 at mem{ 120}<=   0 with ra=  0 sp=  0 a0=  0 t0=  0
at cyc:    0 PC=   0 IF[07800113] ID[00000000] EX[00000000] MEM[00000000] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{   0}<=   0 with ra=  3 sp=  6 a0= 30 t0= 15
at cyc:    1 PC=   4 IF[ffc10113] ID[07800113] EX[00000000] MEM[00000000] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{   0}<=   0 with ra=  3 sp=  6 a0= 30 t0= 15
at cyc:    2 PC=   8 IF[00112023] ID[ffc10113] EX[07800113] MEM[00000000] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{   0}<=   0 with ra=  3 sp=  6 a0= 30 t0= 15
at cyc:    3 PC=  12 IF[00500513] ID[00112023] EX[ffc10113] MEM[07800113] WB[00000000] wen:1 reg{   0}<=    0 || mem_w:0 at mem{ 120}<=   0 with ra=  3 sp=  6 a0= 30 t0= 15
at cyc:    4 PC=  16 IF[014000ef] ID[00500513] EX[00112023] MEM[ffc10113] WB[07800113] wen:1 reg{   2}<=  120 || mem_w:0 at mem{ 116}<=   0 with ra=  3 sp=  6 a0= 30 t0= 15
at cyc:    5 PC=  20 IF[00012083] ID[014000ef] EX[00500513] MEM[00112023] WB[ffc10113] wen:1 reg{   2}<=  116 || mem_w:1 at mem{ 116}<=   3 with ra=  3 sp=120 a0= 30 t0= 15
at cyc:    6 PC=  24 IF[00410113] ID[00012083] EX[014000ef] MEM[00500513] WB[00112023] wen:0 reg{   0}<=  116 || mem_w:0 at mem{   5}<=   0 with ra=  3 sp=116 a0= 30 t0= 15
at cyc:    7 PC=  36 IF[ff810113] ID[00000000] EX[00000000] MEM[014000ef] WB[00500513] wen:1 reg{  10}<=    5 || mem_w:0 at mem{  36}<=   0 with ra=  3 sp=116 a0= 30 t0= 15
at cyc:    8 PC=  40 IF[00112023] ID[ff810113] EX[00000000] MEM[00000000] WB[014000ef] wen:1 reg{   1}<=   20 || mem_w:0 at mem{   0}<=   0 with ra=  3 sp=116 a0=  5 t0= 15
at cyc:    9 PC=  44 IF[00a12223] ID[00112023] EX[ff810113] MEM[00000000] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{   0}<=   0 with ra= 20 sp=116 a0=  5 t0= 15
at cyc:   10 PC=  48 IF[00100293] ID[00a12223] EX[00112023] MEM[ff810113] WB[00000000] wen:1 reg{   0}<=    0 || mem_w:0 at mem{ 108}<=   0 with ra= 20 sp=116 a0=  5 t0= 15
at cyc:   11 PC=  52 IF[02550063] ID[00100293] EX[00a12223] MEM[00112023] WB[ff810113] wen:1 reg{   2}<=  108 || mem_w:1 at mem{ 108}<=  20 with ra= 20 sp=116 a0=  5 t0= 15
at cyc:   12 PC=  56 IF[fff50513] ID[02550063] EX[00100293] MEM[00a12223] WB[00112023] wen:0 reg{   0}<=  108 || mem_w:1 at mem{ 112}<=   5 with ra= 20 sp=108 a0=  5 t0= 15
at cyc:   13 PC=  60 IF[fe9ff0ef] ID[fff50513] EX[02550063] MEM[00100293] WB[00a12223] wen:0 reg{   0}<=  112 || mem_w:0 at mem{   1}<=   0 with ra= 20 sp=108 a0=  5 t0= 15
at cyc:   14 PC=  64 IF[00412283] ID[fe9ff0ef] EX[fff50513] MEM[02550063] WB[00100293] wen:1 reg{   5}<=    1 || mem_w:0 at mem{  84}<=   1 with ra= 20 sp=108 a0=  5 t0= 15
at cyc:   15 PC=  68 IF[02a28533] ID[00412283] EX[fe9ff0ef] MEM[fff50513] WB[02550063] wen:0 reg{   0}<=   84 || mem_w:0 at mem{   4}<=   0 with ra= 20 sp=108 a0=  5 t0=  1
at cyc:   16 PC=  36 IF[ff810113] ID[00000000] EX[00000000] MEM[fe9ff0ef] WB[fff50513] wen:1 reg{  10}<=    4 || mem_w:0 at mem{  36}<=   0 with ra= 20 sp=108 a0=  5 t0=  1
at cyc:   17 PC=  40 IF[00112023] ID[ff810113] EX[00000000] MEM[00000000] WB[fe9ff0ef] wen:1 reg{   1}<=   64 || mem_w:0 at mem{   0}<=   0 with ra= 20 sp=108 a0=  4 t0=  1
at cyc:   18 PC=  44 IF[00a12223] ID[00112023] EX[ff810113] MEM[00000000] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp=108 a0=  4 t0=  1
at cyc:   19 PC=  48 IF[00100293] ID[00a12223] EX[00112023] MEM[ff810113] WB[00000000] wen:1 reg{   0}<=    0 || mem_w:0 at mem{ 100}<=   0 with ra= 64 sp=108 a0=  4 t0=  1
at cyc:   20 PC=  52 IF[02550063] ID[00100293] EX[00a12223] MEM[00112023] WB[ff810113] wen:1 reg{   2}<=  100 || mem_w:1 at mem{ 100}<=  64 with ra= 64 sp=108 a0=  4 t0=  1
at cyc:   21 PC=  56 IF[fff50513] ID[02550063] EX[00100293] MEM[00a12223] WB[00112023] wen:0 reg{   0}<=  100 || mem_w:1 at mem{ 104}<=   4 with ra= 64 sp=100 a0=  4 t0=  1
at cyc:   22 PC=  60 IF[fe9ff0ef] ID[fff50513] EX[02550063] MEM[00100293] WB[00a12223] wen:0 reg{   0}<=  104 || mem_w:0 at mem{   1}<=   0 with ra= 64 sp=100 a0=  4 t0=  1
at cyc:   23 PC=  64 IF[00412283] ID[fe9ff0ef] EX[fff50513] MEM[02550063] WB[00100293] wen:1 reg{   5}<=    1 || mem_w:0 at mem{  84}<=   1 with ra= 64 sp=100 a0=  4 t0=  1
at cyc:   24 PC=  68 IF[02a28533] ID[00412283] EX[fe9ff0ef] MEM[fff50513] WB[02550063] wen:0 reg{   0}<=   84 || mem_w:0 at mem{   3}<=   0 with ra= 64 sp=100 a0=  4 t0=  1
at cyc:   25 PC=  36 IF[ff810113] ID[00000000] EX[00000000] MEM[fe9ff0ef] WB[fff50513] wen:1 reg{  10}<=    3 || mem_w:0 at mem{  36}<=   0 with ra= 64 sp=100 a0=  4 t0=  1
at cyc:   26 PC=  40 IF[00112023] ID[ff810113] EX[00000000] MEM[00000000] WB[fe9ff0ef] wen:1 reg{   1}<=   64 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp=100 a0=  3 t0=  1
at cyc:   27 PC=  44 IF[00a12223] ID[00112023] EX[ff810113] MEM[00000000] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp=100 a0=  3 t0=  1
at cyc:   28 PC=  48 IF[00100293] ID[00a12223] EX[00112023] MEM[ff810113] WB[00000000] wen:1 reg{   0}<=    0 || mem_w:0 at mem{  92}<=   0 with ra= 64 sp=100 a0=  3 t0=  1
at cyc:   29 PC=  52 IF[02550063] ID[00100293] EX[00a12223] MEM[00112023] WB[ff810113] wen:1 reg{   2}<=   92 || mem_w:1 at mem{  92}<=  64 with ra= 64 sp=100 a0=  3 t0=  1
at cyc:   30 PC=  56 IF[fff50513] ID[02550063] EX[00100293] MEM[00a12223] WB[00112023] wen:0 reg{   0}<=   92 || mem_w:1 at mem{  96}<=   3 with ra= 64 sp= 92 a0=  3 t0=  1
at cyc:   31 PC=  60 IF[fe9ff0ef] ID[fff50513] EX[02550063] MEM[00100293] WB[00a12223] wen:0 reg{   0}<=   96 || mem_w:0 at mem{   1}<=   0 with ra= 64 sp= 92 a0=  3 t0=  1
at cyc:   32 PC=  64 IF[00412283] ID[fe9ff0ef] EX[fff50513] MEM[02550063] WB[00100293] wen:1 reg{   5}<=    1 || mem_w:0 at mem{  84}<=   1 with ra= 64 sp= 92 a0=  3 t0=  1
at cyc:   33 PC=  68 IF[02a28533] ID[00412283] EX[fe9ff0ef] MEM[fff50513] WB[02550063] wen:0 reg{   0}<=   84 || mem_w:0 at mem{   2}<=   0 with ra= 64 sp= 92 a0=  3 t0=  1
at cyc:   34 PC=  36 IF[ff810113] ID[00000000] EX[00000000] MEM[fe9ff0ef] WB[fff50513] wen:1 reg{  10}<=    2 || mem_w:0 at mem{  36}<=   0 with ra= 64 sp= 92 a0=  3 t0=  1
at cyc:   35 PC=  40 IF[00112023] ID[ff810113] EX[00000000] MEM[00000000] WB[fe9ff0ef] wen:1 reg{   1}<=   64 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp= 92 a0=  2 t0=  1
at cyc:   36 PC=  44 IF[00a12223] ID[00112023] EX[ff810113] MEM[00000000] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp= 92 a0=  2 t0=  1
at cyc:   37 PC=  48 IF[00100293] ID[00a12223] EX[00112023] MEM[ff810113] WB[00000000] wen:1 reg{   0}<=    0 || mem_w:0 at mem{  84}<=   0 with ra= 64 sp= 92 a0=  2 t0=  1
at cyc:   38 PC=  52 IF[02550063] ID[00100293] EX[00a12223] MEM[00112023] WB[ff810113] wen:1 reg{   2}<=   84 || mem_w:1 at mem{  84}<=  64 with ra= 64 sp= 92 a0=  2 t0=  1
at cyc:   39 PC=  56 IF[fff50513] ID[02550063] EX[00100293] MEM[00a12223] WB[00112023] wen:0 reg{   0}<=   84 || mem_w:1 at mem{  88}<=   2 with ra= 64 sp= 84 a0=  2 t0=  1
at cyc:   40 PC=  60 IF[fe9ff0ef] ID[fff50513] EX[02550063] MEM[00100293] WB[00a12223] wen:0 reg{   0}<=   88 || mem_w:0 at mem{   1}<=   0 with ra= 64 sp= 84 a0=  2 t0=  1
at cyc:   41 PC=  64 IF[00412283] ID[fe9ff0ef] EX[fff50513] MEM[02550063] WB[00100293] wen:1 reg{   5}<=    1 || mem_w:0 at mem{  84}<=   1 with ra= 64 sp= 84 a0=  2 t0=  1
at cyc:   42 PC=  68 IF[02a28533] ID[00412283] EX[fe9ff0ef] MEM[fff50513] WB[02550063] wen:0 reg{   0}<=   84 || mem_w:0 at mem{   1}<=   0 with ra= 64 sp= 84 a0=  2 t0=  1
at cyc:   43 PC=  36 IF[ff810113] ID[00000000] EX[00000000] MEM[fe9ff0ef] WB[fff50513] wen:1 reg{  10}<=    1 || mem_w:0 at mem{  36}<=   0 with ra= 64 sp= 84 a0=  2 t0=  1
at cyc:   44 PC=  40 IF[00112023] ID[ff810113] EX[00000000] MEM[00000000] WB[fe9ff0ef] wen:1 reg{   1}<=   64 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp= 84 a0=  1 t0=  1
at cyc:   45 PC=  44 IF[00a12223] ID[00112023] EX[ff810113] MEM[00000000] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp= 84 a0=  1 t0=  1
at cyc:   46 PC=  48 IF[00100293] ID[00a12223] EX[00112023] MEM[ff810113] WB[00000000] wen:1 reg{   0}<=    0 || mem_w:0 at mem{  76}<=   0 with ra= 64 sp= 84 a0=  1 t0=  1
at cyc:   47 PC=  52 IF[02550063] ID[00100293] EX[00a12223] MEM[00112023] WB[ff810113] wen:1 reg{   2}<=   76 || mem_w:1 at mem{  76}<=  64 with ra= 64 sp= 84 a0=  1 t0=  1
at cyc:   48 PC=  56 IF[fff50513] ID[02550063] EX[00100293] MEM[00a12223] WB[00112023] wen:0 reg{   0}<=   76 || mem_w:1 at mem{  80}<=   1 with ra= 64 sp= 76 a0=  1 t0=  1
at cyc:   49 PC=  60 IF[fe9ff0ef] ID[fff50513] EX[02550063] MEM[00100293] WB[00a12223] wen:0 reg{   0}<=   80 || mem_w:0 at mem{   1}<=   0 with ra= 64 sp= 76 a0=  1 t0=  1
at cyc:   50 PC=  84 IF[00100513] ID[00000000] EX[00000000] MEM[02550063] WB[00100293] wen:1 reg{   5}<=    1 || mem_w:0 at mem{  84}<=   1 with ra= 64 sp= 76 a0=  1 t0=  1
at cyc:   51 PC=  88 IF[00012083] ID[00100513] EX[00000000] MEM[00000000] WB[02550063] wen:0 reg{   0}<=   84 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp= 76 a0=  1 t0=  1
at cyc:   52 PC=  92 IF[00810113] ID[00012083] EX[00100513] MEM[00000000] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp= 76 a0=  1 t0=  1
at cyc:   53 PC=  96 IF[00008067] ID[00810113] EX[00012083] MEM[00100513] WB[00000000] wen:1 reg{   0}<=    0 || mem_w:0 at mem{   1}<=   0 with ra= 64 sp= 76 a0=  1 t0=  1
at cyc:   54 PC= 100 IF[00000000] ID[00008067] EX[00810113] MEM[00012083] WB[00100513] wen:1 reg{  10}<=    1 || mem_w:0 at mem{  76}<=   0 with ra= 64 sp= 76 a0=  1 t0=  1
at cyc:   55 PC= 104 IF[00000000] ID[00000000] EX[00008067] MEM[00810113] WB[00012083] wen:1 reg{   1}<=   64 || mem_w:0 at mem{  84}<=   0 with ra= 64 sp= 76 a0=  1 t0=  1
at cyc:   56 PC=  64 IF[00412283] ID[00000000] EX[00000000] MEM[00008067] WB[00810113] wen:1 reg{   2}<=   84 || mem_w:0 at mem{  64}<=   0 with ra= 64 sp= 76 a0=  1 t0=  1
at cyc:   57 PC=  68 IF[02a28533] ID[00412283] EX[00000000] MEM[00000000] WB[00008067] wen:1 reg{   0}<=  100 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp= 84 a0=  1 t0=  1
at cyc:   58 PC=  72 IF[00012083] ID[02a28533] EX[00412283] MEM[00000000] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp= 84 a0=  1 t0=  1
at cyc:   59 PC=  72 IF[00012083] ID[02a28533] EX[00000000] MEM[00412283] WB[00000000] wen:1 reg{   0}<=    0 || mem_w:0 at mem{  88}<=   0 with ra= 64 sp= 84 a0=  1 t0=  1
at cyc:   60 PC=  76 IF[00810113] ID[00012083] EX[02a28533] MEM[00000000] WB[00412283] wen:1 reg{   5}<=    2 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp= 84 a0=  1 t0=  1
at cyc:   61 PC=  80 IF[00008067] ID[00810113] EX[00012083] MEM[02a28533] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{   2}<=   1 with ra= 64 sp= 84 a0=  1 t0=  2
at cyc:   62 PC=  84 IF[00100513] ID[00008067] EX[00810113] MEM[00012083] WB[02a28533] wen:1 reg{  10}<=    2 || mem_w:0 at mem{  84}<=   0 with ra= 64 sp= 84 a0=  1 t0=  2
at cyc:   63 PC=  88 IF[00012083] ID[00100513] EX[00008067] MEM[00810113] WB[00012083] wen:1 reg{   1}<=   64 || mem_w:0 at mem{  92}<=   0 with ra= 64 sp= 84 a0=  2 t0=  2
at cyc:   64 PC=  64 IF[00412283] ID[00000000] EX[00000000] MEM[00008067] WB[00810113] wen:1 reg{   2}<=   92 || mem_w:0 at mem{  64}<=   0 with ra= 64 sp= 84 a0=  2 t0=  2
at cyc:   65 PC=  68 IF[02a28533] ID[00412283] EX[00000000] MEM[00000000] WB[00008067] wen:1 reg{   0}<=   84 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp= 92 a0=  2 t0=  2
at cyc:   66 PC=  72 IF[00012083] ID[02a28533] EX[00412283] MEM[00000000] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp= 92 a0=  2 t0=  2
at cyc:   67 PC=  72 IF[00012083] ID[02a28533] EX[00000000] MEM[00412283] WB[00000000] wen:1 reg{   0}<=    0 || mem_w:0 at mem{  96}<=   0 with ra= 64 sp= 92 a0=  2 t0=  2
at cyc:   68 PC=  76 IF[00810113] ID[00012083] EX[02a28533] MEM[00000000] WB[00412283] wen:1 reg{   5}<=    3 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp= 92 a0=  2 t0=  2
at cyc:   69 PC=  80 IF[00008067] ID[00810113] EX[00012083] MEM[02a28533] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{   6}<=   2 with ra= 64 sp= 92 a0=  2 t0=  3
at cyc:   70 PC=  84 IF[00100513] ID[00008067] EX[00810113] MEM[00012083] WB[02a28533] wen:1 reg{  10}<=    6 || mem_w:0 at mem{  92}<=   0 with ra= 64 sp= 92 a0=  2 t0=  3
at cyc:   71 PC=  88 IF[00012083] ID[00100513] EX[00008067] MEM[00810113] WB[00012083] wen:1 reg{   1}<=   64 || mem_w:0 at mem{ 100}<=   0 with ra= 64 sp= 92 a0=  6 t0=  3
at cyc:   72 PC=  64 IF[00412283] ID[00000000] EX[00000000] MEM[00008067] WB[00810113] wen:1 reg{   2}<=  100 || mem_w:0 at mem{  64}<=   0 with ra= 64 sp= 92 a0=  6 t0=  3
at cyc:   73 PC=  68 IF[02a28533] ID[00412283] EX[00000000] MEM[00000000] WB[00008067] wen:1 reg{   0}<=   84 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp=100 a0=  6 t0=  3
at cyc:   74 PC=  72 IF[00012083] ID[02a28533] EX[00412283] MEM[00000000] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp=100 a0=  6 t0=  3
at cyc:   75 PC=  72 IF[00012083] ID[02a28533] EX[00000000] MEM[00412283] WB[00000000] wen:1 reg{   0}<=    0 || mem_w:0 at mem{ 104}<=   0 with ra= 64 sp=100 a0=  6 t0=  3
at cyc:   76 PC=  76 IF[00810113] ID[00012083] EX[02a28533] MEM[00000000] WB[00412283] wen:1 reg{   5}<=    4 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp=100 a0=  6 t0=  3
at cyc:   77 PC=  80 IF[00008067] ID[00810113] EX[00012083] MEM[02a28533] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{  24}<=   6 with ra= 64 sp=100 a0=  6 t0=  4
at cyc:   78 PC=  84 IF[00100513] ID[00008067] EX[00810113] MEM[00012083] WB[02a28533] wen:1 reg{  10}<=   24 || mem_w:0 at mem{ 100}<=   0 with ra= 64 sp=100 a0=  6 t0=  4
at cyc:   79 PC=  88 IF[00012083] ID[00100513] EX[00008067] MEM[00810113] WB[00012083] wen:1 reg{   1}<=   64 || mem_w:0 at mem{ 108}<=   0 with ra= 64 sp=100 a0= 24 t0=  4
at cyc:   80 PC=  64 IF[00412283] ID[00000000] EX[00000000] MEM[00008067] WB[00810113] wen:1 reg{   2}<=  108 || mem_w:0 at mem{  64}<=   0 with ra= 64 sp=100 a0= 24 t0=  4
at cyc:   81 PC=  68 IF[02a28533] ID[00412283] EX[00000000] MEM[00000000] WB[00008067] wen:1 reg{   0}<=   84 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp=108 a0= 24 t0=  4
at cyc:   82 PC=  72 IF[00012083] ID[02a28533] EX[00412283] MEM[00000000] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp=108 a0= 24 t0=  4
at cyc:   83 PC=  72 IF[00012083] ID[02a28533] EX[00000000] MEM[00412283] WB[00000000] wen:1 reg{   0}<=    0 || mem_w:0 at mem{ 112}<=   0 with ra= 64 sp=108 a0= 24 t0=  4
at cyc:   84 PC=  76 IF[00810113] ID[00012083] EX[02a28533] MEM[00000000] WB[00412283] wen:1 reg{   5}<=    5 || mem_w:0 at mem{   0}<=   0 with ra= 64 sp=108 a0= 24 t0=  4
at cyc:   85 PC=  80 IF[00008067] ID[00810113] EX[00012083] MEM[02a28533] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{ 120}<=  24 with ra= 64 sp=108 a0= 24 t0=  5
at cyc:   86 PC=  84 IF[00100513] ID[00008067] EX[00810113] MEM[00012083] WB[02a28533] wen:1 reg{  10}<=  120 || mem_w:0 at mem{ 108}<=   0 with ra= 64 sp=108 a0= 24 t0=  5
at cyc:   87 PC=  88 IF[00012083] ID[00100513] EX[00008067] MEM[00810113] WB[00012083] wen:1 reg{   1}<=   20 || mem_w:0 at mem{ 116}<=   0 with ra= 64 sp=108 a0=120 t0=  5
at cyc:   88 PC=  20 IF[00012083] ID[00000000] EX[00000000] MEM[00008067] WB[00810113] wen:1 reg{   2}<=  116 || mem_w:0 at mem{  20}<=   0 with ra= 20 sp=108 a0=120 t0=  5
at cyc:   89 PC=  24 IF[00410113] ID[00012083] EX[00000000] MEM[00000000] WB[00008067] wen:1 reg{   0}<=   84 || mem_w:0 at mem{   0}<=   0 with ra= 20 sp=116 a0=120 t0=  5
at cyc:   90 PC=  28 IF[29a00f93] ID[00410113] EX[00012083] MEM[00000000] WB[00000000] wen:0 reg{   0}<=    0 || mem_w:0 at mem{   0}<=   0 with ra= 20 sp=116 a0=120 t0=  5
at cyc:   91 PC=  32 IF[00008067] ID[29a00f93] EX[00410113] MEM[00012083] WB[00000000] wen:1 reg{   0}<=    0 || mem_w:0 at mem{ 116}<=   0 with ra= 20 sp=116 a0=120 t0=  5
at cyc:   92 PC=  36 IF[ff810113] ID[00008067] EX[29a00f93] MEM[00410113] WB[00012083] wen:1 reg{   1}<=    3 || mem_w:0 at mem{ 120}<=   0 with ra= 20 sp=116 a0=120 t0=  5
at cyc:   93 PC=  40 IF[00112023] ID[ff810113] EX[00008067] MEM[29a00f93] WB[00410113] wen:1 reg{   2}<=  120 || mem_w:0 at mem{ 666}<=   0 with ra=  3 sp=116 a0=120 t0=  5
at cyc:   94 PC=   3 IF[07800113] ID[00000000] EX[00000000] MEM[00008067] WB[29a00f93] wen:1 reg{  31}<=  666 || mem_w:0 at mem{   3}<=   0 with ra=  3 sp=120 a0=120 t0=  5
- tb/tb_chip.sv:18: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 1us; walltime 0.002 s; speed 548.325 us/s
- Verilator: cpu 0.002 s on 1 threads; alloced 94 MB
