(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : pc065a_toplevel_32.brd                        )
(    Software Version : 17.2S063                                      )
(    Date/Time        : Mon Mar 23 17:09:09 2020                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'P:\cad\designs\uob-hep-pc065a\trunk\design_files\worklib\pc065a_toplevel\packaged'
Design Directory:            'P:/cad/designs/uob-hep-pc065a/trunk/design_files/worklib/pc065a_toplevel/physical'
Old design name:             'P:/cad/designs/uob-hep-pc065a/trunk/design_files/worklib/pc065a_toplevel/physical/pc065a_toplevel_32.brd'
New design name:             'P:/cad/designs/uob-hep-pc065a/trunk/design_files/worklib/pc065a_toplevel/physical/pc065a_toplevel_33.brd'

CmdLine: netrev -proj P:\cad\designs\uob-hep-pc065a\trunk\design_files\pc065a_toplevel.cpm -y 1 -z -O P:\cad\designs\uob-hep-pc065a\trunk\design_files\worklib\pc065a_toplevel\physical\pc065a_toplevel_32.brd P:\cad\designs\uob-hep-pc065a\trunk\design_files\worklib\pc065a_toplevel\physical\pc065a_toplevel_33.brd -q P:\cad\designs\uob-hep-pc065a\trunk\design_files\temp\constraints_difference_report.xml -$

------ Preparing to read pst files ------

Starting to read P:/cad/designs/uob-hep-pc065a/trunk/design_files/worklib/pc065a_toplevel/packaged/pstchip.dat 
   Finished reading P:/cad/designs/uob-hep-pc065a/trunk/design_files/worklib/pc065a_toplevel/packaged/pstchip.dat (00:00:00.70)
Starting to read P:/cad/designs/uob-hep-pc065a/trunk/design_files/worklib/pc065a_toplevel/packaged/pstxprt.dat 
   Finished reading P:/cad/designs/uob-hep-pc065a/trunk/design_files/worklib/pc065a_toplevel/packaged/pstxprt.dat (00:00:00.02)
Starting to read P:/cad/designs/uob-hep-pc065a/trunk/design_files/worklib/pc065a_toplevel/packaged/pstxnet.dat 
   Finished reading P:/cad/designs/uob-hep-pc065a/trunk/design_files/worklib/pc065a_toplevel/packaged/pstxnet.dat (00:00:00.02)

------ Oversights/Warnings/Errors ------




===========================================================
Start Constraint Diff3 Import
	Constraint File:    P:/cad/designs/uob-hep-pc065a/trunk/design_files/worklib/pc065a_toplevel/packaged/pstcmdb.dat
	Allegro Baseline:   C:/Users/phpgb/AppData/Local/Temp/#Taaaaag08944.tmp
	Start time: Mon Mar 23 17:09:09 2020
===========================================================


The constraint difference report file can be viewed using the following command:
cdnFlowOOSMsg.exe -file file:///P:/cad/designs/uob-hep-pc065a/trunk/design_files/temp/constraints_difference_report.xml

===========================================================
Finished Constraint Update	Time: Mon Mar 23 17:09:09 2020
===========================================================

------ Library Paths ------
MODULEPATH =  . 
           c:/cadence/spb_17.2/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           c:/cadence/spb_17.2/share/local/pcb/symbols 
           c:/cadence/spb_17.2/share/pcb/pcb_lib/symbols 
           c:/cadence/spb_17.2/share/pcb/allegrolib/symbols 
           P:\cad\bris_cdslib\lib_psd14.x/symbols 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/bga 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/cap 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/chip 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/connector 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/dip 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/discrete 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/icsmd 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/ipc 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/lcc 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/led 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/mec 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/passif 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/pga 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/pwr 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/qfp 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/rel 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/res 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/sip 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/so 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/soic 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/soj 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/sp 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols/sw 
           P:/PBaesso/rafael/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           c:/cadence/spb_17.2/share/local/pcb/padstacks 
           c:/cadence/spb_17.2/share/pcb/pcb_lib/symbols 
           c:/cadence/spb_17.2/share/pcb/allegrolib/symbols 
           P:\cad\ral_cdslib\lib_psd15.x/pads 
           P:\cad\bris_cdslib\lib_psd14.x/pads 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\padstacks/mechanical 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\padstacks/orgmechanical 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\padstacks/padchip 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\padstacks/padstack_smd 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\padstacks/padstack3 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\padstacks/padstack3_i3 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\padstacks/padstack4 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\padstacks/padstack4_i3 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\padstacks/padstack4_s3 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\padstacks/padstack5 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\padstacks/padstack5_i3 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\padstacks/padstack5_s3 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\padstacks/padstack6_i3 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\padstacks/padstack6_s3 
           P:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\padstacks/padstackm 


------ Summary Statistics ------


netrev run on Mar 23 17:09:08 2020
   DESIGN NAME : 'PC065A_TOPLEVEL'
   PACKAGING ON 23-Mar-2020 AT 17:08:51

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   DIRECTORIES  <none>
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   LIBRARIES  'uob_hep_pc065a_lib' 'bris_cds_analogue' 'bris_cds_connectors'
              'bris_cds_discrete' 'bris_cds_logic' 'bris_cds_memory'
              'bris_cds_pld' 'bris_cds_special' 'bris_cds_standard'
              'bris_cds_switches' 'cn74lv' 'cn74tiac' 'cn75als' 'cncmos'
              'cnconnector' 'cndiscrete' 'cnpassive' 'cnpld' 'cnpower'
              'cnspecial' 'cnstandard' 'cnvlsi' 'standard' 'cnmech'
              'cninterface' 'cnlinear'
   MASTER_LIBRARIES  <none>
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:05:39
elapsed time  0:00:01

