// Seed: 2408844122
module module_0 (
    input id_0,
    input logic id_1
    , id_2
);
  specify
    (id_3 => id_4) = (id_2, {1{id_3}});
    (id_5 => id_6) = (id_0, 1'd0 == id_0);
    (id_7 => id_8) = (id_5  : id_4  : 1);
    (id_9 => id_10) = 1;
    specparam id_11 = 1;
    if (id_6 != 1) (negedge id_12 => (id_13 +: id_0 * 1 + id_10)) = (id_11, 1  : 1  : 1);
    specparam id_14 = 1;
  endspecify
endmodule
module module_1 (
    output id_0,
    input logic id_1,
    output logic id_2,
    input logic id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6,
    input logic id_7,
    output id_8,
    input logic id_9,
    input logic id_10,
    input id_11 id_25,
    output logic id_12,
    input id_13,
    input id_14,
    input logic id_15,
    input logic id_16,
    output id_17,
    input logic id_18,
    input id_19,
    output logic id_20,
    input logic id_21,
    input id_22,
    output id_23,
    output logic id_24
);
  logic id_26 = 1;
endmodule
