INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/Desine/FiberSurfaceCommBoard_top/FiberSurfaceCommBoard_top.srcs/sources_1/new/DlChannelDataControl_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DlChannelDataControl_s
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wrEncContinue' is not allowed [D:/Vivado project/Desine/FiberSurfaceCommBoard_top/FiberSurfaceCommBoard_top.srcs/sources_1/new/DlChannelDataControl_s.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/Desine/FiberSurfaceCommBoard_top/FiberSurfaceCommBoard_top.srcs/sources_1/new/DlRAMRdControl_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DlRAMRdControl_s
WARNING: [VRFC 10-3380] identifier 's3_hold' is used before its declaration [D:/Vivado project/Desine/FiberSurfaceCommBoard_top/FiberSurfaceCommBoard_top.srcs/sources_1/new/DlRAMRdControl_s.v:98]
WARNING: [VRFC 10-3380] identifier 's3_hold' is used before its declaration [D:/Vivado project/Desine/FiberSurfaceCommBoard_top/FiberSurfaceCommBoard_top.srcs/sources_1/new/DlRAMRdControl_s.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/Desine/FiberSurfaceCommBoard_top/FiberSurfaceCommBoard_top.srcs/sources_1/new/DlRAMWrControl_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DlRAMWrControl_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/Desine/FiberSurfaceCommBoard_top/FiberSurfaceCommBoard_top.srcs/sources_1/new/DualPortRAM_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DlDualPortRAM_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/Desine/FiberSurfaceCommBoard_top/FiberSurfaceCommBoard_top.srcs/sources_1/new/McBSPDriver_16bTo8b_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module McBSPDriver_16bTo8b_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/Desine/FiberSurfaceCommBoard_top/FiberSurfaceCommBoard_top.srcs/sources_1/new/encode_8bTo10b_new_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_8bTo10b_new_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/Desine/FiberSurfaceCommBoard_top/FiberSurfaceCommBoard_top.srcs/sim_1/new/DlChannelDataControl_s_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DlChannelDataControl_s_tb
