#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x62c0a1c94510 .scope module, "tb_spi_master" "tb_spi_master" 2 3;
 .timescale -9 -12;
v0x62c0a1d03410_0 .var "bit_cnt", 5 0;
v0x62c0a1d03510_0 .var "clk_spi", 0 0;
v0x62c0a1d035d0_0 .net "cs_n", 0 0, v0x62c0a1d01f40_0;  1 drivers
v0x62c0a1d03670_0 .net "data_out", 31 0, v0x62c0a1d020e0_0;  1 drivers
v0x62c0a1d03710_0 .net "data_valid", 0 0, v0x62c0a1d022a0_0;  1 drivers
v0x62c0a1d037b0_0 .var "enable", 0 0;
v0x62c0a1d03850_0 .var "miso", 0 0;
v0x62c0a1d03920_0 .net "mosi", 0 0, v0x62c0a1d029a0_0;  1 drivers
v0x62c0a1d039f0_0 .var "rst_n", 0 0;
v0x62c0a1d03ac0_0 .net "sclk", 0 0, L_0x62c0a1d03c90;  1 drivers
v0x62c0a1d03b90_0 .var "slave_data", 31 0;
E_0x62c0a1cd75c0 .event posedge, v0x62c0a1d022a0_0;
E_0x62c0a1cda010 .event posedge, v0x62c0a1d02b20_0;
E_0x62c0a1cd9ca0 .event negedge, v0x62c0a1d01f40_0;
S_0x62c0a1c946a0 .scope module, "u_dut" "spi_master_rhs2116" 2 22, 3 19 0, S_0x62c0a1c94510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_spi";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "cs_n";
    .port_info 4 /OUTPUT 1 "sclk";
    .port_info 5 /OUTPUT 1 "mosi";
    .port_info 6 /INPUT 1 "miso";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 1 "data_valid";
P_0x62c0a1cd2730 .param/l "CMD_CONVERT" 1 3 38, C4<00>;
P_0x62c0a1cd2770 .param/l "CMD_PADDING" 1 3 39, C4<0000000000000000>;
P_0x62c0a1cd27b0 .param/l "DISCARD_FRAMES" 1 3 41, C4<00000010>;
P_0x62c0a1cd27f0 .param/l "DONE" 1 3 97, C4<100>;
P_0x62c0a1cd2830 .param/l "GAP" 1 3 96, C4<011>;
P_0x62c0a1cd2870 .param/l "GAP_CYCLES" 1 3 40, C4<001111>;
P_0x62c0a1cd28b0 .param/l "IDLE" 1 3 93, C4<000>;
P_0x62c0a1cd28f0 .param/l "LOAD" 1 3 94, C4<001>;
P_0x62c0a1cd2930 .param/l "SCLK_DIV_MAX" 1 3 42, C4<11>;
P_0x62c0a1cd2970 .param/l "SCLK_FALLING_EDGE" 1 3 44, C4<11>;
P_0x62c0a1cd29b0 .param/l "SCLK_RISING_EDGE" 1 3 43, C4<01>;
P_0x62c0a1cd29f0 .param/l "XFER" 1 3 95, C4<010>;
L_0x62c0a1cc23b0 .functor BUFZ 1, v0x62c0a1d025a0_0, C4<0>, C4<0>, C4<0>;
L_0x7851babb70a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62c0a1cc2550_0 .net/2u *"_ivl_12", 1 0, L_0x7851babb70a8;  1 drivers
L_0x7851babb70f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x62c0a1cc2620_0 .net/2u *"_ivl_14", 0 0, L_0x7851babb70f0;  1 drivers
L_0x7851babb7138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x62c0a1d014b0_0 .net/2u *"_ivl_16", 0 0, L_0x7851babb7138;  1 drivers
L_0x7851babb7180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x62c0a1d01570_0 .net/2u *"_ivl_18", 0 0, L_0x7851babb7180;  1 drivers
L_0x7851babb71c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x62c0a1d01650_0 .net/2u *"_ivl_20", 0 0, L_0x7851babb71c8;  1 drivers
L_0x7851babb7210 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x62c0a1d01780_0 .net/2u *"_ivl_22", 3 0, L_0x7851babb7210;  1 drivers
L_0x7851babb7258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62c0a1d01860_0 .net/2u *"_ivl_24", 15 0, L_0x7851babb7258;  1 drivers
v0x62c0a1d01940_0 .net *"_ivl_26", 29 0, L_0x62c0a1d14140;  1 drivers
L_0x7851babb72a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62c0a1d01a20_0 .net *"_ivl_31", 1 0, L_0x7851babb72a0;  1 drivers
L_0x7851babb7018 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x62c0a1d01b00_0 .net/2u *"_ivl_4", 1 0, L_0x7851babb7018;  1 drivers
L_0x7851babb7060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x62c0a1d01be0_0 .net/2u *"_ivl_8", 1 0, L_0x7851babb7060;  1 drivers
v0x62c0a1d01cc0_0 .var "bit_cnt", 5 0;
v0x62c0a1d01da0_0 .net "clk_spi", 0 0, v0x62c0a1d03510_0;  1 drivers
v0x62c0a1d01e60_0 .net "convert_cmd", 31 0, L_0x62c0a1d14470;  1 drivers
v0x62c0a1d01f40_0 .var "cs_n", 0 0;
v0x62c0a1d02000_0 .var "curr_chan", 3 0;
v0x62c0a1d020e0_0 .var "data_out", 31 0;
v0x62c0a1d021c0_0 .var "data_out_reg", 31 0;
v0x62c0a1d022a0_0 .var "data_valid", 0 0;
v0x62c0a1d02360_0 .var "data_valid_reg", 0 0;
v0x62c0a1d02420_0 .net "enable", 0 0, v0x62c0a1d037b0_0;  1 drivers
v0x62c0a1d024e0_0 .var "enable_spi1", 0 0;
v0x62c0a1d025a0_0 .var "enable_spi2", 0 0;
v0x62c0a1d02660_0 .net "enable_sync", 0 0, L_0x62c0a1cc23b0;  1 drivers
v0x62c0a1d02720_0 .var "frame_cnt", 7 0;
v0x62c0a1d02800_0 .var "gap_cnt", 5 0;
v0x62c0a1d028e0_0 .net "miso", 0 0, v0x62c0a1d03850_0;  1 drivers
v0x62c0a1d029a0_0 .var "mosi", 0 0;
v0x62c0a1d02a60_0 .net "rst_n", 0 0, v0x62c0a1d039f0_0;  1 drivers
v0x62c0a1d02b20_0 .net "sclk", 0 0, L_0x62c0a1d03c90;  alias, 1 drivers
v0x62c0a1d02be0_0 .var "sclk_cnt", 1 0;
v0x62c0a1d02cc0_0 .net "sclk_falling", 0 0, L_0x62c0a1d03d60;  1 drivers
v0x62c0a1d02d80_0 .net "sclk_rising", 0 0, L_0x62c0a1d03ed0;  1 drivers
v0x62c0a1d03050_0 .var "shifter_rx", 31 0;
v0x62c0a1d03130_0 .var "shifter_tx", 31 0;
v0x62c0a1d03210_0 .var "state", 2 0;
E_0x62c0a1cd8b70/0 .event negedge, v0x62c0a1d02a60_0;
E_0x62c0a1cd8b70/1 .event posedge, v0x62c0a1d01da0_0;
E_0x62c0a1cd8b70 .event/or E_0x62c0a1cd8b70/0, E_0x62c0a1cd8b70/1;
E_0x62c0a1cb81d0 .event posedge, v0x62c0a1d01da0_0;
L_0x62c0a1d03c90 .part v0x62c0a1d02be0_0, 1, 1;
L_0x62c0a1d03d60 .cmp/eq 2, v0x62c0a1d02be0_0, L_0x7851babb7018;
L_0x62c0a1d03ed0 .cmp/eq 2, v0x62c0a1d02be0_0, L_0x7851babb7060;
LS_0x62c0a1d14140_0_0 .concat [ 16 4 4 1], L_0x7851babb7258, v0x62c0a1d02000_0, L_0x7851babb7210, L_0x7851babb71c8;
LS_0x62c0a1d14140_0_4 .concat [ 1 1 1 2], L_0x7851babb7180, L_0x7851babb7138, L_0x7851babb70f0, L_0x7851babb70a8;
L_0x62c0a1d14140 .concat [ 25 5 0 0], LS_0x62c0a1d14140_0_0, LS_0x62c0a1d14140_0_4;
L_0x62c0a1d14470 .concat [ 30 2 0 0], L_0x62c0a1d14140, L_0x7851babb72a0;
    .scope S_0x62c0a1c946a0;
T_0 ;
    %wait E_0x62c0a1cb81d0;
    %load/vec4 v0x62c0a1d02420_0;
    %assign/vec4 v0x62c0a1d024e0_0, 0;
    %load/vec4 v0x62c0a1d024e0_0;
    %assign/vec4 v0x62c0a1d025a0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x62c0a1c946a0;
T_1 ;
    %wait E_0x62c0a1cd8b70;
    %load/vec4 v0x62c0a1d02a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x62c0a1d02be0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x62c0a1d02be0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x62c0a1d02be0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x62c0a1c946a0;
T_2 ;
    %wait E_0x62c0a1cd8b70;
    %load/vec4 v0x62c0a1d02a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x62c0a1d03210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62c0a1d01f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62c0a1d029a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x62c0a1d01cc0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x62c0a1d02800_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x62c0a1d02000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62c0a1d02720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62c0a1d03130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62c0a1d03050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62c0a1d021c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62c0a1d02360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62c0a1d020e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62c0a1d022a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62c0a1d02360_0, 0;
    %load/vec4 v0x62c0a1d03210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x62c0a1d03210_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62c0a1d01f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62c0a1d029a0_0, 0;
    %load/vec4 v0x62c0a1d02660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x62c0a1d03210_0, 0;
T_2.8 ;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62c0a1d01f40_0, 0;
    %load/vec4 v0x62c0a1d01e60_0;
    %assign/vec4 v0x62c0a1d03130_0, 0;
    %load/vec4 v0x62c0a1d01e60_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x62c0a1d029a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x62c0a1d01cc0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x62c0a1d03210_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62c0a1d01f40_0, 0;
    %load/vec4 v0x62c0a1d02cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x62c0a1d03050_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x62c0a1d028e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x62c0a1d03050_0, 0;
    %load/vec4 v0x62c0a1d01cc0_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0x62c0a1d03050_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x62c0a1d028e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x62c0a1d021c0_0, 0;
    %load/vec4 v0x62c0a1d02720_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x62c0a1d02720_0, 0;
    %load/vec4 v0x62c0a1d02720_0;
    %cmpi/u 2, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.14, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62c0a1d02360_0, 0;
T_2.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x62c0a1d03210_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x62c0a1d01cc0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x62c0a1d01cc0_0, 0;
T_2.13 ;
T_2.10 ;
    %load/vec4 v0x62c0a1d02d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.18, 9;
    %load/vec4 v0x62c0a1d01cc0_0;
    %cmpi/u 31, 0, 6;
    %flag_get/vec4 5;
    %and;
T_2.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %load/vec4 v0x62c0a1d03130_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x62c0a1d029a0_0, 0;
    %load/vec4 v0x62c0a1d03130_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x62c0a1d03130_0, 0;
T_2.16 ;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62c0a1d01f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62c0a1d029a0_0, 0;
    %load/vec4 v0x62c0a1d02800_0;
    %cmpi/u 15, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.19, 5;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x62c0a1d02800_0, 0;
    %load/vec4 v0x62c0a1d02000_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x62c0a1d02000_0, 0;
    %load/vec4 v0x62c0a1d02660_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.21, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_2.22, 8;
T_2.21 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_2.22, 8;
 ; End of false expr.
    %blend;
T_2.22;
    %assign/vec4 v0x62c0a1d03210_0, 0;
    %jmp T_2.20;
T_2.19 ;
    %load/vec4 v0x62c0a1d02800_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x62c0a1d02800_0, 0;
T_2.20 ;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %load/vec4 v0x62c0a1d021c0_0;
    %assign/vec4 v0x62c0a1d020e0_0, 0;
    %load/vec4 v0x62c0a1d02360_0;
    %assign/vec4 v0x62c0a1d022a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x62c0a1c94510;
T_3 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x62c0a1d03b90_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x62c0a1c94510;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62c0a1d03510_0, 0, 1;
T_4.0 ;
    %delay 7813, 0;
    %load/vec4 v0x62c0a1d03510_0;
    %inv;
    %store/vec4 v0x62c0a1d03510_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x62c0a1c94510;
T_5 ;
    %wait E_0x62c0a1cd9ca0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x62c0a1d03410_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x62c0a1c94510;
T_6 ;
    %wait E_0x62c0a1cda010;
    %load/vec4 v0x62c0a1d035d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x62c0a1d03b90_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x62c0a1d03410_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x62c0a1d03850_0, 0;
    %load/vec4 v0x62c0a1d03410_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x62c0a1d03410_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x62c0a1c94510;
T_7 ;
    %vpi_call 2 50 "$dumpfile", "tb_spi_master.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x62c0a1c94510 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62c0a1d039f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62c0a1d037b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62c0a1d03850_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62c0a1d039f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62c0a1d037b0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x62c0a1cd75c0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %vpi_call 2 65 "$display", "Received data: %h", v0x62c0a1d03670_0 {0 0 0};
    %load/vec4 v0x62c0a1d03670_0;
    %cmpi/e 3735928559, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call 2 67 "$display", "SPI Test PASSED" {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call 2 69 "$display", "SPI Test FAILED" {0 0 0};
T_7.3 ;
    %delay 1000000, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_spi_master.v";
    "../spi_master_rhs2116.v";
