INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jason/Documents/Vivado/Verilog/Lab03/Lab03.srcs/sources_1/new/xc3_bcd_case.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xs3_bcd_case
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jason/Documents/Vivado/Verilog/Lab03/Lab03.srcs/sources_1/new/xs3_bcd_cond.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xs3_bcd_cond
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jason/Documents/Vivado/Verilog/Lab03/Lab03.srcs/sources_1/new/xs3_bcd_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xs3_bcd_TB
