-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity a0_cal_gemm is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    A_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    A_empty_n : IN STD_LOGIC;
    A_read : OUT STD_LOGIC;
    B_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    B_empty_n : IN STD_LOGIC;
    B_read : OUT STD_LOGIC;
    C_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    C_full_n : IN STD_LOGIC;
    C_write : OUT STD_LOGIC );
end;


architecture behav of a0_cal_gemm is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "a0_cal_gemm,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.268000,HLS_SYN_LAT=34375,HLS_SYN_TPT=none,HLS_SYN_MEM=98,HLS_SYN_DSP=160,HLS_SYN_FF=18039,HLS_SYN_LUT=28506,HLS_VERSION=2018_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal la_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_0_ce0 : STD_LOGIC;
    signal la_0_we0 : STD_LOGIC;
    signal la_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_1_ce0 : STD_LOGIC;
    signal la_1_we0 : STD_LOGIC;
    signal la_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_2_ce0 : STD_LOGIC;
    signal la_2_we0 : STD_LOGIC;
    signal la_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_3_ce0 : STD_LOGIC;
    signal la_3_we0 : STD_LOGIC;
    signal la_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_4_ce0 : STD_LOGIC;
    signal la_4_we0 : STD_LOGIC;
    signal la_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_5_ce0 : STD_LOGIC;
    signal la_5_we0 : STD_LOGIC;
    signal la_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_6_ce0 : STD_LOGIC;
    signal la_6_we0 : STD_LOGIC;
    signal la_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_7_ce0 : STD_LOGIC;
    signal la_7_we0 : STD_LOGIC;
    signal la_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_8_ce0 : STD_LOGIC;
    signal la_8_we0 : STD_LOGIC;
    signal la_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_9_ce0 : STD_LOGIC;
    signal la_9_we0 : STD_LOGIC;
    signal la_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_10_ce0 : STD_LOGIC;
    signal la_10_we0 : STD_LOGIC;
    signal la_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_11_ce0 : STD_LOGIC;
    signal la_11_we0 : STD_LOGIC;
    signal la_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_12_ce0 : STD_LOGIC;
    signal la_12_we0 : STD_LOGIC;
    signal la_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_13_ce0 : STD_LOGIC;
    signal la_13_we0 : STD_LOGIC;
    signal la_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_14_ce0 : STD_LOGIC;
    signal la_14_we0 : STD_LOGIC;
    signal la_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_15_ce0 : STD_LOGIC;
    signal la_15_we0 : STD_LOGIC;
    signal la_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_16_ce0 : STD_LOGIC;
    signal la_16_we0 : STD_LOGIC;
    signal la_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_17_ce0 : STD_LOGIC;
    signal la_17_we0 : STD_LOGIC;
    signal la_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_18_ce0 : STD_LOGIC;
    signal la_18_we0 : STD_LOGIC;
    signal la_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_19_ce0 : STD_LOGIC;
    signal la_19_we0 : STD_LOGIC;
    signal la_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_20_ce0 : STD_LOGIC;
    signal la_20_we0 : STD_LOGIC;
    signal la_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_21_ce0 : STD_LOGIC;
    signal la_21_we0 : STD_LOGIC;
    signal la_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_22_ce0 : STD_LOGIC;
    signal la_22_we0 : STD_LOGIC;
    signal la_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_23_ce0 : STD_LOGIC;
    signal la_23_we0 : STD_LOGIC;
    signal la_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_24_ce0 : STD_LOGIC;
    signal la_24_we0 : STD_LOGIC;
    signal la_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_25_ce0 : STD_LOGIC;
    signal la_25_we0 : STD_LOGIC;
    signal la_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_26_ce0 : STD_LOGIC;
    signal la_26_we0 : STD_LOGIC;
    signal la_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_27_ce0 : STD_LOGIC;
    signal la_27_we0 : STD_LOGIC;
    signal la_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_28_ce0 : STD_LOGIC;
    signal la_28_we0 : STD_LOGIC;
    signal la_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_29_ce0 : STD_LOGIC;
    signal la_29_we0 : STD_LOGIC;
    signal la_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_30_ce0 : STD_LOGIC;
    signal la_30_we0 : STD_LOGIC;
    signal la_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal la_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal la_31_ce0 : STD_LOGIC;
    signal la_31_we0 : STD_LOGIC;
    signal la_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_0_ce0 : STD_LOGIC;
    signal lout_0_we0 : STD_LOGIC;
    signal lout_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_0_ce1 : STD_LOGIC;
    signal lout_0_we1 : STD_LOGIC;
    signal lout_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_1_ce0 : STD_LOGIC;
    signal lout_1_we0 : STD_LOGIC;
    signal lout_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_1_ce1 : STD_LOGIC;
    signal lout_1_we1 : STD_LOGIC;
    signal lout_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_2_ce0 : STD_LOGIC;
    signal lout_2_we0 : STD_LOGIC;
    signal lout_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_2_ce1 : STD_LOGIC;
    signal lout_2_we1 : STD_LOGIC;
    signal lout_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_3_ce0 : STD_LOGIC;
    signal lout_3_we0 : STD_LOGIC;
    signal lout_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_3_ce1 : STD_LOGIC;
    signal lout_3_we1 : STD_LOGIC;
    signal lout_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_4_ce0 : STD_LOGIC;
    signal lout_4_we0 : STD_LOGIC;
    signal lout_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_4_ce1 : STD_LOGIC;
    signal lout_4_we1 : STD_LOGIC;
    signal lout_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_5_ce0 : STD_LOGIC;
    signal lout_5_we0 : STD_LOGIC;
    signal lout_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_5_ce1 : STD_LOGIC;
    signal lout_5_we1 : STD_LOGIC;
    signal lout_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_6_ce0 : STD_LOGIC;
    signal lout_6_we0 : STD_LOGIC;
    signal lout_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_6_ce1 : STD_LOGIC;
    signal lout_6_we1 : STD_LOGIC;
    signal lout_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_7_ce0 : STD_LOGIC;
    signal lout_7_we0 : STD_LOGIC;
    signal lout_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_7_ce1 : STD_LOGIC;
    signal lout_7_we1 : STD_LOGIC;
    signal lout_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_8_ce0 : STD_LOGIC;
    signal lout_8_we0 : STD_LOGIC;
    signal lout_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_8_ce1 : STD_LOGIC;
    signal lout_8_we1 : STD_LOGIC;
    signal lout_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_9_ce0 : STD_LOGIC;
    signal lout_9_we0 : STD_LOGIC;
    signal lout_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_9_ce1 : STD_LOGIC;
    signal lout_9_we1 : STD_LOGIC;
    signal lout_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_10_ce0 : STD_LOGIC;
    signal lout_10_we0 : STD_LOGIC;
    signal lout_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_10_ce1 : STD_LOGIC;
    signal lout_10_we1 : STD_LOGIC;
    signal lout_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_11_ce0 : STD_LOGIC;
    signal lout_11_we0 : STD_LOGIC;
    signal lout_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_11_ce1 : STD_LOGIC;
    signal lout_11_we1 : STD_LOGIC;
    signal lout_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_12_ce0 : STD_LOGIC;
    signal lout_12_we0 : STD_LOGIC;
    signal lout_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_12_ce1 : STD_LOGIC;
    signal lout_12_we1 : STD_LOGIC;
    signal lout_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_13_ce0 : STD_LOGIC;
    signal lout_13_we0 : STD_LOGIC;
    signal lout_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_13_ce1 : STD_LOGIC;
    signal lout_13_we1 : STD_LOGIC;
    signal lout_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_14_ce0 : STD_LOGIC;
    signal lout_14_we0 : STD_LOGIC;
    signal lout_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_14_ce1 : STD_LOGIC;
    signal lout_14_we1 : STD_LOGIC;
    signal lout_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_15_ce0 : STD_LOGIC;
    signal lout_15_we0 : STD_LOGIC;
    signal lout_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_15_ce1 : STD_LOGIC;
    signal lout_15_we1 : STD_LOGIC;
    signal lout_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_16_ce0 : STD_LOGIC;
    signal lout_16_we0 : STD_LOGIC;
    signal lout_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_16_ce1 : STD_LOGIC;
    signal lout_16_we1 : STD_LOGIC;
    signal lout_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_17_ce0 : STD_LOGIC;
    signal lout_17_we0 : STD_LOGIC;
    signal lout_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_17_ce1 : STD_LOGIC;
    signal lout_17_we1 : STD_LOGIC;
    signal lout_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_18_ce0 : STD_LOGIC;
    signal lout_18_we0 : STD_LOGIC;
    signal lout_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_18_ce1 : STD_LOGIC;
    signal lout_18_we1 : STD_LOGIC;
    signal lout_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_19_ce0 : STD_LOGIC;
    signal lout_19_we0 : STD_LOGIC;
    signal lout_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_19_ce1 : STD_LOGIC;
    signal lout_19_we1 : STD_LOGIC;
    signal lout_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_20_ce0 : STD_LOGIC;
    signal lout_20_we0 : STD_LOGIC;
    signal lout_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_20_ce1 : STD_LOGIC;
    signal lout_20_we1 : STD_LOGIC;
    signal lout_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_21_ce0 : STD_LOGIC;
    signal lout_21_we0 : STD_LOGIC;
    signal lout_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_21_ce1 : STD_LOGIC;
    signal lout_21_we1 : STD_LOGIC;
    signal lout_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_22_ce0 : STD_LOGIC;
    signal lout_22_we0 : STD_LOGIC;
    signal lout_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_22_ce1 : STD_LOGIC;
    signal lout_22_we1 : STD_LOGIC;
    signal lout_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_23_ce0 : STD_LOGIC;
    signal lout_23_we0 : STD_LOGIC;
    signal lout_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_23_ce1 : STD_LOGIC;
    signal lout_23_we1 : STD_LOGIC;
    signal lout_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_24_ce0 : STD_LOGIC;
    signal lout_24_we0 : STD_LOGIC;
    signal lout_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_24_ce1 : STD_LOGIC;
    signal lout_24_we1 : STD_LOGIC;
    signal lout_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_25_ce0 : STD_LOGIC;
    signal lout_25_we0 : STD_LOGIC;
    signal lout_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_25_ce1 : STD_LOGIC;
    signal lout_25_we1 : STD_LOGIC;
    signal lout_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_26_ce0 : STD_LOGIC;
    signal lout_26_we0 : STD_LOGIC;
    signal lout_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_26_ce1 : STD_LOGIC;
    signal lout_26_we1 : STD_LOGIC;
    signal lout_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_27_ce0 : STD_LOGIC;
    signal lout_27_we0 : STD_LOGIC;
    signal lout_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_27_ce1 : STD_LOGIC;
    signal lout_27_we1 : STD_LOGIC;
    signal lout_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_28_ce0 : STD_LOGIC;
    signal lout_28_we0 : STD_LOGIC;
    signal lout_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_28_ce1 : STD_LOGIC;
    signal lout_28_we1 : STD_LOGIC;
    signal lout_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_29_ce0 : STD_LOGIC;
    signal lout_29_we0 : STD_LOGIC;
    signal lout_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_29_ce1 : STD_LOGIC;
    signal lout_29_we1 : STD_LOGIC;
    signal lout_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_30_ce0 : STD_LOGIC;
    signal lout_30_we0 : STD_LOGIC;
    signal lout_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_30_ce1 : STD_LOGIC;
    signal lout_30_we1 : STD_LOGIC;
    signal lout_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lout_31_ce0 : STD_LOGIC;
    signal lout_31_we0 : STD_LOGIC;
    signal lout_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lout_31_ce1 : STD_LOGIC;
    signal lout_31_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_0_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_0_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_0_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_0_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_1_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_1_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_1_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_1_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_2_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_2_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_2_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_2_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_3_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_3_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_3_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_3_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_4_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_4_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_4_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_4_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_5_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_5_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_5_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_5_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_6_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_6_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_6_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_6_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_6_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_7_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_7_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_7_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_7_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_7_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_8_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_8_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_8_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_8_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_8_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_9_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_9_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_9_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_9_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_9_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_10_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_10_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_10_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_10_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_10_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_11_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_11_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_11_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_11_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_11_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_12_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_12_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_12_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_12_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_12_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_13_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_13_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_13_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_13_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_13_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_14_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_14_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_14_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_14_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_14_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_15_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_15_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_15_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_15_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_15_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_16_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_16_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_16_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_16_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_16_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_16_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_17_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_17_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_17_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_17_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_17_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_17_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_18_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_18_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_18_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_18_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_18_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_18_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_19_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_19_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_19_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_19_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_19_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_19_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_20_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_20_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_20_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_20_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_20_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_20_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_21_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_21_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_21_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_21_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_21_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_21_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_22_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_22_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_22_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_22_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_22_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_22_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_23_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_23_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_23_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_23_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_23_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_23_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_24_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_24_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_24_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_24_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_24_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_24_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_25_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_25_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_25_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_25_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_25_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_25_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_26_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_26_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_26_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_26_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_26_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_26_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_27_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_27_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_27_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_27_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_27_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_27_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_28_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_28_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_28_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_28_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_28_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_28_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_29_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_29_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_29_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_29_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_29_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_29_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_30_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_30_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_30_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_30_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_30_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_30_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_31_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_31_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_31_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_la_31_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_la_31_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_la_31_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_B_read : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_0_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_0_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_0_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_0_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_1_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_1_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_1_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_1_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_2_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_2_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_2_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_2_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_3_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_3_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_3_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_3_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_4_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_4_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_4_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_4_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_5_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_5_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_5_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_5_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_6_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_6_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_6_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_6_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_6_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_7_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_7_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_7_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_7_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_7_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_8_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_8_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_8_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_8_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_8_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_9_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_9_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_9_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_9_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_9_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_10_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_10_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_10_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_10_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_10_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_11_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_11_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_11_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_11_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_11_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_12_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_12_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_12_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_12_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_12_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_13_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_13_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_13_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_13_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_13_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_14_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_14_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_14_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_14_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_14_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_15_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_15_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_15_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_15_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_15_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_16_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_16_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_16_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_16_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_16_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_16_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_17_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_17_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_17_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_17_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_17_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_17_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_18_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_18_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_18_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_18_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_18_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_18_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_19_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_19_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_19_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_19_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_19_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_19_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_20_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_20_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_20_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_20_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_20_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_20_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_21_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_21_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_21_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_21_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_21_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_21_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_22_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_22_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_22_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_22_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_22_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_22_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_23_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_23_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_23_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_23_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_23_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_23_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_24_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_24_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_24_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_24_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_24_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_24_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_25_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_25_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_25_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_25_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_25_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_25_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_26_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_26_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_26_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_26_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_26_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_26_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_27_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_27_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_27_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_27_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_27_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_27_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_28_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_28_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_28_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_28_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_28_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_28_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_29_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_29_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_29_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_29_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_29_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_29_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_30_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_30_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_30_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_30_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_30_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_30_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_31_ce0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_31_we0 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_31_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_stream_cal_fu_288_lout_31_ce1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_lout_31_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_stream_cal_fu_288_lout_31_we1 : STD_LOGIC;
    signal grp_stream_cal_fu_288_ap_done : STD_LOGIC;
    signal grp_stream_cal_fu_288_ap_start : STD_LOGIC;
    signal grp_stream_cal_fu_288_ap_ready : STD_LOGIC;
    signal grp_stream_cal_fu_288_ap_idle : STD_LOGIC;
    signal grp_stream_cal_fu_288_ap_continue : STD_LOGIC;
    signal grp_write_out_fu_358_ap_start : STD_LOGIC;
    signal grp_write_out_fu_358_ap_done : STD_LOGIC;
    signal grp_write_out_fu_358_ap_idle : STD_LOGIC;
    signal grp_write_out_fu_358_ap_ready : STD_LOGIC;
    signal grp_write_out_fu_358_lout_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_0_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_1_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_2_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_3_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_4_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_5_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_6_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_7_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_8_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_9_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_10_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_11_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_12_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_13_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_14_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_15_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_16_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_17_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_18_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_19_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_20_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_21_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_22_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_23_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_24_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_25_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_26_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_27_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_28_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_29_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_30_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_lout_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_write_out_fu_358_lout_31_ce0 : STD_LOGIC;
    signal grp_write_out_fu_358_C_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_write_out_fu_358_C_write : STD_LOGIC;
    signal grp_cal_initial_fu_396_A_read : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_0_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_0_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_0_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_0_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_1_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_1_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_1_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_1_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_2_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_2_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_2_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_2_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_3_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_3_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_3_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_3_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_4_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_4_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_4_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_4_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_5_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_5_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_5_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_5_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_6_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_6_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_6_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_6_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_6_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_7_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_7_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_7_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_7_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_7_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_8_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_8_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_8_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_8_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_8_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_9_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_9_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_9_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_9_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_9_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_10_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_10_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_10_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_10_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_10_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_11_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_11_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_11_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_11_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_11_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_12_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_12_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_12_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_12_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_12_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_13_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_13_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_13_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_13_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_13_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_14_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_14_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_14_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_14_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_14_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_15_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_15_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_15_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_15_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_15_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_16_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_16_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_16_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_16_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_16_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_16_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_17_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_17_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_17_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_17_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_17_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_17_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_18_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_18_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_18_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_18_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_18_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_18_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_19_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_19_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_19_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_19_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_19_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_19_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_20_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_20_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_20_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_20_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_20_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_20_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_21_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_21_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_21_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_21_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_21_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_21_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_22_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_22_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_22_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_22_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_22_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_22_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_23_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_23_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_23_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_23_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_23_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_23_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_24_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_24_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_24_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_24_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_24_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_24_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_25_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_25_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_25_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_25_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_25_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_25_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_26_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_26_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_26_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_26_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_26_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_26_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_27_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_27_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_27_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_27_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_27_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_27_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_28_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_28_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_28_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_28_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_28_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_28_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_29_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_29_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_29_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_29_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_29_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_29_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_30_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_30_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_30_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_30_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_30_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_30_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_31_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_31_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_31_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_la_31_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_la_31_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_la_31_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_0_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_0_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_0_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_0_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_1_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_1_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_1_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_1_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_2_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_2_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_2_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_2_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_3_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_3_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_3_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_3_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_4_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_4_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_4_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_4_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_5_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_5_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_5_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_5_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_6_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_6_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_6_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_6_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_6_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_7_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_7_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_7_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_7_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_7_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_8_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_8_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_8_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_8_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_8_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_9_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_9_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_9_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_9_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_9_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_10_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_10_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_10_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_10_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_10_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_11_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_11_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_11_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_11_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_11_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_12_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_12_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_12_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_12_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_12_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_13_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_13_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_13_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_13_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_13_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_14_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_14_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_14_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_14_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_14_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_15_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_15_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_15_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_15_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_15_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_16_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_16_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_16_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_16_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_16_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_16_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_17_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_17_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_17_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_17_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_17_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_17_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_18_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_18_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_18_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_18_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_18_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_18_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_19_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_19_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_19_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_19_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_19_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_19_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_20_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_20_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_20_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_20_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_20_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_20_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_21_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_21_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_21_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_21_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_21_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_21_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_22_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_22_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_22_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_22_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_22_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_22_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_23_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_23_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_23_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_23_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_23_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_23_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_24_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_24_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_24_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_24_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_24_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_24_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_25_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_25_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_25_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_25_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_25_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_25_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_26_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_26_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_26_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_26_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_26_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_26_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_27_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_27_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_27_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_27_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_27_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_27_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_28_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_28_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_28_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_28_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_28_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_28_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_29_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_29_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_29_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_29_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_29_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_29_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_30_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_30_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_30_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_30_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_30_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_30_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_31_ce0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_31_we0 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_31_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cal_initial_fu_396_lout_31_ce1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_lout_31_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cal_initial_fu_396_lout_31_we1 : STD_LOGIC;
    signal grp_cal_initial_fu_396_ap_start : STD_LOGIC;
    signal grp_cal_initial_fu_396_ap_done : STD_LOGIC;
    signal grp_cal_initial_fu_396_ap_ready : STD_LOGIC;
    signal grp_cal_initial_fu_396_ap_idle : STD_LOGIC;
    signal grp_cal_initial_fu_396_ap_continue : STD_LOGIC;
    signal grp_stream_cal_fu_288_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_sync_grp_stream_cal_fu_288_ap_ready : STD_LOGIC;
    signal ap_sync_grp_stream_cal_fu_288_ap_done : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_stream_cal_fu_288_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_stream_cal_fu_288_ap_done : STD_LOGIC := '0';
    signal grp_write_out_fu_358_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_cal_initial_fu_396_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_sync_grp_cal_initial_fu_396_ap_ready : STD_LOGIC;
    signal ap_sync_grp_cal_initial_fu_396_ap_done : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_cal_initial_fu_396_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_cal_initial_fu_396_ap_done : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);

    component a0_stream_cal IS
    port (
        la_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_0_ce0 : OUT STD_LOGIC;
        la_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_0_we0 : OUT STD_LOGIC;
        la_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_0_ce1 : OUT STD_LOGIC;
        la_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_0_we1 : OUT STD_LOGIC;
        la_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_1_ce0 : OUT STD_LOGIC;
        la_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_1_we0 : OUT STD_LOGIC;
        la_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_1_ce1 : OUT STD_LOGIC;
        la_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_1_we1 : OUT STD_LOGIC;
        la_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_2_ce0 : OUT STD_LOGIC;
        la_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_2_we0 : OUT STD_LOGIC;
        la_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_2_ce1 : OUT STD_LOGIC;
        la_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_2_we1 : OUT STD_LOGIC;
        la_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_3_ce0 : OUT STD_LOGIC;
        la_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_3_we0 : OUT STD_LOGIC;
        la_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_3_ce1 : OUT STD_LOGIC;
        la_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_3_we1 : OUT STD_LOGIC;
        la_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_4_ce0 : OUT STD_LOGIC;
        la_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_4_we0 : OUT STD_LOGIC;
        la_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_4_ce1 : OUT STD_LOGIC;
        la_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_4_we1 : OUT STD_LOGIC;
        la_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_5_ce0 : OUT STD_LOGIC;
        la_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_5_we0 : OUT STD_LOGIC;
        la_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_5_ce1 : OUT STD_LOGIC;
        la_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_5_we1 : OUT STD_LOGIC;
        la_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_6_ce0 : OUT STD_LOGIC;
        la_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_6_we0 : OUT STD_LOGIC;
        la_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_6_ce1 : OUT STD_LOGIC;
        la_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_6_we1 : OUT STD_LOGIC;
        la_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_7_ce0 : OUT STD_LOGIC;
        la_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_7_we0 : OUT STD_LOGIC;
        la_7_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_7_ce1 : OUT STD_LOGIC;
        la_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_7_we1 : OUT STD_LOGIC;
        la_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_8_ce0 : OUT STD_LOGIC;
        la_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_8_we0 : OUT STD_LOGIC;
        la_8_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_8_ce1 : OUT STD_LOGIC;
        la_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_8_we1 : OUT STD_LOGIC;
        la_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_9_ce0 : OUT STD_LOGIC;
        la_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_9_we0 : OUT STD_LOGIC;
        la_9_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_9_ce1 : OUT STD_LOGIC;
        la_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_9_we1 : OUT STD_LOGIC;
        la_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_10_ce0 : OUT STD_LOGIC;
        la_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_10_we0 : OUT STD_LOGIC;
        la_10_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_10_ce1 : OUT STD_LOGIC;
        la_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_10_we1 : OUT STD_LOGIC;
        la_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_11_ce0 : OUT STD_LOGIC;
        la_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_11_we0 : OUT STD_LOGIC;
        la_11_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_11_ce1 : OUT STD_LOGIC;
        la_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_11_we1 : OUT STD_LOGIC;
        la_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_12_ce0 : OUT STD_LOGIC;
        la_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_12_we0 : OUT STD_LOGIC;
        la_12_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_12_ce1 : OUT STD_LOGIC;
        la_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_12_we1 : OUT STD_LOGIC;
        la_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_13_ce0 : OUT STD_LOGIC;
        la_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_13_we0 : OUT STD_LOGIC;
        la_13_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_13_ce1 : OUT STD_LOGIC;
        la_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_13_we1 : OUT STD_LOGIC;
        la_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_14_ce0 : OUT STD_LOGIC;
        la_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_14_we0 : OUT STD_LOGIC;
        la_14_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_14_ce1 : OUT STD_LOGIC;
        la_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_14_we1 : OUT STD_LOGIC;
        la_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_15_ce0 : OUT STD_LOGIC;
        la_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_15_we0 : OUT STD_LOGIC;
        la_15_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_15_ce1 : OUT STD_LOGIC;
        la_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_15_we1 : OUT STD_LOGIC;
        la_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_16_ce0 : OUT STD_LOGIC;
        la_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_16_we0 : OUT STD_LOGIC;
        la_16_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_16_ce1 : OUT STD_LOGIC;
        la_16_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_16_we1 : OUT STD_LOGIC;
        la_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_17_ce0 : OUT STD_LOGIC;
        la_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_17_we0 : OUT STD_LOGIC;
        la_17_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_17_ce1 : OUT STD_LOGIC;
        la_17_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_17_we1 : OUT STD_LOGIC;
        la_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_18_ce0 : OUT STD_LOGIC;
        la_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_18_we0 : OUT STD_LOGIC;
        la_18_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_18_ce1 : OUT STD_LOGIC;
        la_18_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_18_we1 : OUT STD_LOGIC;
        la_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_19_ce0 : OUT STD_LOGIC;
        la_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_19_we0 : OUT STD_LOGIC;
        la_19_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_19_ce1 : OUT STD_LOGIC;
        la_19_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_19_we1 : OUT STD_LOGIC;
        la_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_20_ce0 : OUT STD_LOGIC;
        la_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_20_we0 : OUT STD_LOGIC;
        la_20_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_20_ce1 : OUT STD_LOGIC;
        la_20_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_20_we1 : OUT STD_LOGIC;
        la_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_21_ce0 : OUT STD_LOGIC;
        la_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_21_we0 : OUT STD_LOGIC;
        la_21_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_21_ce1 : OUT STD_LOGIC;
        la_21_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_21_we1 : OUT STD_LOGIC;
        la_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_22_ce0 : OUT STD_LOGIC;
        la_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_22_we0 : OUT STD_LOGIC;
        la_22_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_22_ce1 : OUT STD_LOGIC;
        la_22_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_22_we1 : OUT STD_LOGIC;
        la_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_23_ce0 : OUT STD_LOGIC;
        la_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_23_we0 : OUT STD_LOGIC;
        la_23_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_23_ce1 : OUT STD_LOGIC;
        la_23_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_23_we1 : OUT STD_LOGIC;
        la_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_24_ce0 : OUT STD_LOGIC;
        la_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_24_we0 : OUT STD_LOGIC;
        la_24_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_24_ce1 : OUT STD_LOGIC;
        la_24_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_24_we1 : OUT STD_LOGIC;
        la_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_25_ce0 : OUT STD_LOGIC;
        la_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_25_we0 : OUT STD_LOGIC;
        la_25_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_25_ce1 : OUT STD_LOGIC;
        la_25_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_25_we1 : OUT STD_LOGIC;
        la_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_26_ce0 : OUT STD_LOGIC;
        la_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_26_we0 : OUT STD_LOGIC;
        la_26_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_26_ce1 : OUT STD_LOGIC;
        la_26_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_26_we1 : OUT STD_LOGIC;
        la_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_27_ce0 : OUT STD_LOGIC;
        la_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_27_we0 : OUT STD_LOGIC;
        la_27_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_27_ce1 : OUT STD_LOGIC;
        la_27_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_27_we1 : OUT STD_LOGIC;
        la_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_28_ce0 : OUT STD_LOGIC;
        la_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_28_we0 : OUT STD_LOGIC;
        la_28_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_28_ce1 : OUT STD_LOGIC;
        la_28_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_28_we1 : OUT STD_LOGIC;
        la_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_29_ce0 : OUT STD_LOGIC;
        la_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_29_we0 : OUT STD_LOGIC;
        la_29_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_29_ce1 : OUT STD_LOGIC;
        la_29_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_29_we1 : OUT STD_LOGIC;
        la_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_30_ce0 : OUT STD_LOGIC;
        la_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_30_we0 : OUT STD_LOGIC;
        la_30_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_30_ce1 : OUT STD_LOGIC;
        la_30_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_30_we1 : OUT STD_LOGIC;
        la_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_31_ce0 : OUT STD_LOGIC;
        la_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_31_we0 : OUT STD_LOGIC;
        la_31_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_31_ce1 : OUT STD_LOGIC;
        la_31_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_31_we1 : OUT STD_LOGIC;
        B_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        B_empty_n : IN STD_LOGIC;
        B_read : OUT STD_LOGIC;
        lout_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_0_ce0 : OUT STD_LOGIC;
        lout_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_0_we0 : OUT STD_LOGIC;
        lout_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_0_ce1 : OUT STD_LOGIC;
        lout_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_0_we1 : OUT STD_LOGIC;
        lout_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_1_ce0 : OUT STD_LOGIC;
        lout_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_1_we0 : OUT STD_LOGIC;
        lout_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_1_ce1 : OUT STD_LOGIC;
        lout_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_1_we1 : OUT STD_LOGIC;
        lout_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_2_ce0 : OUT STD_LOGIC;
        lout_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_2_we0 : OUT STD_LOGIC;
        lout_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_2_ce1 : OUT STD_LOGIC;
        lout_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_2_we1 : OUT STD_LOGIC;
        lout_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_3_ce0 : OUT STD_LOGIC;
        lout_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_3_we0 : OUT STD_LOGIC;
        lout_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_3_ce1 : OUT STD_LOGIC;
        lout_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_3_we1 : OUT STD_LOGIC;
        lout_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_4_ce0 : OUT STD_LOGIC;
        lout_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_4_we0 : OUT STD_LOGIC;
        lout_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_4_ce1 : OUT STD_LOGIC;
        lout_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_4_we1 : OUT STD_LOGIC;
        lout_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_5_ce0 : OUT STD_LOGIC;
        lout_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_5_we0 : OUT STD_LOGIC;
        lout_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_5_ce1 : OUT STD_LOGIC;
        lout_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_5_we1 : OUT STD_LOGIC;
        lout_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_6_ce0 : OUT STD_LOGIC;
        lout_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_6_we0 : OUT STD_LOGIC;
        lout_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_6_ce1 : OUT STD_LOGIC;
        lout_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_6_we1 : OUT STD_LOGIC;
        lout_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_7_ce0 : OUT STD_LOGIC;
        lout_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_7_we0 : OUT STD_LOGIC;
        lout_7_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_7_ce1 : OUT STD_LOGIC;
        lout_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_7_we1 : OUT STD_LOGIC;
        lout_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_8_ce0 : OUT STD_LOGIC;
        lout_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_8_we0 : OUT STD_LOGIC;
        lout_8_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_8_ce1 : OUT STD_LOGIC;
        lout_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_8_we1 : OUT STD_LOGIC;
        lout_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_9_ce0 : OUT STD_LOGIC;
        lout_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_9_we0 : OUT STD_LOGIC;
        lout_9_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_9_ce1 : OUT STD_LOGIC;
        lout_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_9_we1 : OUT STD_LOGIC;
        lout_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_10_ce0 : OUT STD_LOGIC;
        lout_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_10_we0 : OUT STD_LOGIC;
        lout_10_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_10_ce1 : OUT STD_LOGIC;
        lout_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_10_we1 : OUT STD_LOGIC;
        lout_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_11_ce0 : OUT STD_LOGIC;
        lout_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_11_we0 : OUT STD_LOGIC;
        lout_11_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_11_ce1 : OUT STD_LOGIC;
        lout_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_11_we1 : OUT STD_LOGIC;
        lout_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_12_ce0 : OUT STD_LOGIC;
        lout_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_12_we0 : OUT STD_LOGIC;
        lout_12_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_12_ce1 : OUT STD_LOGIC;
        lout_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_12_we1 : OUT STD_LOGIC;
        lout_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_13_ce0 : OUT STD_LOGIC;
        lout_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_13_we0 : OUT STD_LOGIC;
        lout_13_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_13_ce1 : OUT STD_LOGIC;
        lout_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_13_we1 : OUT STD_LOGIC;
        lout_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_14_ce0 : OUT STD_LOGIC;
        lout_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_14_we0 : OUT STD_LOGIC;
        lout_14_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_14_ce1 : OUT STD_LOGIC;
        lout_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_14_we1 : OUT STD_LOGIC;
        lout_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_15_ce0 : OUT STD_LOGIC;
        lout_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_15_we0 : OUT STD_LOGIC;
        lout_15_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_15_ce1 : OUT STD_LOGIC;
        lout_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_15_we1 : OUT STD_LOGIC;
        lout_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_16_ce0 : OUT STD_LOGIC;
        lout_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_16_we0 : OUT STD_LOGIC;
        lout_16_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_16_ce1 : OUT STD_LOGIC;
        lout_16_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_16_we1 : OUT STD_LOGIC;
        lout_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_17_ce0 : OUT STD_LOGIC;
        lout_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_17_we0 : OUT STD_LOGIC;
        lout_17_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_17_ce1 : OUT STD_LOGIC;
        lout_17_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_17_we1 : OUT STD_LOGIC;
        lout_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_18_ce0 : OUT STD_LOGIC;
        lout_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_18_we0 : OUT STD_LOGIC;
        lout_18_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_18_ce1 : OUT STD_LOGIC;
        lout_18_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_18_we1 : OUT STD_LOGIC;
        lout_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_19_ce0 : OUT STD_LOGIC;
        lout_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_19_we0 : OUT STD_LOGIC;
        lout_19_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_19_ce1 : OUT STD_LOGIC;
        lout_19_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_19_we1 : OUT STD_LOGIC;
        lout_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_20_ce0 : OUT STD_LOGIC;
        lout_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_20_we0 : OUT STD_LOGIC;
        lout_20_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_20_ce1 : OUT STD_LOGIC;
        lout_20_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_20_we1 : OUT STD_LOGIC;
        lout_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_21_ce0 : OUT STD_LOGIC;
        lout_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_21_we0 : OUT STD_LOGIC;
        lout_21_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_21_ce1 : OUT STD_LOGIC;
        lout_21_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_21_we1 : OUT STD_LOGIC;
        lout_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_22_ce0 : OUT STD_LOGIC;
        lout_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_22_we0 : OUT STD_LOGIC;
        lout_22_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_22_ce1 : OUT STD_LOGIC;
        lout_22_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_22_we1 : OUT STD_LOGIC;
        lout_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_23_ce0 : OUT STD_LOGIC;
        lout_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_23_we0 : OUT STD_LOGIC;
        lout_23_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_23_ce1 : OUT STD_LOGIC;
        lout_23_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_23_we1 : OUT STD_LOGIC;
        lout_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_24_ce0 : OUT STD_LOGIC;
        lout_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_24_we0 : OUT STD_LOGIC;
        lout_24_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_24_ce1 : OUT STD_LOGIC;
        lout_24_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_24_we1 : OUT STD_LOGIC;
        lout_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_25_ce0 : OUT STD_LOGIC;
        lout_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_25_we0 : OUT STD_LOGIC;
        lout_25_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_25_ce1 : OUT STD_LOGIC;
        lout_25_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_25_we1 : OUT STD_LOGIC;
        lout_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_26_ce0 : OUT STD_LOGIC;
        lout_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_26_we0 : OUT STD_LOGIC;
        lout_26_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_26_ce1 : OUT STD_LOGIC;
        lout_26_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_26_we1 : OUT STD_LOGIC;
        lout_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_27_ce0 : OUT STD_LOGIC;
        lout_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_27_we0 : OUT STD_LOGIC;
        lout_27_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_27_ce1 : OUT STD_LOGIC;
        lout_27_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_27_we1 : OUT STD_LOGIC;
        lout_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_28_ce0 : OUT STD_LOGIC;
        lout_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_28_we0 : OUT STD_LOGIC;
        lout_28_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_28_ce1 : OUT STD_LOGIC;
        lout_28_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_28_we1 : OUT STD_LOGIC;
        lout_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_29_ce0 : OUT STD_LOGIC;
        lout_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_29_we0 : OUT STD_LOGIC;
        lout_29_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_29_ce1 : OUT STD_LOGIC;
        lout_29_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_29_we1 : OUT STD_LOGIC;
        lout_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_30_ce0 : OUT STD_LOGIC;
        lout_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_30_we0 : OUT STD_LOGIC;
        lout_30_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_30_ce1 : OUT STD_LOGIC;
        lout_30_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_30_we1 : OUT STD_LOGIC;
        lout_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_31_ce0 : OUT STD_LOGIC;
        lout_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_31_we0 : OUT STD_LOGIC;
        lout_31_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_31_ce1 : OUT STD_LOGIC;
        lout_31_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_31_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component a0_write_out IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        lout_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_0_ce0 : OUT STD_LOGIC;
        lout_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_1_ce0 : OUT STD_LOGIC;
        lout_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_2_ce0 : OUT STD_LOGIC;
        lout_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_3_ce0 : OUT STD_LOGIC;
        lout_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_4_ce0 : OUT STD_LOGIC;
        lout_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_5_ce0 : OUT STD_LOGIC;
        lout_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_6_ce0 : OUT STD_LOGIC;
        lout_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_7_ce0 : OUT STD_LOGIC;
        lout_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_8_ce0 : OUT STD_LOGIC;
        lout_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_9_ce0 : OUT STD_LOGIC;
        lout_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_10_ce0 : OUT STD_LOGIC;
        lout_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_11_ce0 : OUT STD_LOGIC;
        lout_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_12_ce0 : OUT STD_LOGIC;
        lout_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_13_ce0 : OUT STD_LOGIC;
        lout_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_14_ce0 : OUT STD_LOGIC;
        lout_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_15_ce0 : OUT STD_LOGIC;
        lout_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_16_ce0 : OUT STD_LOGIC;
        lout_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_17_ce0 : OUT STD_LOGIC;
        lout_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_18_ce0 : OUT STD_LOGIC;
        lout_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_19_ce0 : OUT STD_LOGIC;
        lout_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_20_ce0 : OUT STD_LOGIC;
        lout_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_21_ce0 : OUT STD_LOGIC;
        lout_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_22_ce0 : OUT STD_LOGIC;
        lout_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_23_ce0 : OUT STD_LOGIC;
        lout_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_24_ce0 : OUT STD_LOGIC;
        lout_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_25_ce0 : OUT STD_LOGIC;
        lout_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_26_ce0 : OUT STD_LOGIC;
        lout_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_27_ce0 : OUT STD_LOGIC;
        lout_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_28_ce0 : OUT STD_LOGIC;
        lout_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_29_ce0 : OUT STD_LOGIC;
        lout_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_30_ce0 : OUT STD_LOGIC;
        lout_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_31_ce0 : OUT STD_LOGIC;
        lout_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_full_n : IN STD_LOGIC;
        C_write : OUT STD_LOGIC );
    end component;


    component a0_cal_initial IS
    port (
        A_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        A_empty_n : IN STD_LOGIC;
        A_read : OUT STD_LOGIC;
        la_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_0_ce0 : OUT STD_LOGIC;
        la_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_0_we0 : OUT STD_LOGIC;
        la_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_0_ce1 : OUT STD_LOGIC;
        la_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_0_we1 : OUT STD_LOGIC;
        la_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_1_ce0 : OUT STD_LOGIC;
        la_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_1_we0 : OUT STD_LOGIC;
        la_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_1_ce1 : OUT STD_LOGIC;
        la_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_1_we1 : OUT STD_LOGIC;
        la_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_2_ce0 : OUT STD_LOGIC;
        la_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_2_we0 : OUT STD_LOGIC;
        la_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_2_ce1 : OUT STD_LOGIC;
        la_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_2_we1 : OUT STD_LOGIC;
        la_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_3_ce0 : OUT STD_LOGIC;
        la_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_3_we0 : OUT STD_LOGIC;
        la_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_3_ce1 : OUT STD_LOGIC;
        la_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_3_we1 : OUT STD_LOGIC;
        la_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_4_ce0 : OUT STD_LOGIC;
        la_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_4_we0 : OUT STD_LOGIC;
        la_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_4_ce1 : OUT STD_LOGIC;
        la_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_4_we1 : OUT STD_LOGIC;
        la_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_5_ce0 : OUT STD_LOGIC;
        la_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_5_we0 : OUT STD_LOGIC;
        la_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_5_ce1 : OUT STD_LOGIC;
        la_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_5_we1 : OUT STD_LOGIC;
        la_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_6_ce0 : OUT STD_LOGIC;
        la_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_6_we0 : OUT STD_LOGIC;
        la_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_6_ce1 : OUT STD_LOGIC;
        la_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_6_we1 : OUT STD_LOGIC;
        la_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_7_ce0 : OUT STD_LOGIC;
        la_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_7_we0 : OUT STD_LOGIC;
        la_7_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_7_ce1 : OUT STD_LOGIC;
        la_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_7_we1 : OUT STD_LOGIC;
        la_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_8_ce0 : OUT STD_LOGIC;
        la_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_8_we0 : OUT STD_LOGIC;
        la_8_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_8_ce1 : OUT STD_LOGIC;
        la_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_8_we1 : OUT STD_LOGIC;
        la_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_9_ce0 : OUT STD_LOGIC;
        la_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_9_we0 : OUT STD_LOGIC;
        la_9_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_9_ce1 : OUT STD_LOGIC;
        la_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_9_we1 : OUT STD_LOGIC;
        la_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_10_ce0 : OUT STD_LOGIC;
        la_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_10_we0 : OUT STD_LOGIC;
        la_10_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_10_ce1 : OUT STD_LOGIC;
        la_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_10_we1 : OUT STD_LOGIC;
        la_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_11_ce0 : OUT STD_LOGIC;
        la_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_11_we0 : OUT STD_LOGIC;
        la_11_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_11_ce1 : OUT STD_LOGIC;
        la_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_11_we1 : OUT STD_LOGIC;
        la_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_12_ce0 : OUT STD_LOGIC;
        la_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_12_we0 : OUT STD_LOGIC;
        la_12_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_12_ce1 : OUT STD_LOGIC;
        la_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_12_we1 : OUT STD_LOGIC;
        la_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_13_ce0 : OUT STD_LOGIC;
        la_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_13_we0 : OUT STD_LOGIC;
        la_13_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_13_ce1 : OUT STD_LOGIC;
        la_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_13_we1 : OUT STD_LOGIC;
        la_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_14_ce0 : OUT STD_LOGIC;
        la_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_14_we0 : OUT STD_LOGIC;
        la_14_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_14_ce1 : OUT STD_LOGIC;
        la_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_14_we1 : OUT STD_LOGIC;
        la_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_15_ce0 : OUT STD_LOGIC;
        la_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_15_we0 : OUT STD_LOGIC;
        la_15_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_15_ce1 : OUT STD_LOGIC;
        la_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_15_we1 : OUT STD_LOGIC;
        la_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_16_ce0 : OUT STD_LOGIC;
        la_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_16_we0 : OUT STD_LOGIC;
        la_16_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_16_ce1 : OUT STD_LOGIC;
        la_16_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_16_we1 : OUT STD_LOGIC;
        la_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_17_ce0 : OUT STD_LOGIC;
        la_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_17_we0 : OUT STD_LOGIC;
        la_17_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_17_ce1 : OUT STD_LOGIC;
        la_17_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_17_we1 : OUT STD_LOGIC;
        la_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_18_ce0 : OUT STD_LOGIC;
        la_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_18_we0 : OUT STD_LOGIC;
        la_18_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_18_ce1 : OUT STD_LOGIC;
        la_18_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_18_we1 : OUT STD_LOGIC;
        la_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_19_ce0 : OUT STD_LOGIC;
        la_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_19_we0 : OUT STD_LOGIC;
        la_19_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_19_ce1 : OUT STD_LOGIC;
        la_19_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_19_we1 : OUT STD_LOGIC;
        la_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_20_ce0 : OUT STD_LOGIC;
        la_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_20_we0 : OUT STD_LOGIC;
        la_20_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_20_ce1 : OUT STD_LOGIC;
        la_20_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_20_we1 : OUT STD_LOGIC;
        la_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_21_ce0 : OUT STD_LOGIC;
        la_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_21_we0 : OUT STD_LOGIC;
        la_21_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_21_ce1 : OUT STD_LOGIC;
        la_21_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_21_we1 : OUT STD_LOGIC;
        la_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_22_ce0 : OUT STD_LOGIC;
        la_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_22_we0 : OUT STD_LOGIC;
        la_22_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_22_ce1 : OUT STD_LOGIC;
        la_22_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_22_we1 : OUT STD_LOGIC;
        la_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_23_ce0 : OUT STD_LOGIC;
        la_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_23_we0 : OUT STD_LOGIC;
        la_23_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_23_ce1 : OUT STD_LOGIC;
        la_23_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_23_we1 : OUT STD_LOGIC;
        la_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_24_ce0 : OUT STD_LOGIC;
        la_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_24_we0 : OUT STD_LOGIC;
        la_24_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_24_ce1 : OUT STD_LOGIC;
        la_24_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_24_we1 : OUT STD_LOGIC;
        la_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_25_ce0 : OUT STD_LOGIC;
        la_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_25_we0 : OUT STD_LOGIC;
        la_25_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_25_ce1 : OUT STD_LOGIC;
        la_25_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_25_we1 : OUT STD_LOGIC;
        la_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_26_ce0 : OUT STD_LOGIC;
        la_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_26_we0 : OUT STD_LOGIC;
        la_26_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_26_ce1 : OUT STD_LOGIC;
        la_26_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_26_we1 : OUT STD_LOGIC;
        la_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_27_ce0 : OUT STD_LOGIC;
        la_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_27_we0 : OUT STD_LOGIC;
        la_27_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_27_ce1 : OUT STD_LOGIC;
        la_27_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_27_we1 : OUT STD_LOGIC;
        la_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_28_ce0 : OUT STD_LOGIC;
        la_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_28_we0 : OUT STD_LOGIC;
        la_28_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_28_ce1 : OUT STD_LOGIC;
        la_28_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_28_we1 : OUT STD_LOGIC;
        la_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_29_ce0 : OUT STD_LOGIC;
        la_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_29_we0 : OUT STD_LOGIC;
        la_29_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_29_ce1 : OUT STD_LOGIC;
        la_29_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_29_we1 : OUT STD_LOGIC;
        la_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_30_ce0 : OUT STD_LOGIC;
        la_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_30_we0 : OUT STD_LOGIC;
        la_30_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_30_ce1 : OUT STD_LOGIC;
        la_30_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_30_we1 : OUT STD_LOGIC;
        la_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_31_ce0 : OUT STD_LOGIC;
        la_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_31_we0 : OUT STD_LOGIC;
        la_31_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_31_ce1 : OUT STD_LOGIC;
        la_31_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_31_we1 : OUT STD_LOGIC;
        lout_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_0_ce0 : OUT STD_LOGIC;
        lout_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_0_we0 : OUT STD_LOGIC;
        lout_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_0_ce1 : OUT STD_LOGIC;
        lout_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_0_we1 : OUT STD_LOGIC;
        lout_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_1_ce0 : OUT STD_LOGIC;
        lout_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_1_we0 : OUT STD_LOGIC;
        lout_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_1_ce1 : OUT STD_LOGIC;
        lout_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_1_we1 : OUT STD_LOGIC;
        lout_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_2_ce0 : OUT STD_LOGIC;
        lout_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_2_we0 : OUT STD_LOGIC;
        lout_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_2_ce1 : OUT STD_LOGIC;
        lout_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_2_we1 : OUT STD_LOGIC;
        lout_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_3_ce0 : OUT STD_LOGIC;
        lout_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_3_we0 : OUT STD_LOGIC;
        lout_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_3_ce1 : OUT STD_LOGIC;
        lout_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_3_we1 : OUT STD_LOGIC;
        lout_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_4_ce0 : OUT STD_LOGIC;
        lout_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_4_we0 : OUT STD_LOGIC;
        lout_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_4_ce1 : OUT STD_LOGIC;
        lout_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_4_we1 : OUT STD_LOGIC;
        lout_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_5_ce0 : OUT STD_LOGIC;
        lout_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_5_we0 : OUT STD_LOGIC;
        lout_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_5_ce1 : OUT STD_LOGIC;
        lout_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_5_we1 : OUT STD_LOGIC;
        lout_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_6_ce0 : OUT STD_LOGIC;
        lout_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_6_we0 : OUT STD_LOGIC;
        lout_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_6_ce1 : OUT STD_LOGIC;
        lout_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_6_we1 : OUT STD_LOGIC;
        lout_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_7_ce0 : OUT STD_LOGIC;
        lout_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_7_we0 : OUT STD_LOGIC;
        lout_7_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_7_ce1 : OUT STD_LOGIC;
        lout_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_7_we1 : OUT STD_LOGIC;
        lout_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_8_ce0 : OUT STD_LOGIC;
        lout_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_8_we0 : OUT STD_LOGIC;
        lout_8_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_8_ce1 : OUT STD_LOGIC;
        lout_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_8_we1 : OUT STD_LOGIC;
        lout_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_9_ce0 : OUT STD_LOGIC;
        lout_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_9_we0 : OUT STD_LOGIC;
        lout_9_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_9_ce1 : OUT STD_LOGIC;
        lout_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_9_we1 : OUT STD_LOGIC;
        lout_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_10_ce0 : OUT STD_LOGIC;
        lout_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_10_we0 : OUT STD_LOGIC;
        lout_10_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_10_ce1 : OUT STD_LOGIC;
        lout_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_10_we1 : OUT STD_LOGIC;
        lout_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_11_ce0 : OUT STD_LOGIC;
        lout_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_11_we0 : OUT STD_LOGIC;
        lout_11_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_11_ce1 : OUT STD_LOGIC;
        lout_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_11_we1 : OUT STD_LOGIC;
        lout_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_12_ce0 : OUT STD_LOGIC;
        lout_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_12_we0 : OUT STD_LOGIC;
        lout_12_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_12_ce1 : OUT STD_LOGIC;
        lout_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_12_we1 : OUT STD_LOGIC;
        lout_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_13_ce0 : OUT STD_LOGIC;
        lout_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_13_we0 : OUT STD_LOGIC;
        lout_13_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_13_ce1 : OUT STD_LOGIC;
        lout_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_13_we1 : OUT STD_LOGIC;
        lout_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_14_ce0 : OUT STD_LOGIC;
        lout_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_14_we0 : OUT STD_LOGIC;
        lout_14_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_14_ce1 : OUT STD_LOGIC;
        lout_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_14_we1 : OUT STD_LOGIC;
        lout_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_15_ce0 : OUT STD_LOGIC;
        lout_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_15_we0 : OUT STD_LOGIC;
        lout_15_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_15_ce1 : OUT STD_LOGIC;
        lout_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_15_we1 : OUT STD_LOGIC;
        lout_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_16_ce0 : OUT STD_LOGIC;
        lout_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_16_we0 : OUT STD_LOGIC;
        lout_16_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_16_ce1 : OUT STD_LOGIC;
        lout_16_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_16_we1 : OUT STD_LOGIC;
        lout_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_17_ce0 : OUT STD_LOGIC;
        lout_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_17_we0 : OUT STD_LOGIC;
        lout_17_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_17_ce1 : OUT STD_LOGIC;
        lout_17_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_17_we1 : OUT STD_LOGIC;
        lout_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_18_ce0 : OUT STD_LOGIC;
        lout_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_18_we0 : OUT STD_LOGIC;
        lout_18_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_18_ce1 : OUT STD_LOGIC;
        lout_18_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_18_we1 : OUT STD_LOGIC;
        lout_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_19_ce0 : OUT STD_LOGIC;
        lout_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_19_we0 : OUT STD_LOGIC;
        lout_19_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_19_ce1 : OUT STD_LOGIC;
        lout_19_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_19_we1 : OUT STD_LOGIC;
        lout_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_20_ce0 : OUT STD_LOGIC;
        lout_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_20_we0 : OUT STD_LOGIC;
        lout_20_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_20_ce1 : OUT STD_LOGIC;
        lout_20_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_20_we1 : OUT STD_LOGIC;
        lout_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_21_ce0 : OUT STD_LOGIC;
        lout_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_21_we0 : OUT STD_LOGIC;
        lout_21_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_21_ce1 : OUT STD_LOGIC;
        lout_21_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_21_we1 : OUT STD_LOGIC;
        lout_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_22_ce0 : OUT STD_LOGIC;
        lout_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_22_we0 : OUT STD_LOGIC;
        lout_22_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_22_ce1 : OUT STD_LOGIC;
        lout_22_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_22_we1 : OUT STD_LOGIC;
        lout_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_23_ce0 : OUT STD_LOGIC;
        lout_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_23_we0 : OUT STD_LOGIC;
        lout_23_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_23_ce1 : OUT STD_LOGIC;
        lout_23_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_23_we1 : OUT STD_LOGIC;
        lout_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_24_ce0 : OUT STD_LOGIC;
        lout_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_24_we0 : OUT STD_LOGIC;
        lout_24_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_24_ce1 : OUT STD_LOGIC;
        lout_24_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_24_we1 : OUT STD_LOGIC;
        lout_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_25_ce0 : OUT STD_LOGIC;
        lout_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_25_we0 : OUT STD_LOGIC;
        lout_25_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_25_ce1 : OUT STD_LOGIC;
        lout_25_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_25_we1 : OUT STD_LOGIC;
        lout_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_26_ce0 : OUT STD_LOGIC;
        lout_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_26_we0 : OUT STD_LOGIC;
        lout_26_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_26_ce1 : OUT STD_LOGIC;
        lout_26_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_26_we1 : OUT STD_LOGIC;
        lout_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_27_ce0 : OUT STD_LOGIC;
        lout_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_27_we0 : OUT STD_LOGIC;
        lout_27_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_27_ce1 : OUT STD_LOGIC;
        lout_27_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_27_we1 : OUT STD_LOGIC;
        lout_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_28_ce0 : OUT STD_LOGIC;
        lout_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_28_we0 : OUT STD_LOGIC;
        lout_28_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_28_ce1 : OUT STD_LOGIC;
        lout_28_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_28_we1 : OUT STD_LOGIC;
        lout_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_29_ce0 : OUT STD_LOGIC;
        lout_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_29_we0 : OUT STD_LOGIC;
        lout_29_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_29_ce1 : OUT STD_LOGIC;
        lout_29_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_29_we1 : OUT STD_LOGIC;
        lout_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_30_ce0 : OUT STD_LOGIC;
        lout_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_30_we0 : OUT STD_LOGIC;
        lout_30_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_30_ce1 : OUT STD_LOGIC;
        lout_30_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_30_we1 : OUT STD_LOGIC;
        lout_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_31_ce0 : OUT STD_LOGIC;
        lout_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_31_we0 : OUT STD_LOGIC;
        lout_31_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_31_ce1 : OUT STD_LOGIC;
        lout_31_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_31_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component a0_cal_gemm_la_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component a0_cal_gemm_lout_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    la_0_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_0_address0,
        ce0 => la_0_ce0,
        we0 => la_0_we0,
        d0 => grp_cal_initial_fu_396_la_0_d0,
        q0 => la_0_q0);

    la_1_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_1_address0,
        ce0 => la_1_ce0,
        we0 => la_1_we0,
        d0 => grp_cal_initial_fu_396_la_1_d0,
        q0 => la_1_q0);

    la_2_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_2_address0,
        ce0 => la_2_ce0,
        we0 => la_2_we0,
        d0 => grp_cal_initial_fu_396_la_2_d0,
        q0 => la_2_q0);

    la_3_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_3_address0,
        ce0 => la_3_ce0,
        we0 => la_3_we0,
        d0 => grp_cal_initial_fu_396_la_3_d0,
        q0 => la_3_q0);

    la_4_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_4_address0,
        ce0 => la_4_ce0,
        we0 => la_4_we0,
        d0 => grp_cal_initial_fu_396_la_4_d0,
        q0 => la_4_q0);

    la_5_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_5_address0,
        ce0 => la_5_ce0,
        we0 => la_5_we0,
        d0 => grp_cal_initial_fu_396_la_5_d0,
        q0 => la_5_q0);

    la_6_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_6_address0,
        ce0 => la_6_ce0,
        we0 => la_6_we0,
        d0 => grp_cal_initial_fu_396_la_6_d0,
        q0 => la_6_q0);

    la_7_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_7_address0,
        ce0 => la_7_ce0,
        we0 => la_7_we0,
        d0 => grp_cal_initial_fu_396_la_7_d0,
        q0 => la_7_q0);

    la_8_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_8_address0,
        ce0 => la_8_ce0,
        we0 => la_8_we0,
        d0 => grp_cal_initial_fu_396_la_8_d0,
        q0 => la_8_q0);

    la_9_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_9_address0,
        ce0 => la_9_ce0,
        we0 => la_9_we0,
        d0 => grp_cal_initial_fu_396_la_9_d0,
        q0 => la_9_q0);

    la_10_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_10_address0,
        ce0 => la_10_ce0,
        we0 => la_10_we0,
        d0 => grp_cal_initial_fu_396_la_10_d0,
        q0 => la_10_q0);

    la_11_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_11_address0,
        ce0 => la_11_ce0,
        we0 => la_11_we0,
        d0 => grp_cal_initial_fu_396_la_11_d0,
        q0 => la_11_q0);

    la_12_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_12_address0,
        ce0 => la_12_ce0,
        we0 => la_12_we0,
        d0 => grp_cal_initial_fu_396_la_12_d0,
        q0 => la_12_q0);

    la_13_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_13_address0,
        ce0 => la_13_ce0,
        we0 => la_13_we0,
        d0 => grp_cal_initial_fu_396_la_13_d0,
        q0 => la_13_q0);

    la_14_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_14_address0,
        ce0 => la_14_ce0,
        we0 => la_14_we0,
        d0 => grp_cal_initial_fu_396_la_14_d0,
        q0 => la_14_q0);

    la_15_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_15_address0,
        ce0 => la_15_ce0,
        we0 => la_15_we0,
        d0 => grp_cal_initial_fu_396_la_15_d0,
        q0 => la_15_q0);

    la_16_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_16_address0,
        ce0 => la_16_ce0,
        we0 => la_16_we0,
        d0 => grp_cal_initial_fu_396_la_16_d0,
        q0 => la_16_q0);

    la_17_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_17_address0,
        ce0 => la_17_ce0,
        we0 => la_17_we0,
        d0 => grp_cal_initial_fu_396_la_17_d0,
        q0 => la_17_q0);

    la_18_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_18_address0,
        ce0 => la_18_ce0,
        we0 => la_18_we0,
        d0 => grp_cal_initial_fu_396_la_18_d0,
        q0 => la_18_q0);

    la_19_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_19_address0,
        ce0 => la_19_ce0,
        we0 => la_19_we0,
        d0 => grp_cal_initial_fu_396_la_19_d0,
        q0 => la_19_q0);

    la_20_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_20_address0,
        ce0 => la_20_ce0,
        we0 => la_20_we0,
        d0 => grp_cal_initial_fu_396_la_20_d0,
        q0 => la_20_q0);

    la_21_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_21_address0,
        ce0 => la_21_ce0,
        we0 => la_21_we0,
        d0 => grp_cal_initial_fu_396_la_21_d0,
        q0 => la_21_q0);

    la_22_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_22_address0,
        ce0 => la_22_ce0,
        we0 => la_22_we0,
        d0 => grp_cal_initial_fu_396_la_22_d0,
        q0 => la_22_q0);

    la_23_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_23_address0,
        ce0 => la_23_ce0,
        we0 => la_23_we0,
        d0 => grp_cal_initial_fu_396_la_23_d0,
        q0 => la_23_q0);

    la_24_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_24_address0,
        ce0 => la_24_ce0,
        we0 => la_24_we0,
        d0 => grp_cal_initial_fu_396_la_24_d0,
        q0 => la_24_q0);

    la_25_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_25_address0,
        ce0 => la_25_ce0,
        we0 => la_25_we0,
        d0 => grp_cal_initial_fu_396_la_25_d0,
        q0 => la_25_q0);

    la_26_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_26_address0,
        ce0 => la_26_ce0,
        we0 => la_26_we0,
        d0 => grp_cal_initial_fu_396_la_26_d0,
        q0 => la_26_q0);

    la_27_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_27_address0,
        ce0 => la_27_ce0,
        we0 => la_27_we0,
        d0 => grp_cal_initial_fu_396_la_27_d0,
        q0 => la_27_q0);

    la_28_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_28_address0,
        ce0 => la_28_ce0,
        we0 => la_28_we0,
        d0 => grp_cal_initial_fu_396_la_28_d0,
        q0 => la_28_q0);

    la_29_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_29_address0,
        ce0 => la_29_ce0,
        we0 => la_29_we0,
        d0 => grp_cal_initial_fu_396_la_29_d0,
        q0 => la_29_q0);

    la_30_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_30_address0,
        ce0 => la_30_ce0,
        we0 => la_30_we0,
        d0 => grp_cal_initial_fu_396_la_30_d0,
        q0 => la_30_q0);

    la_31_U : component a0_cal_gemm_la_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => la_31_address0,
        ce0 => la_31_ce0,
        we0 => la_31_we0,
        d0 => grp_cal_initial_fu_396_la_31_d0,
        q0 => la_31_q0);

    lout_0_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_0_address0,
        ce0 => lout_0_ce0,
        we0 => lout_0_we0,
        d0 => grp_cal_initial_fu_396_lout_0_d0,
        q0 => lout_0_q0,
        address1 => grp_stream_cal_fu_288_lout_0_address1,
        ce1 => lout_0_ce1,
        we1 => lout_0_we1,
        d1 => grp_stream_cal_fu_288_lout_0_d1);

    lout_1_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_1_address0,
        ce0 => lout_1_ce0,
        we0 => lout_1_we0,
        d0 => grp_cal_initial_fu_396_lout_1_d0,
        q0 => lout_1_q0,
        address1 => grp_stream_cal_fu_288_lout_1_address1,
        ce1 => lout_1_ce1,
        we1 => lout_1_we1,
        d1 => grp_stream_cal_fu_288_lout_1_d1);

    lout_2_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_2_address0,
        ce0 => lout_2_ce0,
        we0 => lout_2_we0,
        d0 => grp_cal_initial_fu_396_lout_2_d0,
        q0 => lout_2_q0,
        address1 => grp_stream_cal_fu_288_lout_2_address1,
        ce1 => lout_2_ce1,
        we1 => lout_2_we1,
        d1 => grp_stream_cal_fu_288_lout_2_d1);

    lout_3_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_3_address0,
        ce0 => lout_3_ce0,
        we0 => lout_3_we0,
        d0 => grp_cal_initial_fu_396_lout_3_d0,
        q0 => lout_3_q0,
        address1 => grp_stream_cal_fu_288_lout_3_address1,
        ce1 => lout_3_ce1,
        we1 => lout_3_we1,
        d1 => grp_stream_cal_fu_288_lout_3_d1);

    lout_4_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_4_address0,
        ce0 => lout_4_ce0,
        we0 => lout_4_we0,
        d0 => grp_cal_initial_fu_396_lout_4_d0,
        q0 => lout_4_q0,
        address1 => grp_stream_cal_fu_288_lout_4_address1,
        ce1 => lout_4_ce1,
        we1 => lout_4_we1,
        d1 => grp_stream_cal_fu_288_lout_4_d1);

    lout_5_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_5_address0,
        ce0 => lout_5_ce0,
        we0 => lout_5_we0,
        d0 => grp_cal_initial_fu_396_lout_5_d0,
        q0 => lout_5_q0,
        address1 => grp_stream_cal_fu_288_lout_5_address1,
        ce1 => lout_5_ce1,
        we1 => lout_5_we1,
        d1 => grp_stream_cal_fu_288_lout_5_d1);

    lout_6_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_6_address0,
        ce0 => lout_6_ce0,
        we0 => lout_6_we0,
        d0 => grp_cal_initial_fu_396_lout_6_d0,
        q0 => lout_6_q0,
        address1 => grp_stream_cal_fu_288_lout_6_address1,
        ce1 => lout_6_ce1,
        we1 => lout_6_we1,
        d1 => grp_stream_cal_fu_288_lout_6_d1);

    lout_7_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_7_address0,
        ce0 => lout_7_ce0,
        we0 => lout_7_we0,
        d0 => grp_cal_initial_fu_396_lout_7_d0,
        q0 => lout_7_q0,
        address1 => grp_stream_cal_fu_288_lout_7_address1,
        ce1 => lout_7_ce1,
        we1 => lout_7_we1,
        d1 => grp_stream_cal_fu_288_lout_7_d1);

    lout_8_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_8_address0,
        ce0 => lout_8_ce0,
        we0 => lout_8_we0,
        d0 => grp_cal_initial_fu_396_lout_8_d0,
        q0 => lout_8_q0,
        address1 => grp_stream_cal_fu_288_lout_8_address1,
        ce1 => lout_8_ce1,
        we1 => lout_8_we1,
        d1 => grp_stream_cal_fu_288_lout_8_d1);

    lout_9_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_9_address0,
        ce0 => lout_9_ce0,
        we0 => lout_9_we0,
        d0 => grp_cal_initial_fu_396_lout_9_d0,
        q0 => lout_9_q0,
        address1 => grp_stream_cal_fu_288_lout_9_address1,
        ce1 => lout_9_ce1,
        we1 => lout_9_we1,
        d1 => grp_stream_cal_fu_288_lout_9_d1);

    lout_10_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_10_address0,
        ce0 => lout_10_ce0,
        we0 => lout_10_we0,
        d0 => grp_cal_initial_fu_396_lout_10_d0,
        q0 => lout_10_q0,
        address1 => grp_stream_cal_fu_288_lout_10_address1,
        ce1 => lout_10_ce1,
        we1 => lout_10_we1,
        d1 => grp_stream_cal_fu_288_lout_10_d1);

    lout_11_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_11_address0,
        ce0 => lout_11_ce0,
        we0 => lout_11_we0,
        d0 => grp_cal_initial_fu_396_lout_11_d0,
        q0 => lout_11_q0,
        address1 => grp_stream_cal_fu_288_lout_11_address1,
        ce1 => lout_11_ce1,
        we1 => lout_11_we1,
        d1 => grp_stream_cal_fu_288_lout_11_d1);

    lout_12_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_12_address0,
        ce0 => lout_12_ce0,
        we0 => lout_12_we0,
        d0 => grp_cal_initial_fu_396_lout_12_d0,
        q0 => lout_12_q0,
        address1 => grp_stream_cal_fu_288_lout_12_address1,
        ce1 => lout_12_ce1,
        we1 => lout_12_we1,
        d1 => grp_stream_cal_fu_288_lout_12_d1);

    lout_13_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_13_address0,
        ce0 => lout_13_ce0,
        we0 => lout_13_we0,
        d0 => grp_cal_initial_fu_396_lout_13_d0,
        q0 => lout_13_q0,
        address1 => grp_stream_cal_fu_288_lout_13_address1,
        ce1 => lout_13_ce1,
        we1 => lout_13_we1,
        d1 => grp_stream_cal_fu_288_lout_13_d1);

    lout_14_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_14_address0,
        ce0 => lout_14_ce0,
        we0 => lout_14_we0,
        d0 => grp_cal_initial_fu_396_lout_14_d0,
        q0 => lout_14_q0,
        address1 => grp_stream_cal_fu_288_lout_14_address1,
        ce1 => lout_14_ce1,
        we1 => lout_14_we1,
        d1 => grp_stream_cal_fu_288_lout_14_d1);

    lout_15_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_15_address0,
        ce0 => lout_15_ce0,
        we0 => lout_15_we0,
        d0 => grp_cal_initial_fu_396_lout_15_d0,
        q0 => lout_15_q0,
        address1 => grp_stream_cal_fu_288_lout_15_address1,
        ce1 => lout_15_ce1,
        we1 => lout_15_we1,
        d1 => grp_stream_cal_fu_288_lout_15_d1);

    lout_16_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_16_address0,
        ce0 => lout_16_ce0,
        we0 => lout_16_we0,
        d0 => grp_cal_initial_fu_396_lout_16_d0,
        q0 => lout_16_q0,
        address1 => grp_stream_cal_fu_288_lout_16_address1,
        ce1 => lout_16_ce1,
        we1 => lout_16_we1,
        d1 => grp_stream_cal_fu_288_lout_16_d1);

    lout_17_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_17_address0,
        ce0 => lout_17_ce0,
        we0 => lout_17_we0,
        d0 => grp_cal_initial_fu_396_lout_17_d0,
        q0 => lout_17_q0,
        address1 => grp_stream_cal_fu_288_lout_17_address1,
        ce1 => lout_17_ce1,
        we1 => lout_17_we1,
        d1 => grp_stream_cal_fu_288_lout_17_d1);

    lout_18_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_18_address0,
        ce0 => lout_18_ce0,
        we0 => lout_18_we0,
        d0 => grp_cal_initial_fu_396_lout_18_d0,
        q0 => lout_18_q0,
        address1 => grp_stream_cal_fu_288_lout_18_address1,
        ce1 => lout_18_ce1,
        we1 => lout_18_we1,
        d1 => grp_stream_cal_fu_288_lout_18_d1);

    lout_19_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_19_address0,
        ce0 => lout_19_ce0,
        we0 => lout_19_we0,
        d0 => grp_cal_initial_fu_396_lout_19_d0,
        q0 => lout_19_q0,
        address1 => grp_stream_cal_fu_288_lout_19_address1,
        ce1 => lout_19_ce1,
        we1 => lout_19_we1,
        d1 => grp_stream_cal_fu_288_lout_19_d1);

    lout_20_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_20_address0,
        ce0 => lout_20_ce0,
        we0 => lout_20_we0,
        d0 => grp_cal_initial_fu_396_lout_20_d0,
        q0 => lout_20_q0,
        address1 => grp_stream_cal_fu_288_lout_20_address1,
        ce1 => lout_20_ce1,
        we1 => lout_20_we1,
        d1 => grp_stream_cal_fu_288_lout_20_d1);

    lout_21_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_21_address0,
        ce0 => lout_21_ce0,
        we0 => lout_21_we0,
        d0 => grp_cal_initial_fu_396_lout_21_d0,
        q0 => lout_21_q0,
        address1 => grp_stream_cal_fu_288_lout_21_address1,
        ce1 => lout_21_ce1,
        we1 => lout_21_we1,
        d1 => grp_stream_cal_fu_288_lout_21_d1);

    lout_22_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_22_address0,
        ce0 => lout_22_ce0,
        we0 => lout_22_we0,
        d0 => grp_cal_initial_fu_396_lout_22_d0,
        q0 => lout_22_q0,
        address1 => grp_stream_cal_fu_288_lout_22_address1,
        ce1 => lout_22_ce1,
        we1 => lout_22_we1,
        d1 => grp_stream_cal_fu_288_lout_22_d1);

    lout_23_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_23_address0,
        ce0 => lout_23_ce0,
        we0 => lout_23_we0,
        d0 => grp_cal_initial_fu_396_lout_23_d0,
        q0 => lout_23_q0,
        address1 => grp_stream_cal_fu_288_lout_23_address1,
        ce1 => lout_23_ce1,
        we1 => lout_23_we1,
        d1 => grp_stream_cal_fu_288_lout_23_d1);

    lout_24_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_24_address0,
        ce0 => lout_24_ce0,
        we0 => lout_24_we0,
        d0 => grp_cal_initial_fu_396_lout_24_d0,
        q0 => lout_24_q0,
        address1 => grp_stream_cal_fu_288_lout_24_address1,
        ce1 => lout_24_ce1,
        we1 => lout_24_we1,
        d1 => grp_stream_cal_fu_288_lout_24_d1);

    lout_25_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_25_address0,
        ce0 => lout_25_ce0,
        we0 => lout_25_we0,
        d0 => grp_cal_initial_fu_396_lout_25_d0,
        q0 => lout_25_q0,
        address1 => grp_stream_cal_fu_288_lout_25_address1,
        ce1 => lout_25_ce1,
        we1 => lout_25_we1,
        d1 => grp_stream_cal_fu_288_lout_25_d1);

    lout_26_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_26_address0,
        ce0 => lout_26_ce0,
        we0 => lout_26_we0,
        d0 => grp_cal_initial_fu_396_lout_26_d0,
        q0 => lout_26_q0,
        address1 => grp_stream_cal_fu_288_lout_26_address1,
        ce1 => lout_26_ce1,
        we1 => lout_26_we1,
        d1 => grp_stream_cal_fu_288_lout_26_d1);

    lout_27_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_27_address0,
        ce0 => lout_27_ce0,
        we0 => lout_27_we0,
        d0 => grp_cal_initial_fu_396_lout_27_d0,
        q0 => lout_27_q0,
        address1 => grp_stream_cal_fu_288_lout_27_address1,
        ce1 => lout_27_ce1,
        we1 => lout_27_we1,
        d1 => grp_stream_cal_fu_288_lout_27_d1);

    lout_28_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_28_address0,
        ce0 => lout_28_ce0,
        we0 => lout_28_we0,
        d0 => grp_cal_initial_fu_396_lout_28_d0,
        q0 => lout_28_q0,
        address1 => grp_stream_cal_fu_288_lout_28_address1,
        ce1 => lout_28_ce1,
        we1 => lout_28_we1,
        d1 => grp_stream_cal_fu_288_lout_28_d1);

    lout_29_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_29_address0,
        ce0 => lout_29_ce0,
        we0 => lout_29_we0,
        d0 => grp_cal_initial_fu_396_lout_29_d0,
        q0 => lout_29_q0,
        address1 => grp_stream_cal_fu_288_lout_29_address1,
        ce1 => lout_29_ce1,
        we1 => lout_29_we1,
        d1 => grp_stream_cal_fu_288_lout_29_d1);

    lout_30_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_30_address0,
        ce0 => lout_30_ce0,
        we0 => lout_30_we0,
        d0 => grp_cal_initial_fu_396_lout_30_d0,
        q0 => lout_30_q0,
        address1 => grp_stream_cal_fu_288_lout_30_address1,
        ce1 => lout_30_ce1,
        we1 => lout_30_we1,
        d1 => grp_stream_cal_fu_288_lout_30_d1);

    lout_31_U : component a0_cal_gemm_lout_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lout_31_address0,
        ce0 => lout_31_ce0,
        we0 => lout_31_we0,
        d0 => grp_cal_initial_fu_396_lout_31_d0,
        q0 => lout_31_q0,
        address1 => grp_stream_cal_fu_288_lout_31_address1,
        ce1 => lout_31_ce1,
        we1 => lout_31_we1,
        d1 => grp_stream_cal_fu_288_lout_31_d1);

    grp_stream_cal_fu_288 : component a0_stream_cal
    port map (
        la_0_address0 => grp_stream_cal_fu_288_la_0_address0,
        la_0_ce0 => grp_stream_cal_fu_288_la_0_ce0,
        la_0_d0 => grp_stream_cal_fu_288_la_0_d0,
        la_0_q0 => la_0_q0,
        la_0_we0 => grp_stream_cal_fu_288_la_0_we0,
        la_0_address1 => grp_stream_cal_fu_288_la_0_address1,
        la_0_ce1 => grp_stream_cal_fu_288_la_0_ce1,
        la_0_d1 => grp_stream_cal_fu_288_la_0_d1,
        la_0_q1 => ap_const_lv32_0,
        la_0_we1 => grp_stream_cal_fu_288_la_0_we1,
        la_1_address0 => grp_stream_cal_fu_288_la_1_address0,
        la_1_ce0 => grp_stream_cal_fu_288_la_1_ce0,
        la_1_d0 => grp_stream_cal_fu_288_la_1_d0,
        la_1_q0 => la_1_q0,
        la_1_we0 => grp_stream_cal_fu_288_la_1_we0,
        la_1_address1 => grp_stream_cal_fu_288_la_1_address1,
        la_1_ce1 => grp_stream_cal_fu_288_la_1_ce1,
        la_1_d1 => grp_stream_cal_fu_288_la_1_d1,
        la_1_q1 => ap_const_lv32_0,
        la_1_we1 => grp_stream_cal_fu_288_la_1_we1,
        la_2_address0 => grp_stream_cal_fu_288_la_2_address0,
        la_2_ce0 => grp_stream_cal_fu_288_la_2_ce0,
        la_2_d0 => grp_stream_cal_fu_288_la_2_d0,
        la_2_q0 => la_2_q0,
        la_2_we0 => grp_stream_cal_fu_288_la_2_we0,
        la_2_address1 => grp_stream_cal_fu_288_la_2_address1,
        la_2_ce1 => grp_stream_cal_fu_288_la_2_ce1,
        la_2_d1 => grp_stream_cal_fu_288_la_2_d1,
        la_2_q1 => ap_const_lv32_0,
        la_2_we1 => grp_stream_cal_fu_288_la_2_we1,
        la_3_address0 => grp_stream_cal_fu_288_la_3_address0,
        la_3_ce0 => grp_stream_cal_fu_288_la_3_ce0,
        la_3_d0 => grp_stream_cal_fu_288_la_3_d0,
        la_3_q0 => la_3_q0,
        la_3_we0 => grp_stream_cal_fu_288_la_3_we0,
        la_3_address1 => grp_stream_cal_fu_288_la_3_address1,
        la_3_ce1 => grp_stream_cal_fu_288_la_3_ce1,
        la_3_d1 => grp_stream_cal_fu_288_la_3_d1,
        la_3_q1 => ap_const_lv32_0,
        la_3_we1 => grp_stream_cal_fu_288_la_3_we1,
        la_4_address0 => grp_stream_cal_fu_288_la_4_address0,
        la_4_ce0 => grp_stream_cal_fu_288_la_4_ce0,
        la_4_d0 => grp_stream_cal_fu_288_la_4_d0,
        la_4_q0 => la_4_q0,
        la_4_we0 => grp_stream_cal_fu_288_la_4_we0,
        la_4_address1 => grp_stream_cal_fu_288_la_4_address1,
        la_4_ce1 => grp_stream_cal_fu_288_la_4_ce1,
        la_4_d1 => grp_stream_cal_fu_288_la_4_d1,
        la_4_q1 => ap_const_lv32_0,
        la_4_we1 => grp_stream_cal_fu_288_la_4_we1,
        la_5_address0 => grp_stream_cal_fu_288_la_5_address0,
        la_5_ce0 => grp_stream_cal_fu_288_la_5_ce0,
        la_5_d0 => grp_stream_cal_fu_288_la_5_d0,
        la_5_q0 => la_5_q0,
        la_5_we0 => grp_stream_cal_fu_288_la_5_we0,
        la_5_address1 => grp_stream_cal_fu_288_la_5_address1,
        la_5_ce1 => grp_stream_cal_fu_288_la_5_ce1,
        la_5_d1 => grp_stream_cal_fu_288_la_5_d1,
        la_5_q1 => ap_const_lv32_0,
        la_5_we1 => grp_stream_cal_fu_288_la_5_we1,
        la_6_address0 => grp_stream_cal_fu_288_la_6_address0,
        la_6_ce0 => grp_stream_cal_fu_288_la_6_ce0,
        la_6_d0 => grp_stream_cal_fu_288_la_6_d0,
        la_6_q0 => la_6_q0,
        la_6_we0 => grp_stream_cal_fu_288_la_6_we0,
        la_6_address1 => grp_stream_cal_fu_288_la_6_address1,
        la_6_ce1 => grp_stream_cal_fu_288_la_6_ce1,
        la_6_d1 => grp_stream_cal_fu_288_la_6_d1,
        la_6_q1 => ap_const_lv32_0,
        la_6_we1 => grp_stream_cal_fu_288_la_6_we1,
        la_7_address0 => grp_stream_cal_fu_288_la_7_address0,
        la_7_ce0 => grp_stream_cal_fu_288_la_7_ce0,
        la_7_d0 => grp_stream_cal_fu_288_la_7_d0,
        la_7_q0 => la_7_q0,
        la_7_we0 => grp_stream_cal_fu_288_la_7_we0,
        la_7_address1 => grp_stream_cal_fu_288_la_7_address1,
        la_7_ce1 => grp_stream_cal_fu_288_la_7_ce1,
        la_7_d1 => grp_stream_cal_fu_288_la_7_d1,
        la_7_q1 => ap_const_lv32_0,
        la_7_we1 => grp_stream_cal_fu_288_la_7_we1,
        la_8_address0 => grp_stream_cal_fu_288_la_8_address0,
        la_8_ce0 => grp_stream_cal_fu_288_la_8_ce0,
        la_8_d0 => grp_stream_cal_fu_288_la_8_d0,
        la_8_q0 => la_8_q0,
        la_8_we0 => grp_stream_cal_fu_288_la_8_we0,
        la_8_address1 => grp_stream_cal_fu_288_la_8_address1,
        la_8_ce1 => grp_stream_cal_fu_288_la_8_ce1,
        la_8_d1 => grp_stream_cal_fu_288_la_8_d1,
        la_8_q1 => ap_const_lv32_0,
        la_8_we1 => grp_stream_cal_fu_288_la_8_we1,
        la_9_address0 => grp_stream_cal_fu_288_la_9_address0,
        la_9_ce0 => grp_stream_cal_fu_288_la_9_ce0,
        la_9_d0 => grp_stream_cal_fu_288_la_9_d0,
        la_9_q0 => la_9_q0,
        la_9_we0 => grp_stream_cal_fu_288_la_9_we0,
        la_9_address1 => grp_stream_cal_fu_288_la_9_address1,
        la_9_ce1 => grp_stream_cal_fu_288_la_9_ce1,
        la_9_d1 => grp_stream_cal_fu_288_la_9_d1,
        la_9_q1 => ap_const_lv32_0,
        la_9_we1 => grp_stream_cal_fu_288_la_9_we1,
        la_10_address0 => grp_stream_cal_fu_288_la_10_address0,
        la_10_ce0 => grp_stream_cal_fu_288_la_10_ce0,
        la_10_d0 => grp_stream_cal_fu_288_la_10_d0,
        la_10_q0 => la_10_q0,
        la_10_we0 => grp_stream_cal_fu_288_la_10_we0,
        la_10_address1 => grp_stream_cal_fu_288_la_10_address1,
        la_10_ce1 => grp_stream_cal_fu_288_la_10_ce1,
        la_10_d1 => grp_stream_cal_fu_288_la_10_d1,
        la_10_q1 => ap_const_lv32_0,
        la_10_we1 => grp_stream_cal_fu_288_la_10_we1,
        la_11_address0 => grp_stream_cal_fu_288_la_11_address0,
        la_11_ce0 => grp_stream_cal_fu_288_la_11_ce0,
        la_11_d0 => grp_stream_cal_fu_288_la_11_d0,
        la_11_q0 => la_11_q0,
        la_11_we0 => grp_stream_cal_fu_288_la_11_we0,
        la_11_address1 => grp_stream_cal_fu_288_la_11_address1,
        la_11_ce1 => grp_stream_cal_fu_288_la_11_ce1,
        la_11_d1 => grp_stream_cal_fu_288_la_11_d1,
        la_11_q1 => ap_const_lv32_0,
        la_11_we1 => grp_stream_cal_fu_288_la_11_we1,
        la_12_address0 => grp_stream_cal_fu_288_la_12_address0,
        la_12_ce0 => grp_stream_cal_fu_288_la_12_ce0,
        la_12_d0 => grp_stream_cal_fu_288_la_12_d0,
        la_12_q0 => la_12_q0,
        la_12_we0 => grp_stream_cal_fu_288_la_12_we0,
        la_12_address1 => grp_stream_cal_fu_288_la_12_address1,
        la_12_ce1 => grp_stream_cal_fu_288_la_12_ce1,
        la_12_d1 => grp_stream_cal_fu_288_la_12_d1,
        la_12_q1 => ap_const_lv32_0,
        la_12_we1 => grp_stream_cal_fu_288_la_12_we1,
        la_13_address0 => grp_stream_cal_fu_288_la_13_address0,
        la_13_ce0 => grp_stream_cal_fu_288_la_13_ce0,
        la_13_d0 => grp_stream_cal_fu_288_la_13_d0,
        la_13_q0 => la_13_q0,
        la_13_we0 => grp_stream_cal_fu_288_la_13_we0,
        la_13_address1 => grp_stream_cal_fu_288_la_13_address1,
        la_13_ce1 => grp_stream_cal_fu_288_la_13_ce1,
        la_13_d1 => grp_stream_cal_fu_288_la_13_d1,
        la_13_q1 => ap_const_lv32_0,
        la_13_we1 => grp_stream_cal_fu_288_la_13_we1,
        la_14_address0 => grp_stream_cal_fu_288_la_14_address0,
        la_14_ce0 => grp_stream_cal_fu_288_la_14_ce0,
        la_14_d0 => grp_stream_cal_fu_288_la_14_d0,
        la_14_q0 => la_14_q0,
        la_14_we0 => grp_stream_cal_fu_288_la_14_we0,
        la_14_address1 => grp_stream_cal_fu_288_la_14_address1,
        la_14_ce1 => grp_stream_cal_fu_288_la_14_ce1,
        la_14_d1 => grp_stream_cal_fu_288_la_14_d1,
        la_14_q1 => ap_const_lv32_0,
        la_14_we1 => grp_stream_cal_fu_288_la_14_we1,
        la_15_address0 => grp_stream_cal_fu_288_la_15_address0,
        la_15_ce0 => grp_stream_cal_fu_288_la_15_ce0,
        la_15_d0 => grp_stream_cal_fu_288_la_15_d0,
        la_15_q0 => la_15_q0,
        la_15_we0 => grp_stream_cal_fu_288_la_15_we0,
        la_15_address1 => grp_stream_cal_fu_288_la_15_address1,
        la_15_ce1 => grp_stream_cal_fu_288_la_15_ce1,
        la_15_d1 => grp_stream_cal_fu_288_la_15_d1,
        la_15_q1 => ap_const_lv32_0,
        la_15_we1 => grp_stream_cal_fu_288_la_15_we1,
        la_16_address0 => grp_stream_cal_fu_288_la_16_address0,
        la_16_ce0 => grp_stream_cal_fu_288_la_16_ce0,
        la_16_d0 => grp_stream_cal_fu_288_la_16_d0,
        la_16_q0 => la_16_q0,
        la_16_we0 => grp_stream_cal_fu_288_la_16_we0,
        la_16_address1 => grp_stream_cal_fu_288_la_16_address1,
        la_16_ce1 => grp_stream_cal_fu_288_la_16_ce1,
        la_16_d1 => grp_stream_cal_fu_288_la_16_d1,
        la_16_q1 => ap_const_lv32_0,
        la_16_we1 => grp_stream_cal_fu_288_la_16_we1,
        la_17_address0 => grp_stream_cal_fu_288_la_17_address0,
        la_17_ce0 => grp_stream_cal_fu_288_la_17_ce0,
        la_17_d0 => grp_stream_cal_fu_288_la_17_d0,
        la_17_q0 => la_17_q0,
        la_17_we0 => grp_stream_cal_fu_288_la_17_we0,
        la_17_address1 => grp_stream_cal_fu_288_la_17_address1,
        la_17_ce1 => grp_stream_cal_fu_288_la_17_ce1,
        la_17_d1 => grp_stream_cal_fu_288_la_17_d1,
        la_17_q1 => ap_const_lv32_0,
        la_17_we1 => grp_stream_cal_fu_288_la_17_we1,
        la_18_address0 => grp_stream_cal_fu_288_la_18_address0,
        la_18_ce0 => grp_stream_cal_fu_288_la_18_ce0,
        la_18_d0 => grp_stream_cal_fu_288_la_18_d0,
        la_18_q0 => la_18_q0,
        la_18_we0 => grp_stream_cal_fu_288_la_18_we0,
        la_18_address1 => grp_stream_cal_fu_288_la_18_address1,
        la_18_ce1 => grp_stream_cal_fu_288_la_18_ce1,
        la_18_d1 => grp_stream_cal_fu_288_la_18_d1,
        la_18_q1 => ap_const_lv32_0,
        la_18_we1 => grp_stream_cal_fu_288_la_18_we1,
        la_19_address0 => grp_stream_cal_fu_288_la_19_address0,
        la_19_ce0 => grp_stream_cal_fu_288_la_19_ce0,
        la_19_d0 => grp_stream_cal_fu_288_la_19_d0,
        la_19_q0 => la_19_q0,
        la_19_we0 => grp_stream_cal_fu_288_la_19_we0,
        la_19_address1 => grp_stream_cal_fu_288_la_19_address1,
        la_19_ce1 => grp_stream_cal_fu_288_la_19_ce1,
        la_19_d1 => grp_stream_cal_fu_288_la_19_d1,
        la_19_q1 => ap_const_lv32_0,
        la_19_we1 => grp_stream_cal_fu_288_la_19_we1,
        la_20_address0 => grp_stream_cal_fu_288_la_20_address0,
        la_20_ce0 => grp_stream_cal_fu_288_la_20_ce0,
        la_20_d0 => grp_stream_cal_fu_288_la_20_d0,
        la_20_q0 => la_20_q0,
        la_20_we0 => grp_stream_cal_fu_288_la_20_we0,
        la_20_address1 => grp_stream_cal_fu_288_la_20_address1,
        la_20_ce1 => grp_stream_cal_fu_288_la_20_ce1,
        la_20_d1 => grp_stream_cal_fu_288_la_20_d1,
        la_20_q1 => ap_const_lv32_0,
        la_20_we1 => grp_stream_cal_fu_288_la_20_we1,
        la_21_address0 => grp_stream_cal_fu_288_la_21_address0,
        la_21_ce0 => grp_stream_cal_fu_288_la_21_ce0,
        la_21_d0 => grp_stream_cal_fu_288_la_21_d0,
        la_21_q0 => la_21_q0,
        la_21_we0 => grp_stream_cal_fu_288_la_21_we0,
        la_21_address1 => grp_stream_cal_fu_288_la_21_address1,
        la_21_ce1 => grp_stream_cal_fu_288_la_21_ce1,
        la_21_d1 => grp_stream_cal_fu_288_la_21_d1,
        la_21_q1 => ap_const_lv32_0,
        la_21_we1 => grp_stream_cal_fu_288_la_21_we1,
        la_22_address0 => grp_stream_cal_fu_288_la_22_address0,
        la_22_ce0 => grp_stream_cal_fu_288_la_22_ce0,
        la_22_d0 => grp_stream_cal_fu_288_la_22_d0,
        la_22_q0 => la_22_q0,
        la_22_we0 => grp_stream_cal_fu_288_la_22_we0,
        la_22_address1 => grp_stream_cal_fu_288_la_22_address1,
        la_22_ce1 => grp_stream_cal_fu_288_la_22_ce1,
        la_22_d1 => grp_stream_cal_fu_288_la_22_d1,
        la_22_q1 => ap_const_lv32_0,
        la_22_we1 => grp_stream_cal_fu_288_la_22_we1,
        la_23_address0 => grp_stream_cal_fu_288_la_23_address0,
        la_23_ce0 => grp_stream_cal_fu_288_la_23_ce0,
        la_23_d0 => grp_stream_cal_fu_288_la_23_d0,
        la_23_q0 => la_23_q0,
        la_23_we0 => grp_stream_cal_fu_288_la_23_we0,
        la_23_address1 => grp_stream_cal_fu_288_la_23_address1,
        la_23_ce1 => grp_stream_cal_fu_288_la_23_ce1,
        la_23_d1 => grp_stream_cal_fu_288_la_23_d1,
        la_23_q1 => ap_const_lv32_0,
        la_23_we1 => grp_stream_cal_fu_288_la_23_we1,
        la_24_address0 => grp_stream_cal_fu_288_la_24_address0,
        la_24_ce0 => grp_stream_cal_fu_288_la_24_ce0,
        la_24_d0 => grp_stream_cal_fu_288_la_24_d0,
        la_24_q0 => la_24_q0,
        la_24_we0 => grp_stream_cal_fu_288_la_24_we0,
        la_24_address1 => grp_stream_cal_fu_288_la_24_address1,
        la_24_ce1 => grp_stream_cal_fu_288_la_24_ce1,
        la_24_d1 => grp_stream_cal_fu_288_la_24_d1,
        la_24_q1 => ap_const_lv32_0,
        la_24_we1 => grp_stream_cal_fu_288_la_24_we1,
        la_25_address0 => grp_stream_cal_fu_288_la_25_address0,
        la_25_ce0 => grp_stream_cal_fu_288_la_25_ce0,
        la_25_d0 => grp_stream_cal_fu_288_la_25_d0,
        la_25_q0 => la_25_q0,
        la_25_we0 => grp_stream_cal_fu_288_la_25_we0,
        la_25_address1 => grp_stream_cal_fu_288_la_25_address1,
        la_25_ce1 => grp_stream_cal_fu_288_la_25_ce1,
        la_25_d1 => grp_stream_cal_fu_288_la_25_d1,
        la_25_q1 => ap_const_lv32_0,
        la_25_we1 => grp_stream_cal_fu_288_la_25_we1,
        la_26_address0 => grp_stream_cal_fu_288_la_26_address0,
        la_26_ce0 => grp_stream_cal_fu_288_la_26_ce0,
        la_26_d0 => grp_stream_cal_fu_288_la_26_d0,
        la_26_q0 => la_26_q0,
        la_26_we0 => grp_stream_cal_fu_288_la_26_we0,
        la_26_address1 => grp_stream_cal_fu_288_la_26_address1,
        la_26_ce1 => grp_stream_cal_fu_288_la_26_ce1,
        la_26_d1 => grp_stream_cal_fu_288_la_26_d1,
        la_26_q1 => ap_const_lv32_0,
        la_26_we1 => grp_stream_cal_fu_288_la_26_we1,
        la_27_address0 => grp_stream_cal_fu_288_la_27_address0,
        la_27_ce0 => grp_stream_cal_fu_288_la_27_ce0,
        la_27_d0 => grp_stream_cal_fu_288_la_27_d0,
        la_27_q0 => la_27_q0,
        la_27_we0 => grp_stream_cal_fu_288_la_27_we0,
        la_27_address1 => grp_stream_cal_fu_288_la_27_address1,
        la_27_ce1 => grp_stream_cal_fu_288_la_27_ce1,
        la_27_d1 => grp_stream_cal_fu_288_la_27_d1,
        la_27_q1 => ap_const_lv32_0,
        la_27_we1 => grp_stream_cal_fu_288_la_27_we1,
        la_28_address0 => grp_stream_cal_fu_288_la_28_address0,
        la_28_ce0 => grp_stream_cal_fu_288_la_28_ce0,
        la_28_d0 => grp_stream_cal_fu_288_la_28_d0,
        la_28_q0 => la_28_q0,
        la_28_we0 => grp_stream_cal_fu_288_la_28_we0,
        la_28_address1 => grp_stream_cal_fu_288_la_28_address1,
        la_28_ce1 => grp_stream_cal_fu_288_la_28_ce1,
        la_28_d1 => grp_stream_cal_fu_288_la_28_d1,
        la_28_q1 => ap_const_lv32_0,
        la_28_we1 => grp_stream_cal_fu_288_la_28_we1,
        la_29_address0 => grp_stream_cal_fu_288_la_29_address0,
        la_29_ce0 => grp_stream_cal_fu_288_la_29_ce0,
        la_29_d0 => grp_stream_cal_fu_288_la_29_d0,
        la_29_q0 => la_29_q0,
        la_29_we0 => grp_stream_cal_fu_288_la_29_we0,
        la_29_address1 => grp_stream_cal_fu_288_la_29_address1,
        la_29_ce1 => grp_stream_cal_fu_288_la_29_ce1,
        la_29_d1 => grp_stream_cal_fu_288_la_29_d1,
        la_29_q1 => ap_const_lv32_0,
        la_29_we1 => grp_stream_cal_fu_288_la_29_we1,
        la_30_address0 => grp_stream_cal_fu_288_la_30_address0,
        la_30_ce0 => grp_stream_cal_fu_288_la_30_ce0,
        la_30_d0 => grp_stream_cal_fu_288_la_30_d0,
        la_30_q0 => la_30_q0,
        la_30_we0 => grp_stream_cal_fu_288_la_30_we0,
        la_30_address1 => grp_stream_cal_fu_288_la_30_address1,
        la_30_ce1 => grp_stream_cal_fu_288_la_30_ce1,
        la_30_d1 => grp_stream_cal_fu_288_la_30_d1,
        la_30_q1 => ap_const_lv32_0,
        la_30_we1 => grp_stream_cal_fu_288_la_30_we1,
        la_31_address0 => grp_stream_cal_fu_288_la_31_address0,
        la_31_ce0 => grp_stream_cal_fu_288_la_31_ce0,
        la_31_d0 => grp_stream_cal_fu_288_la_31_d0,
        la_31_q0 => la_31_q0,
        la_31_we0 => grp_stream_cal_fu_288_la_31_we0,
        la_31_address1 => grp_stream_cal_fu_288_la_31_address1,
        la_31_ce1 => grp_stream_cal_fu_288_la_31_ce1,
        la_31_d1 => grp_stream_cal_fu_288_la_31_d1,
        la_31_q1 => ap_const_lv32_0,
        la_31_we1 => grp_stream_cal_fu_288_la_31_we1,
        B_dout => B_dout,
        B_empty_n => B_empty_n,
        B_read => grp_stream_cal_fu_288_B_read,
        lout_0_address0 => grp_stream_cal_fu_288_lout_0_address0,
        lout_0_ce0 => grp_stream_cal_fu_288_lout_0_ce0,
        lout_0_d0 => grp_stream_cal_fu_288_lout_0_d0,
        lout_0_q0 => lout_0_q0,
        lout_0_we0 => grp_stream_cal_fu_288_lout_0_we0,
        lout_0_address1 => grp_stream_cal_fu_288_lout_0_address1,
        lout_0_ce1 => grp_stream_cal_fu_288_lout_0_ce1,
        lout_0_d1 => grp_stream_cal_fu_288_lout_0_d1,
        lout_0_q1 => ap_const_lv32_0,
        lout_0_we1 => grp_stream_cal_fu_288_lout_0_we1,
        lout_1_address0 => grp_stream_cal_fu_288_lout_1_address0,
        lout_1_ce0 => grp_stream_cal_fu_288_lout_1_ce0,
        lout_1_d0 => grp_stream_cal_fu_288_lout_1_d0,
        lout_1_q0 => lout_1_q0,
        lout_1_we0 => grp_stream_cal_fu_288_lout_1_we0,
        lout_1_address1 => grp_stream_cal_fu_288_lout_1_address1,
        lout_1_ce1 => grp_stream_cal_fu_288_lout_1_ce1,
        lout_1_d1 => grp_stream_cal_fu_288_lout_1_d1,
        lout_1_q1 => ap_const_lv32_0,
        lout_1_we1 => grp_stream_cal_fu_288_lout_1_we1,
        lout_2_address0 => grp_stream_cal_fu_288_lout_2_address0,
        lout_2_ce0 => grp_stream_cal_fu_288_lout_2_ce0,
        lout_2_d0 => grp_stream_cal_fu_288_lout_2_d0,
        lout_2_q0 => lout_2_q0,
        lout_2_we0 => grp_stream_cal_fu_288_lout_2_we0,
        lout_2_address1 => grp_stream_cal_fu_288_lout_2_address1,
        lout_2_ce1 => grp_stream_cal_fu_288_lout_2_ce1,
        lout_2_d1 => grp_stream_cal_fu_288_lout_2_d1,
        lout_2_q1 => ap_const_lv32_0,
        lout_2_we1 => grp_stream_cal_fu_288_lout_2_we1,
        lout_3_address0 => grp_stream_cal_fu_288_lout_3_address0,
        lout_3_ce0 => grp_stream_cal_fu_288_lout_3_ce0,
        lout_3_d0 => grp_stream_cal_fu_288_lout_3_d0,
        lout_3_q0 => lout_3_q0,
        lout_3_we0 => grp_stream_cal_fu_288_lout_3_we0,
        lout_3_address1 => grp_stream_cal_fu_288_lout_3_address1,
        lout_3_ce1 => grp_stream_cal_fu_288_lout_3_ce1,
        lout_3_d1 => grp_stream_cal_fu_288_lout_3_d1,
        lout_3_q1 => ap_const_lv32_0,
        lout_3_we1 => grp_stream_cal_fu_288_lout_3_we1,
        lout_4_address0 => grp_stream_cal_fu_288_lout_4_address0,
        lout_4_ce0 => grp_stream_cal_fu_288_lout_4_ce0,
        lout_4_d0 => grp_stream_cal_fu_288_lout_4_d0,
        lout_4_q0 => lout_4_q0,
        lout_4_we0 => grp_stream_cal_fu_288_lout_4_we0,
        lout_4_address1 => grp_stream_cal_fu_288_lout_4_address1,
        lout_4_ce1 => grp_stream_cal_fu_288_lout_4_ce1,
        lout_4_d1 => grp_stream_cal_fu_288_lout_4_d1,
        lout_4_q1 => ap_const_lv32_0,
        lout_4_we1 => grp_stream_cal_fu_288_lout_4_we1,
        lout_5_address0 => grp_stream_cal_fu_288_lout_5_address0,
        lout_5_ce0 => grp_stream_cal_fu_288_lout_5_ce0,
        lout_5_d0 => grp_stream_cal_fu_288_lout_5_d0,
        lout_5_q0 => lout_5_q0,
        lout_5_we0 => grp_stream_cal_fu_288_lout_5_we0,
        lout_5_address1 => grp_stream_cal_fu_288_lout_5_address1,
        lout_5_ce1 => grp_stream_cal_fu_288_lout_5_ce1,
        lout_5_d1 => grp_stream_cal_fu_288_lout_5_d1,
        lout_5_q1 => ap_const_lv32_0,
        lout_5_we1 => grp_stream_cal_fu_288_lout_5_we1,
        lout_6_address0 => grp_stream_cal_fu_288_lout_6_address0,
        lout_6_ce0 => grp_stream_cal_fu_288_lout_6_ce0,
        lout_6_d0 => grp_stream_cal_fu_288_lout_6_d0,
        lout_6_q0 => lout_6_q0,
        lout_6_we0 => grp_stream_cal_fu_288_lout_6_we0,
        lout_6_address1 => grp_stream_cal_fu_288_lout_6_address1,
        lout_6_ce1 => grp_stream_cal_fu_288_lout_6_ce1,
        lout_6_d1 => grp_stream_cal_fu_288_lout_6_d1,
        lout_6_q1 => ap_const_lv32_0,
        lout_6_we1 => grp_stream_cal_fu_288_lout_6_we1,
        lout_7_address0 => grp_stream_cal_fu_288_lout_7_address0,
        lout_7_ce0 => grp_stream_cal_fu_288_lout_7_ce0,
        lout_7_d0 => grp_stream_cal_fu_288_lout_7_d0,
        lout_7_q0 => lout_7_q0,
        lout_7_we0 => grp_stream_cal_fu_288_lout_7_we0,
        lout_7_address1 => grp_stream_cal_fu_288_lout_7_address1,
        lout_7_ce1 => grp_stream_cal_fu_288_lout_7_ce1,
        lout_7_d1 => grp_stream_cal_fu_288_lout_7_d1,
        lout_7_q1 => ap_const_lv32_0,
        lout_7_we1 => grp_stream_cal_fu_288_lout_7_we1,
        lout_8_address0 => grp_stream_cal_fu_288_lout_8_address0,
        lout_8_ce0 => grp_stream_cal_fu_288_lout_8_ce0,
        lout_8_d0 => grp_stream_cal_fu_288_lout_8_d0,
        lout_8_q0 => lout_8_q0,
        lout_8_we0 => grp_stream_cal_fu_288_lout_8_we0,
        lout_8_address1 => grp_stream_cal_fu_288_lout_8_address1,
        lout_8_ce1 => grp_stream_cal_fu_288_lout_8_ce1,
        lout_8_d1 => grp_stream_cal_fu_288_lout_8_d1,
        lout_8_q1 => ap_const_lv32_0,
        lout_8_we1 => grp_stream_cal_fu_288_lout_8_we1,
        lout_9_address0 => grp_stream_cal_fu_288_lout_9_address0,
        lout_9_ce0 => grp_stream_cal_fu_288_lout_9_ce0,
        lout_9_d0 => grp_stream_cal_fu_288_lout_9_d0,
        lout_9_q0 => lout_9_q0,
        lout_9_we0 => grp_stream_cal_fu_288_lout_9_we0,
        lout_9_address1 => grp_stream_cal_fu_288_lout_9_address1,
        lout_9_ce1 => grp_stream_cal_fu_288_lout_9_ce1,
        lout_9_d1 => grp_stream_cal_fu_288_lout_9_d1,
        lout_9_q1 => ap_const_lv32_0,
        lout_9_we1 => grp_stream_cal_fu_288_lout_9_we1,
        lout_10_address0 => grp_stream_cal_fu_288_lout_10_address0,
        lout_10_ce0 => grp_stream_cal_fu_288_lout_10_ce0,
        lout_10_d0 => grp_stream_cal_fu_288_lout_10_d0,
        lout_10_q0 => lout_10_q0,
        lout_10_we0 => grp_stream_cal_fu_288_lout_10_we0,
        lout_10_address1 => grp_stream_cal_fu_288_lout_10_address1,
        lout_10_ce1 => grp_stream_cal_fu_288_lout_10_ce1,
        lout_10_d1 => grp_stream_cal_fu_288_lout_10_d1,
        lout_10_q1 => ap_const_lv32_0,
        lout_10_we1 => grp_stream_cal_fu_288_lout_10_we1,
        lout_11_address0 => grp_stream_cal_fu_288_lout_11_address0,
        lout_11_ce0 => grp_stream_cal_fu_288_lout_11_ce0,
        lout_11_d0 => grp_stream_cal_fu_288_lout_11_d0,
        lout_11_q0 => lout_11_q0,
        lout_11_we0 => grp_stream_cal_fu_288_lout_11_we0,
        lout_11_address1 => grp_stream_cal_fu_288_lout_11_address1,
        lout_11_ce1 => grp_stream_cal_fu_288_lout_11_ce1,
        lout_11_d1 => grp_stream_cal_fu_288_lout_11_d1,
        lout_11_q1 => ap_const_lv32_0,
        lout_11_we1 => grp_stream_cal_fu_288_lout_11_we1,
        lout_12_address0 => grp_stream_cal_fu_288_lout_12_address0,
        lout_12_ce0 => grp_stream_cal_fu_288_lout_12_ce0,
        lout_12_d0 => grp_stream_cal_fu_288_lout_12_d0,
        lout_12_q0 => lout_12_q0,
        lout_12_we0 => grp_stream_cal_fu_288_lout_12_we0,
        lout_12_address1 => grp_stream_cal_fu_288_lout_12_address1,
        lout_12_ce1 => grp_stream_cal_fu_288_lout_12_ce1,
        lout_12_d1 => grp_stream_cal_fu_288_lout_12_d1,
        lout_12_q1 => ap_const_lv32_0,
        lout_12_we1 => grp_stream_cal_fu_288_lout_12_we1,
        lout_13_address0 => grp_stream_cal_fu_288_lout_13_address0,
        lout_13_ce0 => grp_stream_cal_fu_288_lout_13_ce0,
        lout_13_d0 => grp_stream_cal_fu_288_lout_13_d0,
        lout_13_q0 => lout_13_q0,
        lout_13_we0 => grp_stream_cal_fu_288_lout_13_we0,
        lout_13_address1 => grp_stream_cal_fu_288_lout_13_address1,
        lout_13_ce1 => grp_stream_cal_fu_288_lout_13_ce1,
        lout_13_d1 => grp_stream_cal_fu_288_lout_13_d1,
        lout_13_q1 => ap_const_lv32_0,
        lout_13_we1 => grp_stream_cal_fu_288_lout_13_we1,
        lout_14_address0 => grp_stream_cal_fu_288_lout_14_address0,
        lout_14_ce0 => grp_stream_cal_fu_288_lout_14_ce0,
        lout_14_d0 => grp_stream_cal_fu_288_lout_14_d0,
        lout_14_q0 => lout_14_q0,
        lout_14_we0 => grp_stream_cal_fu_288_lout_14_we0,
        lout_14_address1 => grp_stream_cal_fu_288_lout_14_address1,
        lout_14_ce1 => grp_stream_cal_fu_288_lout_14_ce1,
        lout_14_d1 => grp_stream_cal_fu_288_lout_14_d1,
        lout_14_q1 => ap_const_lv32_0,
        lout_14_we1 => grp_stream_cal_fu_288_lout_14_we1,
        lout_15_address0 => grp_stream_cal_fu_288_lout_15_address0,
        lout_15_ce0 => grp_stream_cal_fu_288_lout_15_ce0,
        lout_15_d0 => grp_stream_cal_fu_288_lout_15_d0,
        lout_15_q0 => lout_15_q0,
        lout_15_we0 => grp_stream_cal_fu_288_lout_15_we0,
        lout_15_address1 => grp_stream_cal_fu_288_lout_15_address1,
        lout_15_ce1 => grp_stream_cal_fu_288_lout_15_ce1,
        lout_15_d1 => grp_stream_cal_fu_288_lout_15_d1,
        lout_15_q1 => ap_const_lv32_0,
        lout_15_we1 => grp_stream_cal_fu_288_lout_15_we1,
        lout_16_address0 => grp_stream_cal_fu_288_lout_16_address0,
        lout_16_ce0 => grp_stream_cal_fu_288_lout_16_ce0,
        lout_16_d0 => grp_stream_cal_fu_288_lout_16_d0,
        lout_16_q0 => lout_16_q0,
        lout_16_we0 => grp_stream_cal_fu_288_lout_16_we0,
        lout_16_address1 => grp_stream_cal_fu_288_lout_16_address1,
        lout_16_ce1 => grp_stream_cal_fu_288_lout_16_ce1,
        lout_16_d1 => grp_stream_cal_fu_288_lout_16_d1,
        lout_16_q1 => ap_const_lv32_0,
        lout_16_we1 => grp_stream_cal_fu_288_lout_16_we1,
        lout_17_address0 => grp_stream_cal_fu_288_lout_17_address0,
        lout_17_ce0 => grp_stream_cal_fu_288_lout_17_ce0,
        lout_17_d0 => grp_stream_cal_fu_288_lout_17_d0,
        lout_17_q0 => lout_17_q0,
        lout_17_we0 => grp_stream_cal_fu_288_lout_17_we0,
        lout_17_address1 => grp_stream_cal_fu_288_lout_17_address1,
        lout_17_ce1 => grp_stream_cal_fu_288_lout_17_ce1,
        lout_17_d1 => grp_stream_cal_fu_288_lout_17_d1,
        lout_17_q1 => ap_const_lv32_0,
        lout_17_we1 => grp_stream_cal_fu_288_lout_17_we1,
        lout_18_address0 => grp_stream_cal_fu_288_lout_18_address0,
        lout_18_ce0 => grp_stream_cal_fu_288_lout_18_ce0,
        lout_18_d0 => grp_stream_cal_fu_288_lout_18_d0,
        lout_18_q0 => lout_18_q0,
        lout_18_we0 => grp_stream_cal_fu_288_lout_18_we0,
        lout_18_address1 => grp_stream_cal_fu_288_lout_18_address1,
        lout_18_ce1 => grp_stream_cal_fu_288_lout_18_ce1,
        lout_18_d1 => grp_stream_cal_fu_288_lout_18_d1,
        lout_18_q1 => ap_const_lv32_0,
        lout_18_we1 => grp_stream_cal_fu_288_lout_18_we1,
        lout_19_address0 => grp_stream_cal_fu_288_lout_19_address0,
        lout_19_ce0 => grp_stream_cal_fu_288_lout_19_ce0,
        lout_19_d0 => grp_stream_cal_fu_288_lout_19_d0,
        lout_19_q0 => lout_19_q0,
        lout_19_we0 => grp_stream_cal_fu_288_lout_19_we0,
        lout_19_address1 => grp_stream_cal_fu_288_lout_19_address1,
        lout_19_ce1 => grp_stream_cal_fu_288_lout_19_ce1,
        lout_19_d1 => grp_stream_cal_fu_288_lout_19_d1,
        lout_19_q1 => ap_const_lv32_0,
        lout_19_we1 => grp_stream_cal_fu_288_lout_19_we1,
        lout_20_address0 => grp_stream_cal_fu_288_lout_20_address0,
        lout_20_ce0 => grp_stream_cal_fu_288_lout_20_ce0,
        lout_20_d0 => grp_stream_cal_fu_288_lout_20_d0,
        lout_20_q0 => lout_20_q0,
        lout_20_we0 => grp_stream_cal_fu_288_lout_20_we0,
        lout_20_address1 => grp_stream_cal_fu_288_lout_20_address1,
        lout_20_ce1 => grp_stream_cal_fu_288_lout_20_ce1,
        lout_20_d1 => grp_stream_cal_fu_288_lout_20_d1,
        lout_20_q1 => ap_const_lv32_0,
        lout_20_we1 => grp_stream_cal_fu_288_lout_20_we1,
        lout_21_address0 => grp_stream_cal_fu_288_lout_21_address0,
        lout_21_ce0 => grp_stream_cal_fu_288_lout_21_ce0,
        lout_21_d0 => grp_stream_cal_fu_288_lout_21_d0,
        lout_21_q0 => lout_21_q0,
        lout_21_we0 => grp_stream_cal_fu_288_lout_21_we0,
        lout_21_address1 => grp_stream_cal_fu_288_lout_21_address1,
        lout_21_ce1 => grp_stream_cal_fu_288_lout_21_ce1,
        lout_21_d1 => grp_stream_cal_fu_288_lout_21_d1,
        lout_21_q1 => ap_const_lv32_0,
        lout_21_we1 => grp_stream_cal_fu_288_lout_21_we1,
        lout_22_address0 => grp_stream_cal_fu_288_lout_22_address0,
        lout_22_ce0 => grp_stream_cal_fu_288_lout_22_ce0,
        lout_22_d0 => grp_stream_cal_fu_288_lout_22_d0,
        lout_22_q0 => lout_22_q0,
        lout_22_we0 => grp_stream_cal_fu_288_lout_22_we0,
        lout_22_address1 => grp_stream_cal_fu_288_lout_22_address1,
        lout_22_ce1 => grp_stream_cal_fu_288_lout_22_ce1,
        lout_22_d1 => grp_stream_cal_fu_288_lout_22_d1,
        lout_22_q1 => ap_const_lv32_0,
        lout_22_we1 => grp_stream_cal_fu_288_lout_22_we1,
        lout_23_address0 => grp_stream_cal_fu_288_lout_23_address0,
        lout_23_ce0 => grp_stream_cal_fu_288_lout_23_ce0,
        lout_23_d0 => grp_stream_cal_fu_288_lout_23_d0,
        lout_23_q0 => lout_23_q0,
        lout_23_we0 => grp_stream_cal_fu_288_lout_23_we0,
        lout_23_address1 => grp_stream_cal_fu_288_lout_23_address1,
        lout_23_ce1 => grp_stream_cal_fu_288_lout_23_ce1,
        lout_23_d1 => grp_stream_cal_fu_288_lout_23_d1,
        lout_23_q1 => ap_const_lv32_0,
        lout_23_we1 => grp_stream_cal_fu_288_lout_23_we1,
        lout_24_address0 => grp_stream_cal_fu_288_lout_24_address0,
        lout_24_ce0 => grp_stream_cal_fu_288_lout_24_ce0,
        lout_24_d0 => grp_stream_cal_fu_288_lout_24_d0,
        lout_24_q0 => lout_24_q0,
        lout_24_we0 => grp_stream_cal_fu_288_lout_24_we0,
        lout_24_address1 => grp_stream_cal_fu_288_lout_24_address1,
        lout_24_ce1 => grp_stream_cal_fu_288_lout_24_ce1,
        lout_24_d1 => grp_stream_cal_fu_288_lout_24_d1,
        lout_24_q1 => ap_const_lv32_0,
        lout_24_we1 => grp_stream_cal_fu_288_lout_24_we1,
        lout_25_address0 => grp_stream_cal_fu_288_lout_25_address0,
        lout_25_ce0 => grp_stream_cal_fu_288_lout_25_ce0,
        lout_25_d0 => grp_stream_cal_fu_288_lout_25_d0,
        lout_25_q0 => lout_25_q0,
        lout_25_we0 => grp_stream_cal_fu_288_lout_25_we0,
        lout_25_address1 => grp_stream_cal_fu_288_lout_25_address1,
        lout_25_ce1 => grp_stream_cal_fu_288_lout_25_ce1,
        lout_25_d1 => grp_stream_cal_fu_288_lout_25_d1,
        lout_25_q1 => ap_const_lv32_0,
        lout_25_we1 => grp_stream_cal_fu_288_lout_25_we1,
        lout_26_address0 => grp_stream_cal_fu_288_lout_26_address0,
        lout_26_ce0 => grp_stream_cal_fu_288_lout_26_ce0,
        lout_26_d0 => grp_stream_cal_fu_288_lout_26_d0,
        lout_26_q0 => lout_26_q0,
        lout_26_we0 => grp_stream_cal_fu_288_lout_26_we0,
        lout_26_address1 => grp_stream_cal_fu_288_lout_26_address1,
        lout_26_ce1 => grp_stream_cal_fu_288_lout_26_ce1,
        lout_26_d1 => grp_stream_cal_fu_288_lout_26_d1,
        lout_26_q1 => ap_const_lv32_0,
        lout_26_we1 => grp_stream_cal_fu_288_lout_26_we1,
        lout_27_address0 => grp_stream_cal_fu_288_lout_27_address0,
        lout_27_ce0 => grp_stream_cal_fu_288_lout_27_ce0,
        lout_27_d0 => grp_stream_cal_fu_288_lout_27_d0,
        lout_27_q0 => lout_27_q0,
        lout_27_we0 => grp_stream_cal_fu_288_lout_27_we0,
        lout_27_address1 => grp_stream_cal_fu_288_lout_27_address1,
        lout_27_ce1 => grp_stream_cal_fu_288_lout_27_ce1,
        lout_27_d1 => grp_stream_cal_fu_288_lout_27_d1,
        lout_27_q1 => ap_const_lv32_0,
        lout_27_we1 => grp_stream_cal_fu_288_lout_27_we1,
        lout_28_address0 => grp_stream_cal_fu_288_lout_28_address0,
        lout_28_ce0 => grp_stream_cal_fu_288_lout_28_ce0,
        lout_28_d0 => grp_stream_cal_fu_288_lout_28_d0,
        lout_28_q0 => lout_28_q0,
        lout_28_we0 => grp_stream_cal_fu_288_lout_28_we0,
        lout_28_address1 => grp_stream_cal_fu_288_lout_28_address1,
        lout_28_ce1 => grp_stream_cal_fu_288_lout_28_ce1,
        lout_28_d1 => grp_stream_cal_fu_288_lout_28_d1,
        lout_28_q1 => ap_const_lv32_0,
        lout_28_we1 => grp_stream_cal_fu_288_lout_28_we1,
        lout_29_address0 => grp_stream_cal_fu_288_lout_29_address0,
        lout_29_ce0 => grp_stream_cal_fu_288_lout_29_ce0,
        lout_29_d0 => grp_stream_cal_fu_288_lout_29_d0,
        lout_29_q0 => lout_29_q0,
        lout_29_we0 => grp_stream_cal_fu_288_lout_29_we0,
        lout_29_address1 => grp_stream_cal_fu_288_lout_29_address1,
        lout_29_ce1 => grp_stream_cal_fu_288_lout_29_ce1,
        lout_29_d1 => grp_stream_cal_fu_288_lout_29_d1,
        lout_29_q1 => ap_const_lv32_0,
        lout_29_we1 => grp_stream_cal_fu_288_lout_29_we1,
        lout_30_address0 => grp_stream_cal_fu_288_lout_30_address0,
        lout_30_ce0 => grp_stream_cal_fu_288_lout_30_ce0,
        lout_30_d0 => grp_stream_cal_fu_288_lout_30_d0,
        lout_30_q0 => lout_30_q0,
        lout_30_we0 => grp_stream_cal_fu_288_lout_30_we0,
        lout_30_address1 => grp_stream_cal_fu_288_lout_30_address1,
        lout_30_ce1 => grp_stream_cal_fu_288_lout_30_ce1,
        lout_30_d1 => grp_stream_cal_fu_288_lout_30_d1,
        lout_30_q1 => ap_const_lv32_0,
        lout_30_we1 => grp_stream_cal_fu_288_lout_30_we1,
        lout_31_address0 => grp_stream_cal_fu_288_lout_31_address0,
        lout_31_ce0 => grp_stream_cal_fu_288_lout_31_ce0,
        lout_31_d0 => grp_stream_cal_fu_288_lout_31_d0,
        lout_31_q0 => lout_31_q0,
        lout_31_we0 => grp_stream_cal_fu_288_lout_31_we0,
        lout_31_address1 => grp_stream_cal_fu_288_lout_31_address1,
        lout_31_ce1 => grp_stream_cal_fu_288_lout_31_ce1,
        lout_31_d1 => grp_stream_cal_fu_288_lout_31_d1,
        lout_31_q1 => ap_const_lv32_0,
        lout_31_we1 => grp_stream_cal_fu_288_lout_31_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_done => grp_stream_cal_fu_288_ap_done,
        ap_start => grp_stream_cal_fu_288_ap_start,
        ap_ready => grp_stream_cal_fu_288_ap_ready,
        ap_idle => grp_stream_cal_fu_288_ap_idle,
        ap_continue => grp_stream_cal_fu_288_ap_continue);

    grp_write_out_fu_358 : component a0_write_out
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_write_out_fu_358_ap_start,
        ap_done => grp_write_out_fu_358_ap_done,
        ap_idle => grp_write_out_fu_358_ap_idle,
        ap_ready => grp_write_out_fu_358_ap_ready,
        lout_0_address0 => grp_write_out_fu_358_lout_0_address0,
        lout_0_ce0 => grp_write_out_fu_358_lout_0_ce0,
        lout_0_q0 => lout_0_q0,
        lout_1_address0 => grp_write_out_fu_358_lout_1_address0,
        lout_1_ce0 => grp_write_out_fu_358_lout_1_ce0,
        lout_1_q0 => lout_1_q0,
        lout_2_address0 => grp_write_out_fu_358_lout_2_address0,
        lout_2_ce0 => grp_write_out_fu_358_lout_2_ce0,
        lout_2_q0 => lout_2_q0,
        lout_3_address0 => grp_write_out_fu_358_lout_3_address0,
        lout_3_ce0 => grp_write_out_fu_358_lout_3_ce0,
        lout_3_q0 => lout_3_q0,
        lout_4_address0 => grp_write_out_fu_358_lout_4_address0,
        lout_4_ce0 => grp_write_out_fu_358_lout_4_ce0,
        lout_4_q0 => lout_4_q0,
        lout_5_address0 => grp_write_out_fu_358_lout_5_address0,
        lout_5_ce0 => grp_write_out_fu_358_lout_5_ce0,
        lout_5_q0 => lout_5_q0,
        lout_6_address0 => grp_write_out_fu_358_lout_6_address0,
        lout_6_ce0 => grp_write_out_fu_358_lout_6_ce0,
        lout_6_q0 => lout_6_q0,
        lout_7_address0 => grp_write_out_fu_358_lout_7_address0,
        lout_7_ce0 => grp_write_out_fu_358_lout_7_ce0,
        lout_7_q0 => lout_7_q0,
        lout_8_address0 => grp_write_out_fu_358_lout_8_address0,
        lout_8_ce0 => grp_write_out_fu_358_lout_8_ce0,
        lout_8_q0 => lout_8_q0,
        lout_9_address0 => grp_write_out_fu_358_lout_9_address0,
        lout_9_ce0 => grp_write_out_fu_358_lout_9_ce0,
        lout_9_q0 => lout_9_q0,
        lout_10_address0 => grp_write_out_fu_358_lout_10_address0,
        lout_10_ce0 => grp_write_out_fu_358_lout_10_ce0,
        lout_10_q0 => lout_10_q0,
        lout_11_address0 => grp_write_out_fu_358_lout_11_address0,
        lout_11_ce0 => grp_write_out_fu_358_lout_11_ce0,
        lout_11_q0 => lout_11_q0,
        lout_12_address0 => grp_write_out_fu_358_lout_12_address0,
        lout_12_ce0 => grp_write_out_fu_358_lout_12_ce0,
        lout_12_q0 => lout_12_q0,
        lout_13_address0 => grp_write_out_fu_358_lout_13_address0,
        lout_13_ce0 => grp_write_out_fu_358_lout_13_ce0,
        lout_13_q0 => lout_13_q0,
        lout_14_address0 => grp_write_out_fu_358_lout_14_address0,
        lout_14_ce0 => grp_write_out_fu_358_lout_14_ce0,
        lout_14_q0 => lout_14_q0,
        lout_15_address0 => grp_write_out_fu_358_lout_15_address0,
        lout_15_ce0 => grp_write_out_fu_358_lout_15_ce0,
        lout_15_q0 => lout_15_q0,
        lout_16_address0 => grp_write_out_fu_358_lout_16_address0,
        lout_16_ce0 => grp_write_out_fu_358_lout_16_ce0,
        lout_16_q0 => lout_16_q0,
        lout_17_address0 => grp_write_out_fu_358_lout_17_address0,
        lout_17_ce0 => grp_write_out_fu_358_lout_17_ce0,
        lout_17_q0 => lout_17_q0,
        lout_18_address0 => grp_write_out_fu_358_lout_18_address0,
        lout_18_ce0 => grp_write_out_fu_358_lout_18_ce0,
        lout_18_q0 => lout_18_q0,
        lout_19_address0 => grp_write_out_fu_358_lout_19_address0,
        lout_19_ce0 => grp_write_out_fu_358_lout_19_ce0,
        lout_19_q0 => lout_19_q0,
        lout_20_address0 => grp_write_out_fu_358_lout_20_address0,
        lout_20_ce0 => grp_write_out_fu_358_lout_20_ce0,
        lout_20_q0 => lout_20_q0,
        lout_21_address0 => grp_write_out_fu_358_lout_21_address0,
        lout_21_ce0 => grp_write_out_fu_358_lout_21_ce0,
        lout_21_q0 => lout_21_q0,
        lout_22_address0 => grp_write_out_fu_358_lout_22_address0,
        lout_22_ce0 => grp_write_out_fu_358_lout_22_ce0,
        lout_22_q0 => lout_22_q0,
        lout_23_address0 => grp_write_out_fu_358_lout_23_address0,
        lout_23_ce0 => grp_write_out_fu_358_lout_23_ce0,
        lout_23_q0 => lout_23_q0,
        lout_24_address0 => grp_write_out_fu_358_lout_24_address0,
        lout_24_ce0 => grp_write_out_fu_358_lout_24_ce0,
        lout_24_q0 => lout_24_q0,
        lout_25_address0 => grp_write_out_fu_358_lout_25_address0,
        lout_25_ce0 => grp_write_out_fu_358_lout_25_ce0,
        lout_25_q0 => lout_25_q0,
        lout_26_address0 => grp_write_out_fu_358_lout_26_address0,
        lout_26_ce0 => grp_write_out_fu_358_lout_26_ce0,
        lout_26_q0 => lout_26_q0,
        lout_27_address0 => grp_write_out_fu_358_lout_27_address0,
        lout_27_ce0 => grp_write_out_fu_358_lout_27_ce0,
        lout_27_q0 => lout_27_q0,
        lout_28_address0 => grp_write_out_fu_358_lout_28_address0,
        lout_28_ce0 => grp_write_out_fu_358_lout_28_ce0,
        lout_28_q0 => lout_28_q0,
        lout_29_address0 => grp_write_out_fu_358_lout_29_address0,
        lout_29_ce0 => grp_write_out_fu_358_lout_29_ce0,
        lout_29_q0 => lout_29_q0,
        lout_30_address0 => grp_write_out_fu_358_lout_30_address0,
        lout_30_ce0 => grp_write_out_fu_358_lout_30_ce0,
        lout_30_q0 => lout_30_q0,
        lout_31_address0 => grp_write_out_fu_358_lout_31_address0,
        lout_31_ce0 => grp_write_out_fu_358_lout_31_ce0,
        lout_31_q0 => lout_31_q0,
        C_din => grp_write_out_fu_358_C_din,
        C_full_n => C_full_n,
        C_write => grp_write_out_fu_358_C_write);

    grp_cal_initial_fu_396 : component a0_cal_initial
    port map (
        A_dout => A_dout,
        A_empty_n => A_empty_n,
        A_read => grp_cal_initial_fu_396_A_read,
        la_0_address0 => grp_cal_initial_fu_396_la_0_address0,
        la_0_ce0 => grp_cal_initial_fu_396_la_0_ce0,
        la_0_d0 => grp_cal_initial_fu_396_la_0_d0,
        la_0_q0 => ap_const_lv32_0,
        la_0_we0 => grp_cal_initial_fu_396_la_0_we0,
        la_0_address1 => grp_cal_initial_fu_396_la_0_address1,
        la_0_ce1 => grp_cal_initial_fu_396_la_0_ce1,
        la_0_d1 => grp_cal_initial_fu_396_la_0_d1,
        la_0_q1 => ap_const_lv32_0,
        la_0_we1 => grp_cal_initial_fu_396_la_0_we1,
        la_1_address0 => grp_cal_initial_fu_396_la_1_address0,
        la_1_ce0 => grp_cal_initial_fu_396_la_1_ce0,
        la_1_d0 => grp_cal_initial_fu_396_la_1_d0,
        la_1_q0 => ap_const_lv32_0,
        la_1_we0 => grp_cal_initial_fu_396_la_1_we0,
        la_1_address1 => grp_cal_initial_fu_396_la_1_address1,
        la_1_ce1 => grp_cal_initial_fu_396_la_1_ce1,
        la_1_d1 => grp_cal_initial_fu_396_la_1_d1,
        la_1_q1 => ap_const_lv32_0,
        la_1_we1 => grp_cal_initial_fu_396_la_1_we1,
        la_2_address0 => grp_cal_initial_fu_396_la_2_address0,
        la_2_ce0 => grp_cal_initial_fu_396_la_2_ce0,
        la_2_d0 => grp_cal_initial_fu_396_la_2_d0,
        la_2_q0 => ap_const_lv32_0,
        la_2_we0 => grp_cal_initial_fu_396_la_2_we0,
        la_2_address1 => grp_cal_initial_fu_396_la_2_address1,
        la_2_ce1 => grp_cal_initial_fu_396_la_2_ce1,
        la_2_d1 => grp_cal_initial_fu_396_la_2_d1,
        la_2_q1 => ap_const_lv32_0,
        la_2_we1 => grp_cal_initial_fu_396_la_2_we1,
        la_3_address0 => grp_cal_initial_fu_396_la_3_address0,
        la_3_ce0 => grp_cal_initial_fu_396_la_3_ce0,
        la_3_d0 => grp_cal_initial_fu_396_la_3_d0,
        la_3_q0 => ap_const_lv32_0,
        la_3_we0 => grp_cal_initial_fu_396_la_3_we0,
        la_3_address1 => grp_cal_initial_fu_396_la_3_address1,
        la_3_ce1 => grp_cal_initial_fu_396_la_3_ce1,
        la_3_d1 => grp_cal_initial_fu_396_la_3_d1,
        la_3_q1 => ap_const_lv32_0,
        la_3_we1 => grp_cal_initial_fu_396_la_3_we1,
        la_4_address0 => grp_cal_initial_fu_396_la_4_address0,
        la_4_ce0 => grp_cal_initial_fu_396_la_4_ce0,
        la_4_d0 => grp_cal_initial_fu_396_la_4_d0,
        la_4_q0 => ap_const_lv32_0,
        la_4_we0 => grp_cal_initial_fu_396_la_4_we0,
        la_4_address1 => grp_cal_initial_fu_396_la_4_address1,
        la_4_ce1 => grp_cal_initial_fu_396_la_4_ce1,
        la_4_d1 => grp_cal_initial_fu_396_la_4_d1,
        la_4_q1 => ap_const_lv32_0,
        la_4_we1 => grp_cal_initial_fu_396_la_4_we1,
        la_5_address0 => grp_cal_initial_fu_396_la_5_address0,
        la_5_ce0 => grp_cal_initial_fu_396_la_5_ce0,
        la_5_d0 => grp_cal_initial_fu_396_la_5_d0,
        la_5_q0 => ap_const_lv32_0,
        la_5_we0 => grp_cal_initial_fu_396_la_5_we0,
        la_5_address1 => grp_cal_initial_fu_396_la_5_address1,
        la_5_ce1 => grp_cal_initial_fu_396_la_5_ce1,
        la_5_d1 => grp_cal_initial_fu_396_la_5_d1,
        la_5_q1 => ap_const_lv32_0,
        la_5_we1 => grp_cal_initial_fu_396_la_5_we1,
        la_6_address0 => grp_cal_initial_fu_396_la_6_address0,
        la_6_ce0 => grp_cal_initial_fu_396_la_6_ce0,
        la_6_d0 => grp_cal_initial_fu_396_la_6_d0,
        la_6_q0 => ap_const_lv32_0,
        la_6_we0 => grp_cal_initial_fu_396_la_6_we0,
        la_6_address1 => grp_cal_initial_fu_396_la_6_address1,
        la_6_ce1 => grp_cal_initial_fu_396_la_6_ce1,
        la_6_d1 => grp_cal_initial_fu_396_la_6_d1,
        la_6_q1 => ap_const_lv32_0,
        la_6_we1 => grp_cal_initial_fu_396_la_6_we1,
        la_7_address0 => grp_cal_initial_fu_396_la_7_address0,
        la_7_ce0 => grp_cal_initial_fu_396_la_7_ce0,
        la_7_d0 => grp_cal_initial_fu_396_la_7_d0,
        la_7_q0 => ap_const_lv32_0,
        la_7_we0 => grp_cal_initial_fu_396_la_7_we0,
        la_7_address1 => grp_cal_initial_fu_396_la_7_address1,
        la_7_ce1 => grp_cal_initial_fu_396_la_7_ce1,
        la_7_d1 => grp_cal_initial_fu_396_la_7_d1,
        la_7_q1 => ap_const_lv32_0,
        la_7_we1 => grp_cal_initial_fu_396_la_7_we1,
        la_8_address0 => grp_cal_initial_fu_396_la_8_address0,
        la_8_ce0 => grp_cal_initial_fu_396_la_8_ce0,
        la_8_d0 => grp_cal_initial_fu_396_la_8_d0,
        la_8_q0 => ap_const_lv32_0,
        la_8_we0 => grp_cal_initial_fu_396_la_8_we0,
        la_8_address1 => grp_cal_initial_fu_396_la_8_address1,
        la_8_ce1 => grp_cal_initial_fu_396_la_8_ce1,
        la_8_d1 => grp_cal_initial_fu_396_la_8_d1,
        la_8_q1 => ap_const_lv32_0,
        la_8_we1 => grp_cal_initial_fu_396_la_8_we1,
        la_9_address0 => grp_cal_initial_fu_396_la_9_address0,
        la_9_ce0 => grp_cal_initial_fu_396_la_9_ce0,
        la_9_d0 => grp_cal_initial_fu_396_la_9_d0,
        la_9_q0 => ap_const_lv32_0,
        la_9_we0 => grp_cal_initial_fu_396_la_9_we0,
        la_9_address1 => grp_cal_initial_fu_396_la_9_address1,
        la_9_ce1 => grp_cal_initial_fu_396_la_9_ce1,
        la_9_d1 => grp_cal_initial_fu_396_la_9_d1,
        la_9_q1 => ap_const_lv32_0,
        la_9_we1 => grp_cal_initial_fu_396_la_9_we1,
        la_10_address0 => grp_cal_initial_fu_396_la_10_address0,
        la_10_ce0 => grp_cal_initial_fu_396_la_10_ce0,
        la_10_d0 => grp_cal_initial_fu_396_la_10_d0,
        la_10_q0 => ap_const_lv32_0,
        la_10_we0 => grp_cal_initial_fu_396_la_10_we0,
        la_10_address1 => grp_cal_initial_fu_396_la_10_address1,
        la_10_ce1 => grp_cal_initial_fu_396_la_10_ce1,
        la_10_d1 => grp_cal_initial_fu_396_la_10_d1,
        la_10_q1 => ap_const_lv32_0,
        la_10_we1 => grp_cal_initial_fu_396_la_10_we1,
        la_11_address0 => grp_cal_initial_fu_396_la_11_address0,
        la_11_ce0 => grp_cal_initial_fu_396_la_11_ce0,
        la_11_d0 => grp_cal_initial_fu_396_la_11_d0,
        la_11_q0 => ap_const_lv32_0,
        la_11_we0 => grp_cal_initial_fu_396_la_11_we0,
        la_11_address1 => grp_cal_initial_fu_396_la_11_address1,
        la_11_ce1 => grp_cal_initial_fu_396_la_11_ce1,
        la_11_d1 => grp_cal_initial_fu_396_la_11_d1,
        la_11_q1 => ap_const_lv32_0,
        la_11_we1 => grp_cal_initial_fu_396_la_11_we1,
        la_12_address0 => grp_cal_initial_fu_396_la_12_address0,
        la_12_ce0 => grp_cal_initial_fu_396_la_12_ce0,
        la_12_d0 => grp_cal_initial_fu_396_la_12_d0,
        la_12_q0 => ap_const_lv32_0,
        la_12_we0 => grp_cal_initial_fu_396_la_12_we0,
        la_12_address1 => grp_cal_initial_fu_396_la_12_address1,
        la_12_ce1 => grp_cal_initial_fu_396_la_12_ce1,
        la_12_d1 => grp_cal_initial_fu_396_la_12_d1,
        la_12_q1 => ap_const_lv32_0,
        la_12_we1 => grp_cal_initial_fu_396_la_12_we1,
        la_13_address0 => grp_cal_initial_fu_396_la_13_address0,
        la_13_ce0 => grp_cal_initial_fu_396_la_13_ce0,
        la_13_d0 => grp_cal_initial_fu_396_la_13_d0,
        la_13_q0 => ap_const_lv32_0,
        la_13_we0 => grp_cal_initial_fu_396_la_13_we0,
        la_13_address1 => grp_cal_initial_fu_396_la_13_address1,
        la_13_ce1 => grp_cal_initial_fu_396_la_13_ce1,
        la_13_d1 => grp_cal_initial_fu_396_la_13_d1,
        la_13_q1 => ap_const_lv32_0,
        la_13_we1 => grp_cal_initial_fu_396_la_13_we1,
        la_14_address0 => grp_cal_initial_fu_396_la_14_address0,
        la_14_ce0 => grp_cal_initial_fu_396_la_14_ce0,
        la_14_d0 => grp_cal_initial_fu_396_la_14_d0,
        la_14_q0 => ap_const_lv32_0,
        la_14_we0 => grp_cal_initial_fu_396_la_14_we0,
        la_14_address1 => grp_cal_initial_fu_396_la_14_address1,
        la_14_ce1 => grp_cal_initial_fu_396_la_14_ce1,
        la_14_d1 => grp_cal_initial_fu_396_la_14_d1,
        la_14_q1 => ap_const_lv32_0,
        la_14_we1 => grp_cal_initial_fu_396_la_14_we1,
        la_15_address0 => grp_cal_initial_fu_396_la_15_address0,
        la_15_ce0 => grp_cal_initial_fu_396_la_15_ce0,
        la_15_d0 => grp_cal_initial_fu_396_la_15_d0,
        la_15_q0 => ap_const_lv32_0,
        la_15_we0 => grp_cal_initial_fu_396_la_15_we0,
        la_15_address1 => grp_cal_initial_fu_396_la_15_address1,
        la_15_ce1 => grp_cal_initial_fu_396_la_15_ce1,
        la_15_d1 => grp_cal_initial_fu_396_la_15_d1,
        la_15_q1 => ap_const_lv32_0,
        la_15_we1 => grp_cal_initial_fu_396_la_15_we1,
        la_16_address0 => grp_cal_initial_fu_396_la_16_address0,
        la_16_ce0 => grp_cal_initial_fu_396_la_16_ce0,
        la_16_d0 => grp_cal_initial_fu_396_la_16_d0,
        la_16_q0 => ap_const_lv32_0,
        la_16_we0 => grp_cal_initial_fu_396_la_16_we0,
        la_16_address1 => grp_cal_initial_fu_396_la_16_address1,
        la_16_ce1 => grp_cal_initial_fu_396_la_16_ce1,
        la_16_d1 => grp_cal_initial_fu_396_la_16_d1,
        la_16_q1 => ap_const_lv32_0,
        la_16_we1 => grp_cal_initial_fu_396_la_16_we1,
        la_17_address0 => grp_cal_initial_fu_396_la_17_address0,
        la_17_ce0 => grp_cal_initial_fu_396_la_17_ce0,
        la_17_d0 => grp_cal_initial_fu_396_la_17_d0,
        la_17_q0 => ap_const_lv32_0,
        la_17_we0 => grp_cal_initial_fu_396_la_17_we0,
        la_17_address1 => grp_cal_initial_fu_396_la_17_address1,
        la_17_ce1 => grp_cal_initial_fu_396_la_17_ce1,
        la_17_d1 => grp_cal_initial_fu_396_la_17_d1,
        la_17_q1 => ap_const_lv32_0,
        la_17_we1 => grp_cal_initial_fu_396_la_17_we1,
        la_18_address0 => grp_cal_initial_fu_396_la_18_address0,
        la_18_ce0 => grp_cal_initial_fu_396_la_18_ce0,
        la_18_d0 => grp_cal_initial_fu_396_la_18_d0,
        la_18_q0 => ap_const_lv32_0,
        la_18_we0 => grp_cal_initial_fu_396_la_18_we0,
        la_18_address1 => grp_cal_initial_fu_396_la_18_address1,
        la_18_ce1 => grp_cal_initial_fu_396_la_18_ce1,
        la_18_d1 => grp_cal_initial_fu_396_la_18_d1,
        la_18_q1 => ap_const_lv32_0,
        la_18_we1 => grp_cal_initial_fu_396_la_18_we1,
        la_19_address0 => grp_cal_initial_fu_396_la_19_address0,
        la_19_ce0 => grp_cal_initial_fu_396_la_19_ce0,
        la_19_d0 => grp_cal_initial_fu_396_la_19_d0,
        la_19_q0 => ap_const_lv32_0,
        la_19_we0 => grp_cal_initial_fu_396_la_19_we0,
        la_19_address1 => grp_cal_initial_fu_396_la_19_address1,
        la_19_ce1 => grp_cal_initial_fu_396_la_19_ce1,
        la_19_d1 => grp_cal_initial_fu_396_la_19_d1,
        la_19_q1 => ap_const_lv32_0,
        la_19_we1 => grp_cal_initial_fu_396_la_19_we1,
        la_20_address0 => grp_cal_initial_fu_396_la_20_address0,
        la_20_ce0 => grp_cal_initial_fu_396_la_20_ce0,
        la_20_d0 => grp_cal_initial_fu_396_la_20_d0,
        la_20_q0 => ap_const_lv32_0,
        la_20_we0 => grp_cal_initial_fu_396_la_20_we0,
        la_20_address1 => grp_cal_initial_fu_396_la_20_address1,
        la_20_ce1 => grp_cal_initial_fu_396_la_20_ce1,
        la_20_d1 => grp_cal_initial_fu_396_la_20_d1,
        la_20_q1 => ap_const_lv32_0,
        la_20_we1 => grp_cal_initial_fu_396_la_20_we1,
        la_21_address0 => grp_cal_initial_fu_396_la_21_address0,
        la_21_ce0 => grp_cal_initial_fu_396_la_21_ce0,
        la_21_d0 => grp_cal_initial_fu_396_la_21_d0,
        la_21_q0 => ap_const_lv32_0,
        la_21_we0 => grp_cal_initial_fu_396_la_21_we0,
        la_21_address1 => grp_cal_initial_fu_396_la_21_address1,
        la_21_ce1 => grp_cal_initial_fu_396_la_21_ce1,
        la_21_d1 => grp_cal_initial_fu_396_la_21_d1,
        la_21_q1 => ap_const_lv32_0,
        la_21_we1 => grp_cal_initial_fu_396_la_21_we1,
        la_22_address0 => grp_cal_initial_fu_396_la_22_address0,
        la_22_ce0 => grp_cal_initial_fu_396_la_22_ce0,
        la_22_d0 => grp_cal_initial_fu_396_la_22_d0,
        la_22_q0 => ap_const_lv32_0,
        la_22_we0 => grp_cal_initial_fu_396_la_22_we0,
        la_22_address1 => grp_cal_initial_fu_396_la_22_address1,
        la_22_ce1 => grp_cal_initial_fu_396_la_22_ce1,
        la_22_d1 => grp_cal_initial_fu_396_la_22_d1,
        la_22_q1 => ap_const_lv32_0,
        la_22_we1 => grp_cal_initial_fu_396_la_22_we1,
        la_23_address0 => grp_cal_initial_fu_396_la_23_address0,
        la_23_ce0 => grp_cal_initial_fu_396_la_23_ce0,
        la_23_d0 => grp_cal_initial_fu_396_la_23_d0,
        la_23_q0 => ap_const_lv32_0,
        la_23_we0 => grp_cal_initial_fu_396_la_23_we0,
        la_23_address1 => grp_cal_initial_fu_396_la_23_address1,
        la_23_ce1 => grp_cal_initial_fu_396_la_23_ce1,
        la_23_d1 => grp_cal_initial_fu_396_la_23_d1,
        la_23_q1 => ap_const_lv32_0,
        la_23_we1 => grp_cal_initial_fu_396_la_23_we1,
        la_24_address0 => grp_cal_initial_fu_396_la_24_address0,
        la_24_ce0 => grp_cal_initial_fu_396_la_24_ce0,
        la_24_d0 => grp_cal_initial_fu_396_la_24_d0,
        la_24_q0 => ap_const_lv32_0,
        la_24_we0 => grp_cal_initial_fu_396_la_24_we0,
        la_24_address1 => grp_cal_initial_fu_396_la_24_address1,
        la_24_ce1 => grp_cal_initial_fu_396_la_24_ce1,
        la_24_d1 => grp_cal_initial_fu_396_la_24_d1,
        la_24_q1 => ap_const_lv32_0,
        la_24_we1 => grp_cal_initial_fu_396_la_24_we1,
        la_25_address0 => grp_cal_initial_fu_396_la_25_address0,
        la_25_ce0 => grp_cal_initial_fu_396_la_25_ce0,
        la_25_d0 => grp_cal_initial_fu_396_la_25_d0,
        la_25_q0 => ap_const_lv32_0,
        la_25_we0 => grp_cal_initial_fu_396_la_25_we0,
        la_25_address1 => grp_cal_initial_fu_396_la_25_address1,
        la_25_ce1 => grp_cal_initial_fu_396_la_25_ce1,
        la_25_d1 => grp_cal_initial_fu_396_la_25_d1,
        la_25_q1 => ap_const_lv32_0,
        la_25_we1 => grp_cal_initial_fu_396_la_25_we1,
        la_26_address0 => grp_cal_initial_fu_396_la_26_address0,
        la_26_ce0 => grp_cal_initial_fu_396_la_26_ce0,
        la_26_d0 => grp_cal_initial_fu_396_la_26_d0,
        la_26_q0 => ap_const_lv32_0,
        la_26_we0 => grp_cal_initial_fu_396_la_26_we0,
        la_26_address1 => grp_cal_initial_fu_396_la_26_address1,
        la_26_ce1 => grp_cal_initial_fu_396_la_26_ce1,
        la_26_d1 => grp_cal_initial_fu_396_la_26_d1,
        la_26_q1 => ap_const_lv32_0,
        la_26_we1 => grp_cal_initial_fu_396_la_26_we1,
        la_27_address0 => grp_cal_initial_fu_396_la_27_address0,
        la_27_ce0 => grp_cal_initial_fu_396_la_27_ce0,
        la_27_d0 => grp_cal_initial_fu_396_la_27_d0,
        la_27_q0 => ap_const_lv32_0,
        la_27_we0 => grp_cal_initial_fu_396_la_27_we0,
        la_27_address1 => grp_cal_initial_fu_396_la_27_address1,
        la_27_ce1 => grp_cal_initial_fu_396_la_27_ce1,
        la_27_d1 => grp_cal_initial_fu_396_la_27_d1,
        la_27_q1 => ap_const_lv32_0,
        la_27_we1 => grp_cal_initial_fu_396_la_27_we1,
        la_28_address0 => grp_cal_initial_fu_396_la_28_address0,
        la_28_ce0 => grp_cal_initial_fu_396_la_28_ce0,
        la_28_d0 => grp_cal_initial_fu_396_la_28_d0,
        la_28_q0 => ap_const_lv32_0,
        la_28_we0 => grp_cal_initial_fu_396_la_28_we0,
        la_28_address1 => grp_cal_initial_fu_396_la_28_address1,
        la_28_ce1 => grp_cal_initial_fu_396_la_28_ce1,
        la_28_d1 => grp_cal_initial_fu_396_la_28_d1,
        la_28_q1 => ap_const_lv32_0,
        la_28_we1 => grp_cal_initial_fu_396_la_28_we1,
        la_29_address0 => grp_cal_initial_fu_396_la_29_address0,
        la_29_ce0 => grp_cal_initial_fu_396_la_29_ce0,
        la_29_d0 => grp_cal_initial_fu_396_la_29_d0,
        la_29_q0 => ap_const_lv32_0,
        la_29_we0 => grp_cal_initial_fu_396_la_29_we0,
        la_29_address1 => grp_cal_initial_fu_396_la_29_address1,
        la_29_ce1 => grp_cal_initial_fu_396_la_29_ce1,
        la_29_d1 => grp_cal_initial_fu_396_la_29_d1,
        la_29_q1 => ap_const_lv32_0,
        la_29_we1 => grp_cal_initial_fu_396_la_29_we1,
        la_30_address0 => grp_cal_initial_fu_396_la_30_address0,
        la_30_ce0 => grp_cal_initial_fu_396_la_30_ce0,
        la_30_d0 => grp_cal_initial_fu_396_la_30_d0,
        la_30_q0 => ap_const_lv32_0,
        la_30_we0 => grp_cal_initial_fu_396_la_30_we0,
        la_30_address1 => grp_cal_initial_fu_396_la_30_address1,
        la_30_ce1 => grp_cal_initial_fu_396_la_30_ce1,
        la_30_d1 => grp_cal_initial_fu_396_la_30_d1,
        la_30_q1 => ap_const_lv32_0,
        la_30_we1 => grp_cal_initial_fu_396_la_30_we1,
        la_31_address0 => grp_cal_initial_fu_396_la_31_address0,
        la_31_ce0 => grp_cal_initial_fu_396_la_31_ce0,
        la_31_d0 => grp_cal_initial_fu_396_la_31_d0,
        la_31_q0 => ap_const_lv32_0,
        la_31_we0 => grp_cal_initial_fu_396_la_31_we0,
        la_31_address1 => grp_cal_initial_fu_396_la_31_address1,
        la_31_ce1 => grp_cal_initial_fu_396_la_31_ce1,
        la_31_d1 => grp_cal_initial_fu_396_la_31_d1,
        la_31_q1 => ap_const_lv32_0,
        la_31_we1 => grp_cal_initial_fu_396_la_31_we1,
        lout_0_address0 => grp_cal_initial_fu_396_lout_0_address0,
        lout_0_ce0 => grp_cal_initial_fu_396_lout_0_ce0,
        lout_0_d0 => grp_cal_initial_fu_396_lout_0_d0,
        lout_0_q0 => ap_const_lv32_0,
        lout_0_we0 => grp_cal_initial_fu_396_lout_0_we0,
        lout_0_address1 => grp_cal_initial_fu_396_lout_0_address1,
        lout_0_ce1 => grp_cal_initial_fu_396_lout_0_ce1,
        lout_0_d1 => grp_cal_initial_fu_396_lout_0_d1,
        lout_0_q1 => ap_const_lv32_0,
        lout_0_we1 => grp_cal_initial_fu_396_lout_0_we1,
        lout_1_address0 => grp_cal_initial_fu_396_lout_1_address0,
        lout_1_ce0 => grp_cal_initial_fu_396_lout_1_ce0,
        lout_1_d0 => grp_cal_initial_fu_396_lout_1_d0,
        lout_1_q0 => ap_const_lv32_0,
        lout_1_we0 => grp_cal_initial_fu_396_lout_1_we0,
        lout_1_address1 => grp_cal_initial_fu_396_lout_1_address1,
        lout_1_ce1 => grp_cal_initial_fu_396_lout_1_ce1,
        lout_1_d1 => grp_cal_initial_fu_396_lout_1_d1,
        lout_1_q1 => ap_const_lv32_0,
        lout_1_we1 => grp_cal_initial_fu_396_lout_1_we1,
        lout_2_address0 => grp_cal_initial_fu_396_lout_2_address0,
        lout_2_ce0 => grp_cal_initial_fu_396_lout_2_ce0,
        lout_2_d0 => grp_cal_initial_fu_396_lout_2_d0,
        lout_2_q0 => ap_const_lv32_0,
        lout_2_we0 => grp_cal_initial_fu_396_lout_2_we0,
        lout_2_address1 => grp_cal_initial_fu_396_lout_2_address1,
        lout_2_ce1 => grp_cal_initial_fu_396_lout_2_ce1,
        lout_2_d1 => grp_cal_initial_fu_396_lout_2_d1,
        lout_2_q1 => ap_const_lv32_0,
        lout_2_we1 => grp_cal_initial_fu_396_lout_2_we1,
        lout_3_address0 => grp_cal_initial_fu_396_lout_3_address0,
        lout_3_ce0 => grp_cal_initial_fu_396_lout_3_ce0,
        lout_3_d0 => grp_cal_initial_fu_396_lout_3_d0,
        lout_3_q0 => ap_const_lv32_0,
        lout_3_we0 => grp_cal_initial_fu_396_lout_3_we0,
        lout_3_address1 => grp_cal_initial_fu_396_lout_3_address1,
        lout_3_ce1 => grp_cal_initial_fu_396_lout_3_ce1,
        lout_3_d1 => grp_cal_initial_fu_396_lout_3_d1,
        lout_3_q1 => ap_const_lv32_0,
        lout_3_we1 => grp_cal_initial_fu_396_lout_3_we1,
        lout_4_address0 => grp_cal_initial_fu_396_lout_4_address0,
        lout_4_ce0 => grp_cal_initial_fu_396_lout_4_ce0,
        lout_4_d0 => grp_cal_initial_fu_396_lout_4_d0,
        lout_4_q0 => ap_const_lv32_0,
        lout_4_we0 => grp_cal_initial_fu_396_lout_4_we0,
        lout_4_address1 => grp_cal_initial_fu_396_lout_4_address1,
        lout_4_ce1 => grp_cal_initial_fu_396_lout_4_ce1,
        lout_4_d1 => grp_cal_initial_fu_396_lout_4_d1,
        lout_4_q1 => ap_const_lv32_0,
        lout_4_we1 => grp_cal_initial_fu_396_lout_4_we1,
        lout_5_address0 => grp_cal_initial_fu_396_lout_5_address0,
        lout_5_ce0 => grp_cal_initial_fu_396_lout_5_ce0,
        lout_5_d0 => grp_cal_initial_fu_396_lout_5_d0,
        lout_5_q0 => ap_const_lv32_0,
        lout_5_we0 => grp_cal_initial_fu_396_lout_5_we0,
        lout_5_address1 => grp_cal_initial_fu_396_lout_5_address1,
        lout_5_ce1 => grp_cal_initial_fu_396_lout_5_ce1,
        lout_5_d1 => grp_cal_initial_fu_396_lout_5_d1,
        lout_5_q1 => ap_const_lv32_0,
        lout_5_we1 => grp_cal_initial_fu_396_lout_5_we1,
        lout_6_address0 => grp_cal_initial_fu_396_lout_6_address0,
        lout_6_ce0 => grp_cal_initial_fu_396_lout_6_ce0,
        lout_6_d0 => grp_cal_initial_fu_396_lout_6_d0,
        lout_6_q0 => ap_const_lv32_0,
        lout_6_we0 => grp_cal_initial_fu_396_lout_6_we0,
        lout_6_address1 => grp_cal_initial_fu_396_lout_6_address1,
        lout_6_ce1 => grp_cal_initial_fu_396_lout_6_ce1,
        lout_6_d1 => grp_cal_initial_fu_396_lout_6_d1,
        lout_6_q1 => ap_const_lv32_0,
        lout_6_we1 => grp_cal_initial_fu_396_lout_6_we1,
        lout_7_address0 => grp_cal_initial_fu_396_lout_7_address0,
        lout_7_ce0 => grp_cal_initial_fu_396_lout_7_ce0,
        lout_7_d0 => grp_cal_initial_fu_396_lout_7_d0,
        lout_7_q0 => ap_const_lv32_0,
        lout_7_we0 => grp_cal_initial_fu_396_lout_7_we0,
        lout_7_address1 => grp_cal_initial_fu_396_lout_7_address1,
        lout_7_ce1 => grp_cal_initial_fu_396_lout_7_ce1,
        lout_7_d1 => grp_cal_initial_fu_396_lout_7_d1,
        lout_7_q1 => ap_const_lv32_0,
        lout_7_we1 => grp_cal_initial_fu_396_lout_7_we1,
        lout_8_address0 => grp_cal_initial_fu_396_lout_8_address0,
        lout_8_ce0 => grp_cal_initial_fu_396_lout_8_ce0,
        lout_8_d0 => grp_cal_initial_fu_396_lout_8_d0,
        lout_8_q0 => ap_const_lv32_0,
        lout_8_we0 => grp_cal_initial_fu_396_lout_8_we0,
        lout_8_address1 => grp_cal_initial_fu_396_lout_8_address1,
        lout_8_ce1 => grp_cal_initial_fu_396_lout_8_ce1,
        lout_8_d1 => grp_cal_initial_fu_396_lout_8_d1,
        lout_8_q1 => ap_const_lv32_0,
        lout_8_we1 => grp_cal_initial_fu_396_lout_8_we1,
        lout_9_address0 => grp_cal_initial_fu_396_lout_9_address0,
        lout_9_ce0 => grp_cal_initial_fu_396_lout_9_ce0,
        lout_9_d0 => grp_cal_initial_fu_396_lout_9_d0,
        lout_9_q0 => ap_const_lv32_0,
        lout_9_we0 => grp_cal_initial_fu_396_lout_9_we0,
        lout_9_address1 => grp_cal_initial_fu_396_lout_9_address1,
        lout_9_ce1 => grp_cal_initial_fu_396_lout_9_ce1,
        lout_9_d1 => grp_cal_initial_fu_396_lout_9_d1,
        lout_9_q1 => ap_const_lv32_0,
        lout_9_we1 => grp_cal_initial_fu_396_lout_9_we1,
        lout_10_address0 => grp_cal_initial_fu_396_lout_10_address0,
        lout_10_ce0 => grp_cal_initial_fu_396_lout_10_ce0,
        lout_10_d0 => grp_cal_initial_fu_396_lout_10_d0,
        lout_10_q0 => ap_const_lv32_0,
        lout_10_we0 => grp_cal_initial_fu_396_lout_10_we0,
        lout_10_address1 => grp_cal_initial_fu_396_lout_10_address1,
        lout_10_ce1 => grp_cal_initial_fu_396_lout_10_ce1,
        lout_10_d1 => grp_cal_initial_fu_396_lout_10_d1,
        lout_10_q1 => ap_const_lv32_0,
        lout_10_we1 => grp_cal_initial_fu_396_lout_10_we1,
        lout_11_address0 => grp_cal_initial_fu_396_lout_11_address0,
        lout_11_ce0 => grp_cal_initial_fu_396_lout_11_ce0,
        lout_11_d0 => grp_cal_initial_fu_396_lout_11_d0,
        lout_11_q0 => ap_const_lv32_0,
        lout_11_we0 => grp_cal_initial_fu_396_lout_11_we0,
        lout_11_address1 => grp_cal_initial_fu_396_lout_11_address1,
        lout_11_ce1 => grp_cal_initial_fu_396_lout_11_ce1,
        lout_11_d1 => grp_cal_initial_fu_396_lout_11_d1,
        lout_11_q1 => ap_const_lv32_0,
        lout_11_we1 => grp_cal_initial_fu_396_lout_11_we1,
        lout_12_address0 => grp_cal_initial_fu_396_lout_12_address0,
        lout_12_ce0 => grp_cal_initial_fu_396_lout_12_ce0,
        lout_12_d0 => grp_cal_initial_fu_396_lout_12_d0,
        lout_12_q0 => ap_const_lv32_0,
        lout_12_we0 => grp_cal_initial_fu_396_lout_12_we0,
        lout_12_address1 => grp_cal_initial_fu_396_lout_12_address1,
        lout_12_ce1 => grp_cal_initial_fu_396_lout_12_ce1,
        lout_12_d1 => grp_cal_initial_fu_396_lout_12_d1,
        lout_12_q1 => ap_const_lv32_0,
        lout_12_we1 => grp_cal_initial_fu_396_lout_12_we1,
        lout_13_address0 => grp_cal_initial_fu_396_lout_13_address0,
        lout_13_ce0 => grp_cal_initial_fu_396_lout_13_ce0,
        lout_13_d0 => grp_cal_initial_fu_396_lout_13_d0,
        lout_13_q0 => ap_const_lv32_0,
        lout_13_we0 => grp_cal_initial_fu_396_lout_13_we0,
        lout_13_address1 => grp_cal_initial_fu_396_lout_13_address1,
        lout_13_ce1 => grp_cal_initial_fu_396_lout_13_ce1,
        lout_13_d1 => grp_cal_initial_fu_396_lout_13_d1,
        lout_13_q1 => ap_const_lv32_0,
        lout_13_we1 => grp_cal_initial_fu_396_lout_13_we1,
        lout_14_address0 => grp_cal_initial_fu_396_lout_14_address0,
        lout_14_ce0 => grp_cal_initial_fu_396_lout_14_ce0,
        lout_14_d0 => grp_cal_initial_fu_396_lout_14_d0,
        lout_14_q0 => ap_const_lv32_0,
        lout_14_we0 => grp_cal_initial_fu_396_lout_14_we0,
        lout_14_address1 => grp_cal_initial_fu_396_lout_14_address1,
        lout_14_ce1 => grp_cal_initial_fu_396_lout_14_ce1,
        lout_14_d1 => grp_cal_initial_fu_396_lout_14_d1,
        lout_14_q1 => ap_const_lv32_0,
        lout_14_we1 => grp_cal_initial_fu_396_lout_14_we1,
        lout_15_address0 => grp_cal_initial_fu_396_lout_15_address0,
        lout_15_ce0 => grp_cal_initial_fu_396_lout_15_ce0,
        lout_15_d0 => grp_cal_initial_fu_396_lout_15_d0,
        lout_15_q0 => ap_const_lv32_0,
        lout_15_we0 => grp_cal_initial_fu_396_lout_15_we0,
        lout_15_address1 => grp_cal_initial_fu_396_lout_15_address1,
        lout_15_ce1 => grp_cal_initial_fu_396_lout_15_ce1,
        lout_15_d1 => grp_cal_initial_fu_396_lout_15_d1,
        lout_15_q1 => ap_const_lv32_0,
        lout_15_we1 => grp_cal_initial_fu_396_lout_15_we1,
        lout_16_address0 => grp_cal_initial_fu_396_lout_16_address0,
        lout_16_ce0 => grp_cal_initial_fu_396_lout_16_ce0,
        lout_16_d0 => grp_cal_initial_fu_396_lout_16_d0,
        lout_16_q0 => ap_const_lv32_0,
        lout_16_we0 => grp_cal_initial_fu_396_lout_16_we0,
        lout_16_address1 => grp_cal_initial_fu_396_lout_16_address1,
        lout_16_ce1 => grp_cal_initial_fu_396_lout_16_ce1,
        lout_16_d1 => grp_cal_initial_fu_396_lout_16_d1,
        lout_16_q1 => ap_const_lv32_0,
        lout_16_we1 => grp_cal_initial_fu_396_lout_16_we1,
        lout_17_address0 => grp_cal_initial_fu_396_lout_17_address0,
        lout_17_ce0 => grp_cal_initial_fu_396_lout_17_ce0,
        lout_17_d0 => grp_cal_initial_fu_396_lout_17_d0,
        lout_17_q0 => ap_const_lv32_0,
        lout_17_we0 => grp_cal_initial_fu_396_lout_17_we0,
        lout_17_address1 => grp_cal_initial_fu_396_lout_17_address1,
        lout_17_ce1 => grp_cal_initial_fu_396_lout_17_ce1,
        lout_17_d1 => grp_cal_initial_fu_396_lout_17_d1,
        lout_17_q1 => ap_const_lv32_0,
        lout_17_we1 => grp_cal_initial_fu_396_lout_17_we1,
        lout_18_address0 => grp_cal_initial_fu_396_lout_18_address0,
        lout_18_ce0 => grp_cal_initial_fu_396_lout_18_ce0,
        lout_18_d0 => grp_cal_initial_fu_396_lout_18_d0,
        lout_18_q0 => ap_const_lv32_0,
        lout_18_we0 => grp_cal_initial_fu_396_lout_18_we0,
        lout_18_address1 => grp_cal_initial_fu_396_lout_18_address1,
        lout_18_ce1 => grp_cal_initial_fu_396_lout_18_ce1,
        lout_18_d1 => grp_cal_initial_fu_396_lout_18_d1,
        lout_18_q1 => ap_const_lv32_0,
        lout_18_we1 => grp_cal_initial_fu_396_lout_18_we1,
        lout_19_address0 => grp_cal_initial_fu_396_lout_19_address0,
        lout_19_ce0 => grp_cal_initial_fu_396_lout_19_ce0,
        lout_19_d0 => grp_cal_initial_fu_396_lout_19_d0,
        lout_19_q0 => ap_const_lv32_0,
        lout_19_we0 => grp_cal_initial_fu_396_lout_19_we0,
        lout_19_address1 => grp_cal_initial_fu_396_lout_19_address1,
        lout_19_ce1 => grp_cal_initial_fu_396_lout_19_ce1,
        lout_19_d1 => grp_cal_initial_fu_396_lout_19_d1,
        lout_19_q1 => ap_const_lv32_0,
        lout_19_we1 => grp_cal_initial_fu_396_lout_19_we1,
        lout_20_address0 => grp_cal_initial_fu_396_lout_20_address0,
        lout_20_ce0 => grp_cal_initial_fu_396_lout_20_ce0,
        lout_20_d0 => grp_cal_initial_fu_396_lout_20_d0,
        lout_20_q0 => ap_const_lv32_0,
        lout_20_we0 => grp_cal_initial_fu_396_lout_20_we0,
        lout_20_address1 => grp_cal_initial_fu_396_lout_20_address1,
        lout_20_ce1 => grp_cal_initial_fu_396_lout_20_ce1,
        lout_20_d1 => grp_cal_initial_fu_396_lout_20_d1,
        lout_20_q1 => ap_const_lv32_0,
        lout_20_we1 => grp_cal_initial_fu_396_lout_20_we1,
        lout_21_address0 => grp_cal_initial_fu_396_lout_21_address0,
        lout_21_ce0 => grp_cal_initial_fu_396_lout_21_ce0,
        lout_21_d0 => grp_cal_initial_fu_396_lout_21_d0,
        lout_21_q0 => ap_const_lv32_0,
        lout_21_we0 => grp_cal_initial_fu_396_lout_21_we0,
        lout_21_address1 => grp_cal_initial_fu_396_lout_21_address1,
        lout_21_ce1 => grp_cal_initial_fu_396_lout_21_ce1,
        lout_21_d1 => grp_cal_initial_fu_396_lout_21_d1,
        lout_21_q1 => ap_const_lv32_0,
        lout_21_we1 => grp_cal_initial_fu_396_lout_21_we1,
        lout_22_address0 => grp_cal_initial_fu_396_lout_22_address0,
        lout_22_ce0 => grp_cal_initial_fu_396_lout_22_ce0,
        lout_22_d0 => grp_cal_initial_fu_396_lout_22_d0,
        lout_22_q0 => ap_const_lv32_0,
        lout_22_we0 => grp_cal_initial_fu_396_lout_22_we0,
        lout_22_address1 => grp_cal_initial_fu_396_lout_22_address1,
        lout_22_ce1 => grp_cal_initial_fu_396_lout_22_ce1,
        lout_22_d1 => grp_cal_initial_fu_396_lout_22_d1,
        lout_22_q1 => ap_const_lv32_0,
        lout_22_we1 => grp_cal_initial_fu_396_lout_22_we1,
        lout_23_address0 => grp_cal_initial_fu_396_lout_23_address0,
        lout_23_ce0 => grp_cal_initial_fu_396_lout_23_ce0,
        lout_23_d0 => grp_cal_initial_fu_396_lout_23_d0,
        lout_23_q0 => ap_const_lv32_0,
        lout_23_we0 => grp_cal_initial_fu_396_lout_23_we0,
        lout_23_address1 => grp_cal_initial_fu_396_lout_23_address1,
        lout_23_ce1 => grp_cal_initial_fu_396_lout_23_ce1,
        lout_23_d1 => grp_cal_initial_fu_396_lout_23_d1,
        lout_23_q1 => ap_const_lv32_0,
        lout_23_we1 => grp_cal_initial_fu_396_lout_23_we1,
        lout_24_address0 => grp_cal_initial_fu_396_lout_24_address0,
        lout_24_ce0 => grp_cal_initial_fu_396_lout_24_ce0,
        lout_24_d0 => grp_cal_initial_fu_396_lout_24_d0,
        lout_24_q0 => ap_const_lv32_0,
        lout_24_we0 => grp_cal_initial_fu_396_lout_24_we0,
        lout_24_address1 => grp_cal_initial_fu_396_lout_24_address1,
        lout_24_ce1 => grp_cal_initial_fu_396_lout_24_ce1,
        lout_24_d1 => grp_cal_initial_fu_396_lout_24_d1,
        lout_24_q1 => ap_const_lv32_0,
        lout_24_we1 => grp_cal_initial_fu_396_lout_24_we1,
        lout_25_address0 => grp_cal_initial_fu_396_lout_25_address0,
        lout_25_ce0 => grp_cal_initial_fu_396_lout_25_ce0,
        lout_25_d0 => grp_cal_initial_fu_396_lout_25_d0,
        lout_25_q0 => ap_const_lv32_0,
        lout_25_we0 => grp_cal_initial_fu_396_lout_25_we0,
        lout_25_address1 => grp_cal_initial_fu_396_lout_25_address1,
        lout_25_ce1 => grp_cal_initial_fu_396_lout_25_ce1,
        lout_25_d1 => grp_cal_initial_fu_396_lout_25_d1,
        lout_25_q1 => ap_const_lv32_0,
        lout_25_we1 => grp_cal_initial_fu_396_lout_25_we1,
        lout_26_address0 => grp_cal_initial_fu_396_lout_26_address0,
        lout_26_ce0 => grp_cal_initial_fu_396_lout_26_ce0,
        lout_26_d0 => grp_cal_initial_fu_396_lout_26_d0,
        lout_26_q0 => ap_const_lv32_0,
        lout_26_we0 => grp_cal_initial_fu_396_lout_26_we0,
        lout_26_address1 => grp_cal_initial_fu_396_lout_26_address1,
        lout_26_ce1 => grp_cal_initial_fu_396_lout_26_ce1,
        lout_26_d1 => grp_cal_initial_fu_396_lout_26_d1,
        lout_26_q1 => ap_const_lv32_0,
        lout_26_we1 => grp_cal_initial_fu_396_lout_26_we1,
        lout_27_address0 => grp_cal_initial_fu_396_lout_27_address0,
        lout_27_ce0 => grp_cal_initial_fu_396_lout_27_ce0,
        lout_27_d0 => grp_cal_initial_fu_396_lout_27_d0,
        lout_27_q0 => ap_const_lv32_0,
        lout_27_we0 => grp_cal_initial_fu_396_lout_27_we0,
        lout_27_address1 => grp_cal_initial_fu_396_lout_27_address1,
        lout_27_ce1 => grp_cal_initial_fu_396_lout_27_ce1,
        lout_27_d1 => grp_cal_initial_fu_396_lout_27_d1,
        lout_27_q1 => ap_const_lv32_0,
        lout_27_we1 => grp_cal_initial_fu_396_lout_27_we1,
        lout_28_address0 => grp_cal_initial_fu_396_lout_28_address0,
        lout_28_ce0 => grp_cal_initial_fu_396_lout_28_ce0,
        lout_28_d0 => grp_cal_initial_fu_396_lout_28_d0,
        lout_28_q0 => ap_const_lv32_0,
        lout_28_we0 => grp_cal_initial_fu_396_lout_28_we0,
        lout_28_address1 => grp_cal_initial_fu_396_lout_28_address1,
        lout_28_ce1 => grp_cal_initial_fu_396_lout_28_ce1,
        lout_28_d1 => grp_cal_initial_fu_396_lout_28_d1,
        lout_28_q1 => ap_const_lv32_0,
        lout_28_we1 => grp_cal_initial_fu_396_lout_28_we1,
        lout_29_address0 => grp_cal_initial_fu_396_lout_29_address0,
        lout_29_ce0 => grp_cal_initial_fu_396_lout_29_ce0,
        lout_29_d0 => grp_cal_initial_fu_396_lout_29_d0,
        lout_29_q0 => ap_const_lv32_0,
        lout_29_we0 => grp_cal_initial_fu_396_lout_29_we0,
        lout_29_address1 => grp_cal_initial_fu_396_lout_29_address1,
        lout_29_ce1 => grp_cal_initial_fu_396_lout_29_ce1,
        lout_29_d1 => grp_cal_initial_fu_396_lout_29_d1,
        lout_29_q1 => ap_const_lv32_0,
        lout_29_we1 => grp_cal_initial_fu_396_lout_29_we1,
        lout_30_address0 => grp_cal_initial_fu_396_lout_30_address0,
        lout_30_ce0 => grp_cal_initial_fu_396_lout_30_ce0,
        lout_30_d0 => grp_cal_initial_fu_396_lout_30_d0,
        lout_30_q0 => ap_const_lv32_0,
        lout_30_we0 => grp_cal_initial_fu_396_lout_30_we0,
        lout_30_address1 => grp_cal_initial_fu_396_lout_30_address1,
        lout_30_ce1 => grp_cal_initial_fu_396_lout_30_ce1,
        lout_30_d1 => grp_cal_initial_fu_396_lout_30_d1,
        lout_30_q1 => ap_const_lv32_0,
        lout_30_we1 => grp_cal_initial_fu_396_lout_30_we1,
        lout_31_address0 => grp_cal_initial_fu_396_lout_31_address0,
        lout_31_ce0 => grp_cal_initial_fu_396_lout_31_ce0,
        lout_31_d0 => grp_cal_initial_fu_396_lout_31_d0,
        lout_31_q0 => ap_const_lv32_0,
        lout_31_we0 => grp_cal_initial_fu_396_lout_31_we0,
        lout_31_address1 => grp_cal_initial_fu_396_lout_31_address1,
        lout_31_ce1 => grp_cal_initial_fu_396_lout_31_ce1,
        lout_31_d1 => grp_cal_initial_fu_396_lout_31_d1,
        lout_31_q1 => ap_const_lv32_0,
        lout_31_we1 => grp_cal_initial_fu_396_lout_31_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_cal_initial_fu_396_ap_start,
        ap_done => grp_cal_initial_fu_396_ap_done,
        ap_ready => grp_cal_initial_fu_396_ap_ready,
        ap_idle => grp_cal_initial_fu_396_ap_idle,
        ap_continue => grp_cal_initial_fu_396_ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_sync_reg_grp_cal_initial_fu_396_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_cal_initial_fu_396_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_sync_reg_grp_cal_initial_fu_396_ap_done <= ap_const_logic_0;
                elsif ((grp_cal_initial_fu_396_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_cal_initial_fu_396_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_cal_initial_fu_396_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_cal_initial_fu_396_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_sync_reg_grp_cal_initial_fu_396_ap_ready <= ap_const_logic_0;
                elsif ((grp_cal_initial_fu_396_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_cal_initial_fu_396_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_stream_cal_fu_288_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_stream_cal_fu_288_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_sync_reg_grp_stream_cal_fu_288_ap_done <= ap_const_logic_0;
                elsif ((grp_stream_cal_fu_288_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_stream_cal_fu_288_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_stream_cal_fu_288_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_stream_cal_fu_288_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_sync_reg_grp_stream_cal_fu_288_ap_ready <= ap_const_logic_0;
                elsif ((grp_stream_cal_fu_288_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_stream_cal_fu_288_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_cal_initial_fu_396_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_cal_initial_fu_396_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)) or ((ap_sync_grp_cal_initial_fu_396_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                    grp_cal_initial_fu_396_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cal_initial_fu_396_ap_ready = ap_const_logic_1)) then 
                    grp_cal_initial_fu_396_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_stream_cal_fu_288_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_stream_cal_fu_288_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_sync_grp_stream_cal_fu_288_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
                    grp_stream_cal_fu_288_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_stream_cal_fu_288_ap_ready = ap_const_logic_1)) then 
                    grp_stream_cal_fu_288_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_write_out_fu_358_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_write_out_fu_358_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_write_out_fu_358_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_write_out_fu_358_ap_ready = ap_const_logic_1)) then 
                    grp_write_out_fu_358_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_write_out_fu_358_ap_done, ap_CS_fsm_state4, ap_block_state4_on_subcall_done, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_write_out_fu_358_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;

    A_read_assign_proc : process(grp_cal_initial_fu_396_A_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_read <= grp_cal_initial_fu_396_A_read;
        else 
            A_read <= ap_const_logic_0;
        end if; 
    end process;


    B_read_assign_proc : process(grp_stream_cal_fu_288_B_read, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            B_read <= grp_stream_cal_fu_288_B_read;
        else 
            B_read <= ap_const_logic_0;
        end if; 
    end process;

    C_din <= grp_write_out_fu_358_C_din;

    C_write_assign_proc : process(grp_write_out_fu_358_C_write, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            C_write <= grp_write_out_fu_358_C_write;
        else 
            C_write <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_block_state2_on_subcall_done_assign_proc : process(ap_sync_grp_cal_initial_fu_396_ap_ready, ap_sync_grp_cal_initial_fu_396_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((ap_sync_grp_cal_initial_fu_396_ap_ready and ap_sync_grp_cal_initial_fu_396_ap_done) = ap_const_logic_0);
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(ap_sync_grp_stream_cal_fu_288_ap_ready, ap_sync_grp_stream_cal_fu_288_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((ap_sync_grp_stream_cal_fu_288_ap_ready and ap_sync_grp_stream_cal_fu_288_ap_done) = ap_const_logic_0);
    end process;


    ap_done_assign_proc : process(grp_write_out_fu_358_ap_done, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_write_out_fu_358_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_write_out_fu_358_ap_done, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_write_out_fu_358_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_grp_cal_initial_fu_396_ap_done <= (grp_cal_initial_fu_396_ap_done or ap_sync_reg_grp_cal_initial_fu_396_ap_done);
    ap_sync_grp_cal_initial_fu_396_ap_ready <= (grp_cal_initial_fu_396_ap_ready or ap_sync_reg_grp_cal_initial_fu_396_ap_ready);
    ap_sync_grp_stream_cal_fu_288_ap_done <= (grp_stream_cal_fu_288_ap_done or ap_sync_reg_grp_stream_cal_fu_288_ap_done);
    ap_sync_grp_stream_cal_fu_288_ap_ready <= (grp_stream_cal_fu_288_ap_ready or ap_sync_reg_grp_stream_cal_fu_288_ap_ready);

    grp_cal_initial_fu_396_ap_continue_assign_proc : process(ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_cal_initial_fu_396_ap_continue <= ap_const_logic_1;
        else 
            grp_cal_initial_fu_396_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_cal_initial_fu_396_ap_start <= grp_cal_initial_fu_396_ap_start_reg;

    grp_stream_cal_fu_288_ap_continue_assign_proc : process(ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_stream_cal_fu_288_ap_continue <= ap_const_logic_1;
        else 
            grp_stream_cal_fu_288_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_stream_cal_fu_288_ap_start <= grp_stream_cal_fu_288_ap_start_reg;
    grp_write_out_fu_358_ap_start <= grp_write_out_fu_358_ap_start_reg;

    la_0_address0_assign_proc : process(grp_stream_cal_fu_288_la_0_address0, grp_cal_initial_fu_396_la_0_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_0_address0 <= grp_cal_initial_fu_396_la_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_0_address0 <= grp_stream_cal_fu_288_la_0_address0;
        else 
            la_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_0_ce0_assign_proc : process(grp_stream_cal_fu_288_la_0_ce0, grp_cal_initial_fu_396_la_0_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_0_ce0 <= grp_cal_initial_fu_396_la_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_0_ce0 <= grp_stream_cal_fu_288_la_0_ce0;
        else 
            la_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_0_we0_assign_proc : process(grp_cal_initial_fu_396_la_0_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_0_we0 <= grp_cal_initial_fu_396_la_0_we0;
        else 
            la_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_10_address0_assign_proc : process(grp_stream_cal_fu_288_la_10_address0, grp_cal_initial_fu_396_la_10_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_10_address0 <= grp_cal_initial_fu_396_la_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_10_address0 <= grp_stream_cal_fu_288_la_10_address0;
        else 
            la_10_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_10_ce0_assign_proc : process(grp_stream_cal_fu_288_la_10_ce0, grp_cal_initial_fu_396_la_10_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_10_ce0 <= grp_cal_initial_fu_396_la_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_10_ce0 <= grp_stream_cal_fu_288_la_10_ce0;
        else 
            la_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_10_we0_assign_proc : process(grp_cal_initial_fu_396_la_10_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_10_we0 <= grp_cal_initial_fu_396_la_10_we0;
        else 
            la_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_11_address0_assign_proc : process(grp_stream_cal_fu_288_la_11_address0, grp_cal_initial_fu_396_la_11_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_11_address0 <= grp_cal_initial_fu_396_la_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_11_address0 <= grp_stream_cal_fu_288_la_11_address0;
        else 
            la_11_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_11_ce0_assign_proc : process(grp_stream_cal_fu_288_la_11_ce0, grp_cal_initial_fu_396_la_11_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_11_ce0 <= grp_cal_initial_fu_396_la_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_11_ce0 <= grp_stream_cal_fu_288_la_11_ce0;
        else 
            la_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_11_we0_assign_proc : process(grp_cal_initial_fu_396_la_11_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_11_we0 <= grp_cal_initial_fu_396_la_11_we0;
        else 
            la_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_12_address0_assign_proc : process(grp_stream_cal_fu_288_la_12_address0, grp_cal_initial_fu_396_la_12_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_12_address0 <= grp_cal_initial_fu_396_la_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_12_address0 <= grp_stream_cal_fu_288_la_12_address0;
        else 
            la_12_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_12_ce0_assign_proc : process(grp_stream_cal_fu_288_la_12_ce0, grp_cal_initial_fu_396_la_12_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_12_ce0 <= grp_cal_initial_fu_396_la_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_12_ce0 <= grp_stream_cal_fu_288_la_12_ce0;
        else 
            la_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_12_we0_assign_proc : process(grp_cal_initial_fu_396_la_12_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_12_we0 <= grp_cal_initial_fu_396_la_12_we0;
        else 
            la_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_13_address0_assign_proc : process(grp_stream_cal_fu_288_la_13_address0, grp_cal_initial_fu_396_la_13_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_13_address0 <= grp_cal_initial_fu_396_la_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_13_address0 <= grp_stream_cal_fu_288_la_13_address0;
        else 
            la_13_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_13_ce0_assign_proc : process(grp_stream_cal_fu_288_la_13_ce0, grp_cal_initial_fu_396_la_13_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_13_ce0 <= grp_cal_initial_fu_396_la_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_13_ce0 <= grp_stream_cal_fu_288_la_13_ce0;
        else 
            la_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_13_we0_assign_proc : process(grp_cal_initial_fu_396_la_13_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_13_we0 <= grp_cal_initial_fu_396_la_13_we0;
        else 
            la_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_14_address0_assign_proc : process(grp_stream_cal_fu_288_la_14_address0, grp_cal_initial_fu_396_la_14_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_14_address0 <= grp_cal_initial_fu_396_la_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_14_address0 <= grp_stream_cal_fu_288_la_14_address0;
        else 
            la_14_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_14_ce0_assign_proc : process(grp_stream_cal_fu_288_la_14_ce0, grp_cal_initial_fu_396_la_14_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_14_ce0 <= grp_cal_initial_fu_396_la_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_14_ce0 <= grp_stream_cal_fu_288_la_14_ce0;
        else 
            la_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_14_we0_assign_proc : process(grp_cal_initial_fu_396_la_14_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_14_we0 <= grp_cal_initial_fu_396_la_14_we0;
        else 
            la_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_15_address0_assign_proc : process(grp_stream_cal_fu_288_la_15_address0, grp_cal_initial_fu_396_la_15_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_15_address0 <= grp_cal_initial_fu_396_la_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_15_address0 <= grp_stream_cal_fu_288_la_15_address0;
        else 
            la_15_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_15_ce0_assign_proc : process(grp_stream_cal_fu_288_la_15_ce0, grp_cal_initial_fu_396_la_15_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_15_ce0 <= grp_cal_initial_fu_396_la_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_15_ce0 <= grp_stream_cal_fu_288_la_15_ce0;
        else 
            la_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_15_we0_assign_proc : process(grp_cal_initial_fu_396_la_15_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_15_we0 <= grp_cal_initial_fu_396_la_15_we0;
        else 
            la_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_16_address0_assign_proc : process(grp_stream_cal_fu_288_la_16_address0, grp_cal_initial_fu_396_la_16_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_16_address0 <= grp_cal_initial_fu_396_la_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_16_address0 <= grp_stream_cal_fu_288_la_16_address0;
        else 
            la_16_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_16_ce0_assign_proc : process(grp_stream_cal_fu_288_la_16_ce0, grp_cal_initial_fu_396_la_16_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_16_ce0 <= grp_cal_initial_fu_396_la_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_16_ce0 <= grp_stream_cal_fu_288_la_16_ce0;
        else 
            la_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_16_we0_assign_proc : process(grp_cal_initial_fu_396_la_16_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_16_we0 <= grp_cal_initial_fu_396_la_16_we0;
        else 
            la_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_17_address0_assign_proc : process(grp_stream_cal_fu_288_la_17_address0, grp_cal_initial_fu_396_la_17_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_17_address0 <= grp_cal_initial_fu_396_la_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_17_address0 <= grp_stream_cal_fu_288_la_17_address0;
        else 
            la_17_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_17_ce0_assign_proc : process(grp_stream_cal_fu_288_la_17_ce0, grp_cal_initial_fu_396_la_17_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_17_ce0 <= grp_cal_initial_fu_396_la_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_17_ce0 <= grp_stream_cal_fu_288_la_17_ce0;
        else 
            la_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_17_we0_assign_proc : process(grp_cal_initial_fu_396_la_17_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_17_we0 <= grp_cal_initial_fu_396_la_17_we0;
        else 
            la_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_18_address0_assign_proc : process(grp_stream_cal_fu_288_la_18_address0, grp_cal_initial_fu_396_la_18_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_18_address0 <= grp_cal_initial_fu_396_la_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_18_address0 <= grp_stream_cal_fu_288_la_18_address0;
        else 
            la_18_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_18_ce0_assign_proc : process(grp_stream_cal_fu_288_la_18_ce0, grp_cal_initial_fu_396_la_18_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_18_ce0 <= grp_cal_initial_fu_396_la_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_18_ce0 <= grp_stream_cal_fu_288_la_18_ce0;
        else 
            la_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_18_we0_assign_proc : process(grp_cal_initial_fu_396_la_18_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_18_we0 <= grp_cal_initial_fu_396_la_18_we0;
        else 
            la_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_19_address0_assign_proc : process(grp_stream_cal_fu_288_la_19_address0, grp_cal_initial_fu_396_la_19_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_19_address0 <= grp_cal_initial_fu_396_la_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_19_address0 <= grp_stream_cal_fu_288_la_19_address0;
        else 
            la_19_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_19_ce0_assign_proc : process(grp_stream_cal_fu_288_la_19_ce0, grp_cal_initial_fu_396_la_19_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_19_ce0 <= grp_cal_initial_fu_396_la_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_19_ce0 <= grp_stream_cal_fu_288_la_19_ce0;
        else 
            la_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_19_we0_assign_proc : process(grp_cal_initial_fu_396_la_19_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_19_we0 <= grp_cal_initial_fu_396_la_19_we0;
        else 
            la_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_1_address0_assign_proc : process(grp_stream_cal_fu_288_la_1_address0, grp_cal_initial_fu_396_la_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_1_address0 <= grp_cal_initial_fu_396_la_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_1_address0 <= grp_stream_cal_fu_288_la_1_address0;
        else 
            la_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_1_ce0_assign_proc : process(grp_stream_cal_fu_288_la_1_ce0, grp_cal_initial_fu_396_la_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_1_ce0 <= grp_cal_initial_fu_396_la_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_1_ce0 <= grp_stream_cal_fu_288_la_1_ce0;
        else 
            la_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_1_we0_assign_proc : process(grp_cal_initial_fu_396_la_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_1_we0 <= grp_cal_initial_fu_396_la_1_we0;
        else 
            la_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_20_address0_assign_proc : process(grp_stream_cal_fu_288_la_20_address0, grp_cal_initial_fu_396_la_20_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_20_address0 <= grp_cal_initial_fu_396_la_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_20_address0 <= grp_stream_cal_fu_288_la_20_address0;
        else 
            la_20_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_20_ce0_assign_proc : process(grp_stream_cal_fu_288_la_20_ce0, grp_cal_initial_fu_396_la_20_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_20_ce0 <= grp_cal_initial_fu_396_la_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_20_ce0 <= grp_stream_cal_fu_288_la_20_ce0;
        else 
            la_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_20_we0_assign_proc : process(grp_cal_initial_fu_396_la_20_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_20_we0 <= grp_cal_initial_fu_396_la_20_we0;
        else 
            la_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_21_address0_assign_proc : process(grp_stream_cal_fu_288_la_21_address0, grp_cal_initial_fu_396_la_21_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_21_address0 <= grp_cal_initial_fu_396_la_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_21_address0 <= grp_stream_cal_fu_288_la_21_address0;
        else 
            la_21_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_21_ce0_assign_proc : process(grp_stream_cal_fu_288_la_21_ce0, grp_cal_initial_fu_396_la_21_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_21_ce0 <= grp_cal_initial_fu_396_la_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_21_ce0 <= grp_stream_cal_fu_288_la_21_ce0;
        else 
            la_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_21_we0_assign_proc : process(grp_cal_initial_fu_396_la_21_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_21_we0 <= grp_cal_initial_fu_396_la_21_we0;
        else 
            la_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_22_address0_assign_proc : process(grp_stream_cal_fu_288_la_22_address0, grp_cal_initial_fu_396_la_22_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_22_address0 <= grp_cal_initial_fu_396_la_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_22_address0 <= grp_stream_cal_fu_288_la_22_address0;
        else 
            la_22_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_22_ce0_assign_proc : process(grp_stream_cal_fu_288_la_22_ce0, grp_cal_initial_fu_396_la_22_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_22_ce0 <= grp_cal_initial_fu_396_la_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_22_ce0 <= grp_stream_cal_fu_288_la_22_ce0;
        else 
            la_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_22_we0_assign_proc : process(grp_cal_initial_fu_396_la_22_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_22_we0 <= grp_cal_initial_fu_396_la_22_we0;
        else 
            la_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_23_address0_assign_proc : process(grp_stream_cal_fu_288_la_23_address0, grp_cal_initial_fu_396_la_23_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_23_address0 <= grp_cal_initial_fu_396_la_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_23_address0 <= grp_stream_cal_fu_288_la_23_address0;
        else 
            la_23_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_23_ce0_assign_proc : process(grp_stream_cal_fu_288_la_23_ce0, grp_cal_initial_fu_396_la_23_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_23_ce0 <= grp_cal_initial_fu_396_la_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_23_ce0 <= grp_stream_cal_fu_288_la_23_ce0;
        else 
            la_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_23_we0_assign_proc : process(grp_cal_initial_fu_396_la_23_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_23_we0 <= grp_cal_initial_fu_396_la_23_we0;
        else 
            la_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_24_address0_assign_proc : process(grp_stream_cal_fu_288_la_24_address0, grp_cal_initial_fu_396_la_24_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_24_address0 <= grp_cal_initial_fu_396_la_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_24_address0 <= grp_stream_cal_fu_288_la_24_address0;
        else 
            la_24_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_24_ce0_assign_proc : process(grp_stream_cal_fu_288_la_24_ce0, grp_cal_initial_fu_396_la_24_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_24_ce0 <= grp_cal_initial_fu_396_la_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_24_ce0 <= grp_stream_cal_fu_288_la_24_ce0;
        else 
            la_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_24_we0_assign_proc : process(grp_cal_initial_fu_396_la_24_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_24_we0 <= grp_cal_initial_fu_396_la_24_we0;
        else 
            la_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_25_address0_assign_proc : process(grp_stream_cal_fu_288_la_25_address0, grp_cal_initial_fu_396_la_25_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_25_address0 <= grp_cal_initial_fu_396_la_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_25_address0 <= grp_stream_cal_fu_288_la_25_address0;
        else 
            la_25_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_25_ce0_assign_proc : process(grp_stream_cal_fu_288_la_25_ce0, grp_cal_initial_fu_396_la_25_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_25_ce0 <= grp_cal_initial_fu_396_la_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_25_ce0 <= grp_stream_cal_fu_288_la_25_ce0;
        else 
            la_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_25_we0_assign_proc : process(grp_cal_initial_fu_396_la_25_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_25_we0 <= grp_cal_initial_fu_396_la_25_we0;
        else 
            la_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_26_address0_assign_proc : process(grp_stream_cal_fu_288_la_26_address0, grp_cal_initial_fu_396_la_26_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_26_address0 <= grp_cal_initial_fu_396_la_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_26_address0 <= grp_stream_cal_fu_288_la_26_address0;
        else 
            la_26_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_26_ce0_assign_proc : process(grp_stream_cal_fu_288_la_26_ce0, grp_cal_initial_fu_396_la_26_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_26_ce0 <= grp_cal_initial_fu_396_la_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_26_ce0 <= grp_stream_cal_fu_288_la_26_ce0;
        else 
            la_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_26_we0_assign_proc : process(grp_cal_initial_fu_396_la_26_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_26_we0 <= grp_cal_initial_fu_396_la_26_we0;
        else 
            la_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_27_address0_assign_proc : process(grp_stream_cal_fu_288_la_27_address0, grp_cal_initial_fu_396_la_27_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_27_address0 <= grp_cal_initial_fu_396_la_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_27_address0 <= grp_stream_cal_fu_288_la_27_address0;
        else 
            la_27_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_27_ce0_assign_proc : process(grp_stream_cal_fu_288_la_27_ce0, grp_cal_initial_fu_396_la_27_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_27_ce0 <= grp_cal_initial_fu_396_la_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_27_ce0 <= grp_stream_cal_fu_288_la_27_ce0;
        else 
            la_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_27_we0_assign_proc : process(grp_cal_initial_fu_396_la_27_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_27_we0 <= grp_cal_initial_fu_396_la_27_we0;
        else 
            la_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_28_address0_assign_proc : process(grp_stream_cal_fu_288_la_28_address0, grp_cal_initial_fu_396_la_28_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_28_address0 <= grp_cal_initial_fu_396_la_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_28_address0 <= grp_stream_cal_fu_288_la_28_address0;
        else 
            la_28_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_28_ce0_assign_proc : process(grp_stream_cal_fu_288_la_28_ce0, grp_cal_initial_fu_396_la_28_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_28_ce0 <= grp_cal_initial_fu_396_la_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_28_ce0 <= grp_stream_cal_fu_288_la_28_ce0;
        else 
            la_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_28_we0_assign_proc : process(grp_cal_initial_fu_396_la_28_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_28_we0 <= grp_cal_initial_fu_396_la_28_we0;
        else 
            la_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_29_address0_assign_proc : process(grp_stream_cal_fu_288_la_29_address0, grp_cal_initial_fu_396_la_29_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_29_address0 <= grp_cal_initial_fu_396_la_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_29_address0 <= grp_stream_cal_fu_288_la_29_address0;
        else 
            la_29_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_29_ce0_assign_proc : process(grp_stream_cal_fu_288_la_29_ce0, grp_cal_initial_fu_396_la_29_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_29_ce0 <= grp_cal_initial_fu_396_la_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_29_ce0 <= grp_stream_cal_fu_288_la_29_ce0;
        else 
            la_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_29_we0_assign_proc : process(grp_cal_initial_fu_396_la_29_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_29_we0 <= grp_cal_initial_fu_396_la_29_we0;
        else 
            la_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_2_address0_assign_proc : process(grp_stream_cal_fu_288_la_2_address0, grp_cal_initial_fu_396_la_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_2_address0 <= grp_cal_initial_fu_396_la_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_2_address0 <= grp_stream_cal_fu_288_la_2_address0;
        else 
            la_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_2_ce0_assign_proc : process(grp_stream_cal_fu_288_la_2_ce0, grp_cal_initial_fu_396_la_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_2_ce0 <= grp_cal_initial_fu_396_la_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_2_ce0 <= grp_stream_cal_fu_288_la_2_ce0;
        else 
            la_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_2_we0_assign_proc : process(grp_cal_initial_fu_396_la_2_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_2_we0 <= grp_cal_initial_fu_396_la_2_we0;
        else 
            la_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_30_address0_assign_proc : process(grp_stream_cal_fu_288_la_30_address0, grp_cal_initial_fu_396_la_30_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_30_address0 <= grp_cal_initial_fu_396_la_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_30_address0 <= grp_stream_cal_fu_288_la_30_address0;
        else 
            la_30_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_30_ce0_assign_proc : process(grp_stream_cal_fu_288_la_30_ce0, grp_cal_initial_fu_396_la_30_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_30_ce0 <= grp_cal_initial_fu_396_la_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_30_ce0 <= grp_stream_cal_fu_288_la_30_ce0;
        else 
            la_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_30_we0_assign_proc : process(grp_cal_initial_fu_396_la_30_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_30_we0 <= grp_cal_initial_fu_396_la_30_we0;
        else 
            la_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_31_address0_assign_proc : process(grp_stream_cal_fu_288_la_31_address0, grp_cal_initial_fu_396_la_31_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_31_address0 <= grp_cal_initial_fu_396_la_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_31_address0 <= grp_stream_cal_fu_288_la_31_address0;
        else 
            la_31_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_31_ce0_assign_proc : process(grp_stream_cal_fu_288_la_31_ce0, grp_cal_initial_fu_396_la_31_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_31_ce0 <= grp_cal_initial_fu_396_la_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_31_ce0 <= grp_stream_cal_fu_288_la_31_ce0;
        else 
            la_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_31_we0_assign_proc : process(grp_cal_initial_fu_396_la_31_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_31_we0 <= grp_cal_initial_fu_396_la_31_we0;
        else 
            la_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_3_address0_assign_proc : process(grp_stream_cal_fu_288_la_3_address0, grp_cal_initial_fu_396_la_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_3_address0 <= grp_cal_initial_fu_396_la_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_3_address0 <= grp_stream_cal_fu_288_la_3_address0;
        else 
            la_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_3_ce0_assign_proc : process(grp_stream_cal_fu_288_la_3_ce0, grp_cal_initial_fu_396_la_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_3_ce0 <= grp_cal_initial_fu_396_la_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_3_ce0 <= grp_stream_cal_fu_288_la_3_ce0;
        else 
            la_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_3_we0_assign_proc : process(grp_cal_initial_fu_396_la_3_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_3_we0 <= grp_cal_initial_fu_396_la_3_we0;
        else 
            la_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_4_address0_assign_proc : process(grp_stream_cal_fu_288_la_4_address0, grp_cal_initial_fu_396_la_4_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_4_address0 <= grp_cal_initial_fu_396_la_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_4_address0 <= grp_stream_cal_fu_288_la_4_address0;
        else 
            la_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_4_ce0_assign_proc : process(grp_stream_cal_fu_288_la_4_ce0, grp_cal_initial_fu_396_la_4_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_4_ce0 <= grp_cal_initial_fu_396_la_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_4_ce0 <= grp_stream_cal_fu_288_la_4_ce0;
        else 
            la_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_4_we0_assign_proc : process(grp_cal_initial_fu_396_la_4_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_4_we0 <= grp_cal_initial_fu_396_la_4_we0;
        else 
            la_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_5_address0_assign_proc : process(grp_stream_cal_fu_288_la_5_address0, grp_cal_initial_fu_396_la_5_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_5_address0 <= grp_cal_initial_fu_396_la_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_5_address0 <= grp_stream_cal_fu_288_la_5_address0;
        else 
            la_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_5_ce0_assign_proc : process(grp_stream_cal_fu_288_la_5_ce0, grp_cal_initial_fu_396_la_5_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_5_ce0 <= grp_cal_initial_fu_396_la_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_5_ce0 <= grp_stream_cal_fu_288_la_5_ce0;
        else 
            la_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_5_we0_assign_proc : process(grp_cal_initial_fu_396_la_5_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_5_we0 <= grp_cal_initial_fu_396_la_5_we0;
        else 
            la_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_6_address0_assign_proc : process(grp_stream_cal_fu_288_la_6_address0, grp_cal_initial_fu_396_la_6_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_6_address0 <= grp_cal_initial_fu_396_la_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_6_address0 <= grp_stream_cal_fu_288_la_6_address0;
        else 
            la_6_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_6_ce0_assign_proc : process(grp_stream_cal_fu_288_la_6_ce0, grp_cal_initial_fu_396_la_6_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_6_ce0 <= grp_cal_initial_fu_396_la_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_6_ce0 <= grp_stream_cal_fu_288_la_6_ce0;
        else 
            la_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_6_we0_assign_proc : process(grp_cal_initial_fu_396_la_6_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_6_we0 <= grp_cal_initial_fu_396_la_6_we0;
        else 
            la_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_7_address0_assign_proc : process(grp_stream_cal_fu_288_la_7_address0, grp_cal_initial_fu_396_la_7_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_7_address0 <= grp_cal_initial_fu_396_la_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_7_address0 <= grp_stream_cal_fu_288_la_7_address0;
        else 
            la_7_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_7_ce0_assign_proc : process(grp_stream_cal_fu_288_la_7_ce0, grp_cal_initial_fu_396_la_7_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_7_ce0 <= grp_cal_initial_fu_396_la_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_7_ce0 <= grp_stream_cal_fu_288_la_7_ce0;
        else 
            la_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_7_we0_assign_proc : process(grp_cal_initial_fu_396_la_7_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_7_we0 <= grp_cal_initial_fu_396_la_7_we0;
        else 
            la_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_8_address0_assign_proc : process(grp_stream_cal_fu_288_la_8_address0, grp_cal_initial_fu_396_la_8_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_8_address0 <= grp_cal_initial_fu_396_la_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_8_address0 <= grp_stream_cal_fu_288_la_8_address0;
        else 
            la_8_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_8_ce0_assign_proc : process(grp_stream_cal_fu_288_la_8_ce0, grp_cal_initial_fu_396_la_8_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_8_ce0 <= grp_cal_initial_fu_396_la_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_8_ce0 <= grp_stream_cal_fu_288_la_8_ce0;
        else 
            la_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_8_we0_assign_proc : process(grp_cal_initial_fu_396_la_8_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_8_we0 <= grp_cal_initial_fu_396_la_8_we0;
        else 
            la_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    la_9_address0_assign_proc : process(grp_stream_cal_fu_288_la_9_address0, grp_cal_initial_fu_396_la_9_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_9_address0 <= grp_cal_initial_fu_396_la_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_9_address0 <= grp_stream_cal_fu_288_la_9_address0;
        else 
            la_9_address0 <= "XXXXXXXX";
        end if; 
    end process;


    la_9_ce0_assign_proc : process(grp_stream_cal_fu_288_la_9_ce0, grp_cal_initial_fu_396_la_9_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_9_ce0 <= grp_cal_initial_fu_396_la_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            la_9_ce0 <= grp_stream_cal_fu_288_la_9_ce0;
        else 
            la_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    la_9_we0_assign_proc : process(grp_cal_initial_fu_396_la_9_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            la_9_we0 <= grp_cal_initial_fu_396_la_9_we0;
        else 
            la_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_0_address0_assign_proc : process(grp_stream_cal_fu_288_lout_0_address0, grp_write_out_fu_358_lout_0_address0, grp_cal_initial_fu_396_lout_0_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_0_address0 <= grp_cal_initial_fu_396_lout_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_0_address0 <= grp_write_out_fu_358_lout_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_0_address0 <= grp_stream_cal_fu_288_lout_0_address0;
        else 
            lout_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_0_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_0_ce0, grp_write_out_fu_358_lout_0_ce0, grp_cal_initial_fu_396_lout_0_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_0_ce0 <= grp_cal_initial_fu_396_lout_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_0_ce0 <= grp_write_out_fu_358_lout_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_0_ce0 <= grp_stream_cal_fu_288_lout_0_ce0;
        else 
            lout_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_0_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_0_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_0_ce1 <= grp_stream_cal_fu_288_lout_0_ce1;
        else 
            lout_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_0_we0_assign_proc : process(grp_cal_initial_fu_396_lout_0_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_0_we0 <= grp_cal_initial_fu_396_lout_0_we0;
        else 
            lout_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_0_we1_assign_proc : process(grp_stream_cal_fu_288_lout_0_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_0_we1 <= grp_stream_cal_fu_288_lout_0_we1;
        else 
            lout_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_10_address0_assign_proc : process(grp_stream_cal_fu_288_lout_10_address0, grp_write_out_fu_358_lout_10_address0, grp_cal_initial_fu_396_lout_10_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_10_address0 <= grp_cal_initial_fu_396_lout_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_10_address0 <= grp_write_out_fu_358_lout_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_10_address0 <= grp_stream_cal_fu_288_lout_10_address0;
        else 
            lout_10_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_10_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_10_ce0, grp_write_out_fu_358_lout_10_ce0, grp_cal_initial_fu_396_lout_10_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_10_ce0 <= grp_cal_initial_fu_396_lout_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_10_ce0 <= grp_write_out_fu_358_lout_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_10_ce0 <= grp_stream_cal_fu_288_lout_10_ce0;
        else 
            lout_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_10_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_10_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_10_ce1 <= grp_stream_cal_fu_288_lout_10_ce1;
        else 
            lout_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_10_we0_assign_proc : process(grp_cal_initial_fu_396_lout_10_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_10_we0 <= grp_cal_initial_fu_396_lout_10_we0;
        else 
            lout_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_10_we1_assign_proc : process(grp_stream_cal_fu_288_lout_10_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_10_we1 <= grp_stream_cal_fu_288_lout_10_we1;
        else 
            lout_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_11_address0_assign_proc : process(grp_stream_cal_fu_288_lout_11_address0, grp_write_out_fu_358_lout_11_address0, grp_cal_initial_fu_396_lout_11_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_11_address0 <= grp_cal_initial_fu_396_lout_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_11_address0 <= grp_write_out_fu_358_lout_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_11_address0 <= grp_stream_cal_fu_288_lout_11_address0;
        else 
            lout_11_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_11_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_11_ce0, grp_write_out_fu_358_lout_11_ce0, grp_cal_initial_fu_396_lout_11_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_11_ce0 <= grp_cal_initial_fu_396_lout_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_11_ce0 <= grp_write_out_fu_358_lout_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_11_ce0 <= grp_stream_cal_fu_288_lout_11_ce0;
        else 
            lout_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_11_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_11_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_11_ce1 <= grp_stream_cal_fu_288_lout_11_ce1;
        else 
            lout_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_11_we0_assign_proc : process(grp_cal_initial_fu_396_lout_11_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_11_we0 <= grp_cal_initial_fu_396_lout_11_we0;
        else 
            lout_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_11_we1_assign_proc : process(grp_stream_cal_fu_288_lout_11_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_11_we1 <= grp_stream_cal_fu_288_lout_11_we1;
        else 
            lout_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_12_address0_assign_proc : process(grp_stream_cal_fu_288_lout_12_address0, grp_write_out_fu_358_lout_12_address0, grp_cal_initial_fu_396_lout_12_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_12_address0 <= grp_cal_initial_fu_396_lout_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_12_address0 <= grp_write_out_fu_358_lout_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_12_address0 <= grp_stream_cal_fu_288_lout_12_address0;
        else 
            lout_12_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_12_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_12_ce0, grp_write_out_fu_358_lout_12_ce0, grp_cal_initial_fu_396_lout_12_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_12_ce0 <= grp_cal_initial_fu_396_lout_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_12_ce0 <= grp_write_out_fu_358_lout_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_12_ce0 <= grp_stream_cal_fu_288_lout_12_ce0;
        else 
            lout_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_12_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_12_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_12_ce1 <= grp_stream_cal_fu_288_lout_12_ce1;
        else 
            lout_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_12_we0_assign_proc : process(grp_cal_initial_fu_396_lout_12_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_12_we0 <= grp_cal_initial_fu_396_lout_12_we0;
        else 
            lout_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_12_we1_assign_proc : process(grp_stream_cal_fu_288_lout_12_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_12_we1 <= grp_stream_cal_fu_288_lout_12_we1;
        else 
            lout_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_13_address0_assign_proc : process(grp_stream_cal_fu_288_lout_13_address0, grp_write_out_fu_358_lout_13_address0, grp_cal_initial_fu_396_lout_13_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_13_address0 <= grp_cal_initial_fu_396_lout_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_13_address0 <= grp_write_out_fu_358_lout_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_13_address0 <= grp_stream_cal_fu_288_lout_13_address0;
        else 
            lout_13_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_13_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_13_ce0, grp_write_out_fu_358_lout_13_ce0, grp_cal_initial_fu_396_lout_13_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_13_ce0 <= grp_cal_initial_fu_396_lout_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_13_ce0 <= grp_write_out_fu_358_lout_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_13_ce0 <= grp_stream_cal_fu_288_lout_13_ce0;
        else 
            lout_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_13_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_13_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_13_ce1 <= grp_stream_cal_fu_288_lout_13_ce1;
        else 
            lout_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_13_we0_assign_proc : process(grp_cal_initial_fu_396_lout_13_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_13_we0 <= grp_cal_initial_fu_396_lout_13_we0;
        else 
            lout_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_13_we1_assign_proc : process(grp_stream_cal_fu_288_lout_13_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_13_we1 <= grp_stream_cal_fu_288_lout_13_we1;
        else 
            lout_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_14_address0_assign_proc : process(grp_stream_cal_fu_288_lout_14_address0, grp_write_out_fu_358_lout_14_address0, grp_cal_initial_fu_396_lout_14_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_14_address0 <= grp_cal_initial_fu_396_lout_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_14_address0 <= grp_write_out_fu_358_lout_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_14_address0 <= grp_stream_cal_fu_288_lout_14_address0;
        else 
            lout_14_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_14_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_14_ce0, grp_write_out_fu_358_lout_14_ce0, grp_cal_initial_fu_396_lout_14_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_14_ce0 <= grp_cal_initial_fu_396_lout_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_14_ce0 <= grp_write_out_fu_358_lout_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_14_ce0 <= grp_stream_cal_fu_288_lout_14_ce0;
        else 
            lout_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_14_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_14_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_14_ce1 <= grp_stream_cal_fu_288_lout_14_ce1;
        else 
            lout_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_14_we0_assign_proc : process(grp_cal_initial_fu_396_lout_14_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_14_we0 <= grp_cal_initial_fu_396_lout_14_we0;
        else 
            lout_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_14_we1_assign_proc : process(grp_stream_cal_fu_288_lout_14_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_14_we1 <= grp_stream_cal_fu_288_lout_14_we1;
        else 
            lout_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_15_address0_assign_proc : process(grp_stream_cal_fu_288_lout_15_address0, grp_write_out_fu_358_lout_15_address0, grp_cal_initial_fu_396_lout_15_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_15_address0 <= grp_cal_initial_fu_396_lout_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_15_address0 <= grp_write_out_fu_358_lout_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_15_address0 <= grp_stream_cal_fu_288_lout_15_address0;
        else 
            lout_15_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_15_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_15_ce0, grp_write_out_fu_358_lout_15_ce0, grp_cal_initial_fu_396_lout_15_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_15_ce0 <= grp_cal_initial_fu_396_lout_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_15_ce0 <= grp_write_out_fu_358_lout_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_15_ce0 <= grp_stream_cal_fu_288_lout_15_ce0;
        else 
            lout_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_15_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_15_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_15_ce1 <= grp_stream_cal_fu_288_lout_15_ce1;
        else 
            lout_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_15_we0_assign_proc : process(grp_cal_initial_fu_396_lout_15_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_15_we0 <= grp_cal_initial_fu_396_lout_15_we0;
        else 
            lout_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_15_we1_assign_proc : process(grp_stream_cal_fu_288_lout_15_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_15_we1 <= grp_stream_cal_fu_288_lout_15_we1;
        else 
            lout_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_16_address0_assign_proc : process(grp_stream_cal_fu_288_lout_16_address0, grp_write_out_fu_358_lout_16_address0, grp_cal_initial_fu_396_lout_16_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_16_address0 <= grp_cal_initial_fu_396_lout_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_16_address0 <= grp_write_out_fu_358_lout_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_16_address0 <= grp_stream_cal_fu_288_lout_16_address0;
        else 
            lout_16_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_16_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_16_ce0, grp_write_out_fu_358_lout_16_ce0, grp_cal_initial_fu_396_lout_16_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_16_ce0 <= grp_cal_initial_fu_396_lout_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_16_ce0 <= grp_write_out_fu_358_lout_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_16_ce0 <= grp_stream_cal_fu_288_lout_16_ce0;
        else 
            lout_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_16_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_16_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_16_ce1 <= grp_stream_cal_fu_288_lout_16_ce1;
        else 
            lout_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_16_we0_assign_proc : process(grp_cal_initial_fu_396_lout_16_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_16_we0 <= grp_cal_initial_fu_396_lout_16_we0;
        else 
            lout_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_16_we1_assign_proc : process(grp_stream_cal_fu_288_lout_16_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_16_we1 <= grp_stream_cal_fu_288_lout_16_we1;
        else 
            lout_16_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_17_address0_assign_proc : process(grp_stream_cal_fu_288_lout_17_address0, grp_write_out_fu_358_lout_17_address0, grp_cal_initial_fu_396_lout_17_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_17_address0 <= grp_cal_initial_fu_396_lout_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_17_address0 <= grp_write_out_fu_358_lout_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_17_address0 <= grp_stream_cal_fu_288_lout_17_address0;
        else 
            lout_17_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_17_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_17_ce0, grp_write_out_fu_358_lout_17_ce0, grp_cal_initial_fu_396_lout_17_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_17_ce0 <= grp_cal_initial_fu_396_lout_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_17_ce0 <= grp_write_out_fu_358_lout_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_17_ce0 <= grp_stream_cal_fu_288_lout_17_ce0;
        else 
            lout_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_17_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_17_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_17_ce1 <= grp_stream_cal_fu_288_lout_17_ce1;
        else 
            lout_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_17_we0_assign_proc : process(grp_cal_initial_fu_396_lout_17_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_17_we0 <= grp_cal_initial_fu_396_lout_17_we0;
        else 
            lout_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_17_we1_assign_proc : process(grp_stream_cal_fu_288_lout_17_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_17_we1 <= grp_stream_cal_fu_288_lout_17_we1;
        else 
            lout_17_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_18_address0_assign_proc : process(grp_stream_cal_fu_288_lout_18_address0, grp_write_out_fu_358_lout_18_address0, grp_cal_initial_fu_396_lout_18_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_18_address0 <= grp_cal_initial_fu_396_lout_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_18_address0 <= grp_write_out_fu_358_lout_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_18_address0 <= grp_stream_cal_fu_288_lout_18_address0;
        else 
            lout_18_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_18_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_18_ce0, grp_write_out_fu_358_lout_18_ce0, grp_cal_initial_fu_396_lout_18_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_18_ce0 <= grp_cal_initial_fu_396_lout_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_18_ce0 <= grp_write_out_fu_358_lout_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_18_ce0 <= grp_stream_cal_fu_288_lout_18_ce0;
        else 
            lout_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_18_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_18_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_18_ce1 <= grp_stream_cal_fu_288_lout_18_ce1;
        else 
            lout_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_18_we0_assign_proc : process(grp_cal_initial_fu_396_lout_18_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_18_we0 <= grp_cal_initial_fu_396_lout_18_we0;
        else 
            lout_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_18_we1_assign_proc : process(grp_stream_cal_fu_288_lout_18_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_18_we1 <= grp_stream_cal_fu_288_lout_18_we1;
        else 
            lout_18_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_19_address0_assign_proc : process(grp_stream_cal_fu_288_lout_19_address0, grp_write_out_fu_358_lout_19_address0, grp_cal_initial_fu_396_lout_19_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_19_address0 <= grp_cal_initial_fu_396_lout_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_19_address0 <= grp_write_out_fu_358_lout_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_19_address0 <= grp_stream_cal_fu_288_lout_19_address0;
        else 
            lout_19_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_19_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_19_ce0, grp_write_out_fu_358_lout_19_ce0, grp_cal_initial_fu_396_lout_19_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_19_ce0 <= grp_cal_initial_fu_396_lout_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_19_ce0 <= grp_write_out_fu_358_lout_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_19_ce0 <= grp_stream_cal_fu_288_lout_19_ce0;
        else 
            lout_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_19_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_19_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_19_ce1 <= grp_stream_cal_fu_288_lout_19_ce1;
        else 
            lout_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_19_we0_assign_proc : process(grp_cal_initial_fu_396_lout_19_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_19_we0 <= grp_cal_initial_fu_396_lout_19_we0;
        else 
            lout_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_19_we1_assign_proc : process(grp_stream_cal_fu_288_lout_19_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_19_we1 <= grp_stream_cal_fu_288_lout_19_we1;
        else 
            lout_19_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_1_address0_assign_proc : process(grp_stream_cal_fu_288_lout_1_address0, grp_write_out_fu_358_lout_1_address0, grp_cal_initial_fu_396_lout_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_1_address0 <= grp_cal_initial_fu_396_lout_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_1_address0 <= grp_write_out_fu_358_lout_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_1_address0 <= grp_stream_cal_fu_288_lout_1_address0;
        else 
            lout_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_1_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_1_ce0, grp_write_out_fu_358_lout_1_ce0, grp_cal_initial_fu_396_lout_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_1_ce0 <= grp_cal_initial_fu_396_lout_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_1_ce0 <= grp_write_out_fu_358_lout_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_1_ce0 <= grp_stream_cal_fu_288_lout_1_ce0;
        else 
            lout_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_1_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_1_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_1_ce1 <= grp_stream_cal_fu_288_lout_1_ce1;
        else 
            lout_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_1_we0_assign_proc : process(grp_cal_initial_fu_396_lout_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_1_we0 <= grp_cal_initial_fu_396_lout_1_we0;
        else 
            lout_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_1_we1_assign_proc : process(grp_stream_cal_fu_288_lout_1_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_1_we1 <= grp_stream_cal_fu_288_lout_1_we1;
        else 
            lout_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_20_address0_assign_proc : process(grp_stream_cal_fu_288_lout_20_address0, grp_write_out_fu_358_lout_20_address0, grp_cal_initial_fu_396_lout_20_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_20_address0 <= grp_cal_initial_fu_396_lout_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_20_address0 <= grp_write_out_fu_358_lout_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_20_address0 <= grp_stream_cal_fu_288_lout_20_address0;
        else 
            lout_20_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_20_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_20_ce0, grp_write_out_fu_358_lout_20_ce0, grp_cal_initial_fu_396_lout_20_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_20_ce0 <= grp_cal_initial_fu_396_lout_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_20_ce0 <= grp_write_out_fu_358_lout_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_20_ce0 <= grp_stream_cal_fu_288_lout_20_ce0;
        else 
            lout_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_20_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_20_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_20_ce1 <= grp_stream_cal_fu_288_lout_20_ce1;
        else 
            lout_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_20_we0_assign_proc : process(grp_cal_initial_fu_396_lout_20_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_20_we0 <= grp_cal_initial_fu_396_lout_20_we0;
        else 
            lout_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_20_we1_assign_proc : process(grp_stream_cal_fu_288_lout_20_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_20_we1 <= grp_stream_cal_fu_288_lout_20_we1;
        else 
            lout_20_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_21_address0_assign_proc : process(grp_stream_cal_fu_288_lout_21_address0, grp_write_out_fu_358_lout_21_address0, grp_cal_initial_fu_396_lout_21_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_21_address0 <= grp_cal_initial_fu_396_lout_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_21_address0 <= grp_write_out_fu_358_lout_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_21_address0 <= grp_stream_cal_fu_288_lout_21_address0;
        else 
            lout_21_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_21_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_21_ce0, grp_write_out_fu_358_lout_21_ce0, grp_cal_initial_fu_396_lout_21_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_21_ce0 <= grp_cal_initial_fu_396_lout_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_21_ce0 <= grp_write_out_fu_358_lout_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_21_ce0 <= grp_stream_cal_fu_288_lout_21_ce0;
        else 
            lout_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_21_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_21_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_21_ce1 <= grp_stream_cal_fu_288_lout_21_ce1;
        else 
            lout_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_21_we0_assign_proc : process(grp_cal_initial_fu_396_lout_21_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_21_we0 <= grp_cal_initial_fu_396_lout_21_we0;
        else 
            lout_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_21_we1_assign_proc : process(grp_stream_cal_fu_288_lout_21_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_21_we1 <= grp_stream_cal_fu_288_lout_21_we1;
        else 
            lout_21_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_22_address0_assign_proc : process(grp_stream_cal_fu_288_lout_22_address0, grp_write_out_fu_358_lout_22_address0, grp_cal_initial_fu_396_lout_22_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_22_address0 <= grp_cal_initial_fu_396_lout_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_22_address0 <= grp_write_out_fu_358_lout_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_22_address0 <= grp_stream_cal_fu_288_lout_22_address0;
        else 
            lout_22_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_22_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_22_ce0, grp_write_out_fu_358_lout_22_ce0, grp_cal_initial_fu_396_lout_22_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_22_ce0 <= grp_cal_initial_fu_396_lout_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_22_ce0 <= grp_write_out_fu_358_lout_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_22_ce0 <= grp_stream_cal_fu_288_lout_22_ce0;
        else 
            lout_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_22_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_22_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_22_ce1 <= grp_stream_cal_fu_288_lout_22_ce1;
        else 
            lout_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_22_we0_assign_proc : process(grp_cal_initial_fu_396_lout_22_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_22_we0 <= grp_cal_initial_fu_396_lout_22_we0;
        else 
            lout_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_22_we1_assign_proc : process(grp_stream_cal_fu_288_lout_22_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_22_we1 <= grp_stream_cal_fu_288_lout_22_we1;
        else 
            lout_22_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_23_address0_assign_proc : process(grp_stream_cal_fu_288_lout_23_address0, grp_write_out_fu_358_lout_23_address0, grp_cal_initial_fu_396_lout_23_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_23_address0 <= grp_cal_initial_fu_396_lout_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_23_address0 <= grp_write_out_fu_358_lout_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_23_address0 <= grp_stream_cal_fu_288_lout_23_address0;
        else 
            lout_23_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_23_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_23_ce0, grp_write_out_fu_358_lout_23_ce0, grp_cal_initial_fu_396_lout_23_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_23_ce0 <= grp_cal_initial_fu_396_lout_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_23_ce0 <= grp_write_out_fu_358_lout_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_23_ce0 <= grp_stream_cal_fu_288_lout_23_ce0;
        else 
            lout_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_23_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_23_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_23_ce1 <= grp_stream_cal_fu_288_lout_23_ce1;
        else 
            lout_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_23_we0_assign_proc : process(grp_cal_initial_fu_396_lout_23_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_23_we0 <= grp_cal_initial_fu_396_lout_23_we0;
        else 
            lout_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_23_we1_assign_proc : process(grp_stream_cal_fu_288_lout_23_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_23_we1 <= grp_stream_cal_fu_288_lout_23_we1;
        else 
            lout_23_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_24_address0_assign_proc : process(grp_stream_cal_fu_288_lout_24_address0, grp_write_out_fu_358_lout_24_address0, grp_cal_initial_fu_396_lout_24_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_24_address0 <= grp_cal_initial_fu_396_lout_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_24_address0 <= grp_write_out_fu_358_lout_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_24_address0 <= grp_stream_cal_fu_288_lout_24_address0;
        else 
            lout_24_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_24_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_24_ce0, grp_write_out_fu_358_lout_24_ce0, grp_cal_initial_fu_396_lout_24_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_24_ce0 <= grp_cal_initial_fu_396_lout_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_24_ce0 <= grp_write_out_fu_358_lout_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_24_ce0 <= grp_stream_cal_fu_288_lout_24_ce0;
        else 
            lout_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_24_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_24_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_24_ce1 <= grp_stream_cal_fu_288_lout_24_ce1;
        else 
            lout_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_24_we0_assign_proc : process(grp_cal_initial_fu_396_lout_24_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_24_we0 <= grp_cal_initial_fu_396_lout_24_we0;
        else 
            lout_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_24_we1_assign_proc : process(grp_stream_cal_fu_288_lout_24_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_24_we1 <= grp_stream_cal_fu_288_lout_24_we1;
        else 
            lout_24_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_25_address0_assign_proc : process(grp_stream_cal_fu_288_lout_25_address0, grp_write_out_fu_358_lout_25_address0, grp_cal_initial_fu_396_lout_25_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_25_address0 <= grp_cal_initial_fu_396_lout_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_25_address0 <= grp_write_out_fu_358_lout_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_25_address0 <= grp_stream_cal_fu_288_lout_25_address0;
        else 
            lout_25_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_25_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_25_ce0, grp_write_out_fu_358_lout_25_ce0, grp_cal_initial_fu_396_lout_25_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_25_ce0 <= grp_cal_initial_fu_396_lout_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_25_ce0 <= grp_write_out_fu_358_lout_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_25_ce0 <= grp_stream_cal_fu_288_lout_25_ce0;
        else 
            lout_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_25_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_25_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_25_ce1 <= grp_stream_cal_fu_288_lout_25_ce1;
        else 
            lout_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_25_we0_assign_proc : process(grp_cal_initial_fu_396_lout_25_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_25_we0 <= grp_cal_initial_fu_396_lout_25_we0;
        else 
            lout_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_25_we1_assign_proc : process(grp_stream_cal_fu_288_lout_25_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_25_we1 <= grp_stream_cal_fu_288_lout_25_we1;
        else 
            lout_25_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_26_address0_assign_proc : process(grp_stream_cal_fu_288_lout_26_address0, grp_write_out_fu_358_lout_26_address0, grp_cal_initial_fu_396_lout_26_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_26_address0 <= grp_cal_initial_fu_396_lout_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_26_address0 <= grp_write_out_fu_358_lout_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_26_address0 <= grp_stream_cal_fu_288_lout_26_address0;
        else 
            lout_26_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_26_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_26_ce0, grp_write_out_fu_358_lout_26_ce0, grp_cal_initial_fu_396_lout_26_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_26_ce0 <= grp_cal_initial_fu_396_lout_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_26_ce0 <= grp_write_out_fu_358_lout_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_26_ce0 <= grp_stream_cal_fu_288_lout_26_ce0;
        else 
            lout_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_26_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_26_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_26_ce1 <= grp_stream_cal_fu_288_lout_26_ce1;
        else 
            lout_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_26_we0_assign_proc : process(grp_cal_initial_fu_396_lout_26_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_26_we0 <= grp_cal_initial_fu_396_lout_26_we0;
        else 
            lout_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_26_we1_assign_proc : process(grp_stream_cal_fu_288_lout_26_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_26_we1 <= grp_stream_cal_fu_288_lout_26_we1;
        else 
            lout_26_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_27_address0_assign_proc : process(grp_stream_cal_fu_288_lout_27_address0, grp_write_out_fu_358_lout_27_address0, grp_cal_initial_fu_396_lout_27_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_27_address0 <= grp_cal_initial_fu_396_lout_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_27_address0 <= grp_write_out_fu_358_lout_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_27_address0 <= grp_stream_cal_fu_288_lout_27_address0;
        else 
            lout_27_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_27_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_27_ce0, grp_write_out_fu_358_lout_27_ce0, grp_cal_initial_fu_396_lout_27_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_27_ce0 <= grp_cal_initial_fu_396_lout_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_27_ce0 <= grp_write_out_fu_358_lout_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_27_ce0 <= grp_stream_cal_fu_288_lout_27_ce0;
        else 
            lout_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_27_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_27_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_27_ce1 <= grp_stream_cal_fu_288_lout_27_ce1;
        else 
            lout_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_27_we0_assign_proc : process(grp_cal_initial_fu_396_lout_27_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_27_we0 <= grp_cal_initial_fu_396_lout_27_we0;
        else 
            lout_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_27_we1_assign_proc : process(grp_stream_cal_fu_288_lout_27_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_27_we1 <= grp_stream_cal_fu_288_lout_27_we1;
        else 
            lout_27_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_28_address0_assign_proc : process(grp_stream_cal_fu_288_lout_28_address0, grp_write_out_fu_358_lout_28_address0, grp_cal_initial_fu_396_lout_28_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_28_address0 <= grp_cal_initial_fu_396_lout_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_28_address0 <= grp_write_out_fu_358_lout_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_28_address0 <= grp_stream_cal_fu_288_lout_28_address0;
        else 
            lout_28_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_28_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_28_ce0, grp_write_out_fu_358_lout_28_ce0, grp_cal_initial_fu_396_lout_28_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_28_ce0 <= grp_cal_initial_fu_396_lout_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_28_ce0 <= grp_write_out_fu_358_lout_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_28_ce0 <= grp_stream_cal_fu_288_lout_28_ce0;
        else 
            lout_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_28_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_28_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_28_ce1 <= grp_stream_cal_fu_288_lout_28_ce1;
        else 
            lout_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_28_we0_assign_proc : process(grp_cal_initial_fu_396_lout_28_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_28_we0 <= grp_cal_initial_fu_396_lout_28_we0;
        else 
            lout_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_28_we1_assign_proc : process(grp_stream_cal_fu_288_lout_28_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_28_we1 <= grp_stream_cal_fu_288_lout_28_we1;
        else 
            lout_28_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_29_address0_assign_proc : process(grp_stream_cal_fu_288_lout_29_address0, grp_write_out_fu_358_lout_29_address0, grp_cal_initial_fu_396_lout_29_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_29_address0 <= grp_cal_initial_fu_396_lout_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_29_address0 <= grp_write_out_fu_358_lout_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_29_address0 <= grp_stream_cal_fu_288_lout_29_address0;
        else 
            lout_29_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_29_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_29_ce0, grp_write_out_fu_358_lout_29_ce0, grp_cal_initial_fu_396_lout_29_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_29_ce0 <= grp_cal_initial_fu_396_lout_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_29_ce0 <= grp_write_out_fu_358_lout_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_29_ce0 <= grp_stream_cal_fu_288_lout_29_ce0;
        else 
            lout_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_29_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_29_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_29_ce1 <= grp_stream_cal_fu_288_lout_29_ce1;
        else 
            lout_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_29_we0_assign_proc : process(grp_cal_initial_fu_396_lout_29_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_29_we0 <= grp_cal_initial_fu_396_lout_29_we0;
        else 
            lout_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_29_we1_assign_proc : process(grp_stream_cal_fu_288_lout_29_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_29_we1 <= grp_stream_cal_fu_288_lout_29_we1;
        else 
            lout_29_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_2_address0_assign_proc : process(grp_stream_cal_fu_288_lout_2_address0, grp_write_out_fu_358_lout_2_address0, grp_cal_initial_fu_396_lout_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_2_address0 <= grp_cal_initial_fu_396_lout_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_2_address0 <= grp_write_out_fu_358_lout_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_2_address0 <= grp_stream_cal_fu_288_lout_2_address0;
        else 
            lout_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_2_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_2_ce0, grp_write_out_fu_358_lout_2_ce0, grp_cal_initial_fu_396_lout_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_2_ce0 <= grp_cal_initial_fu_396_lout_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_2_ce0 <= grp_write_out_fu_358_lout_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_2_ce0 <= grp_stream_cal_fu_288_lout_2_ce0;
        else 
            lout_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_2_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_2_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_2_ce1 <= grp_stream_cal_fu_288_lout_2_ce1;
        else 
            lout_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_2_we0_assign_proc : process(grp_cal_initial_fu_396_lout_2_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_2_we0 <= grp_cal_initial_fu_396_lout_2_we0;
        else 
            lout_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_2_we1_assign_proc : process(grp_stream_cal_fu_288_lout_2_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_2_we1 <= grp_stream_cal_fu_288_lout_2_we1;
        else 
            lout_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_30_address0_assign_proc : process(grp_stream_cal_fu_288_lout_30_address0, grp_write_out_fu_358_lout_30_address0, grp_cal_initial_fu_396_lout_30_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_30_address0 <= grp_cal_initial_fu_396_lout_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_30_address0 <= grp_write_out_fu_358_lout_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_30_address0 <= grp_stream_cal_fu_288_lout_30_address0;
        else 
            lout_30_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_30_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_30_ce0, grp_write_out_fu_358_lout_30_ce0, grp_cal_initial_fu_396_lout_30_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_30_ce0 <= grp_cal_initial_fu_396_lout_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_30_ce0 <= grp_write_out_fu_358_lout_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_30_ce0 <= grp_stream_cal_fu_288_lout_30_ce0;
        else 
            lout_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_30_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_30_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_30_ce1 <= grp_stream_cal_fu_288_lout_30_ce1;
        else 
            lout_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_30_we0_assign_proc : process(grp_cal_initial_fu_396_lout_30_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_30_we0 <= grp_cal_initial_fu_396_lout_30_we0;
        else 
            lout_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_30_we1_assign_proc : process(grp_stream_cal_fu_288_lout_30_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_30_we1 <= grp_stream_cal_fu_288_lout_30_we1;
        else 
            lout_30_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_31_address0_assign_proc : process(grp_stream_cal_fu_288_lout_31_address0, grp_write_out_fu_358_lout_31_address0, grp_cal_initial_fu_396_lout_31_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_31_address0 <= grp_cal_initial_fu_396_lout_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_31_address0 <= grp_write_out_fu_358_lout_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_31_address0 <= grp_stream_cal_fu_288_lout_31_address0;
        else 
            lout_31_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_31_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_31_ce0, grp_write_out_fu_358_lout_31_ce0, grp_cal_initial_fu_396_lout_31_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_31_ce0 <= grp_cal_initial_fu_396_lout_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_31_ce0 <= grp_write_out_fu_358_lout_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_31_ce0 <= grp_stream_cal_fu_288_lout_31_ce0;
        else 
            lout_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_31_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_31_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_31_ce1 <= grp_stream_cal_fu_288_lout_31_ce1;
        else 
            lout_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_31_we0_assign_proc : process(grp_cal_initial_fu_396_lout_31_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_31_we0 <= grp_cal_initial_fu_396_lout_31_we0;
        else 
            lout_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_31_we1_assign_proc : process(grp_stream_cal_fu_288_lout_31_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_31_we1 <= grp_stream_cal_fu_288_lout_31_we1;
        else 
            lout_31_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_3_address0_assign_proc : process(grp_stream_cal_fu_288_lout_3_address0, grp_write_out_fu_358_lout_3_address0, grp_cal_initial_fu_396_lout_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_3_address0 <= grp_cal_initial_fu_396_lout_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_3_address0 <= grp_write_out_fu_358_lout_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_3_address0 <= grp_stream_cal_fu_288_lout_3_address0;
        else 
            lout_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_3_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_3_ce0, grp_write_out_fu_358_lout_3_ce0, grp_cal_initial_fu_396_lout_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_3_ce0 <= grp_cal_initial_fu_396_lout_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_3_ce0 <= grp_write_out_fu_358_lout_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_3_ce0 <= grp_stream_cal_fu_288_lout_3_ce0;
        else 
            lout_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_3_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_3_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_3_ce1 <= grp_stream_cal_fu_288_lout_3_ce1;
        else 
            lout_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_3_we0_assign_proc : process(grp_cal_initial_fu_396_lout_3_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_3_we0 <= grp_cal_initial_fu_396_lout_3_we0;
        else 
            lout_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_3_we1_assign_proc : process(grp_stream_cal_fu_288_lout_3_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_3_we1 <= grp_stream_cal_fu_288_lout_3_we1;
        else 
            lout_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_4_address0_assign_proc : process(grp_stream_cal_fu_288_lout_4_address0, grp_write_out_fu_358_lout_4_address0, grp_cal_initial_fu_396_lout_4_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_4_address0 <= grp_cal_initial_fu_396_lout_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_4_address0 <= grp_write_out_fu_358_lout_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_4_address0 <= grp_stream_cal_fu_288_lout_4_address0;
        else 
            lout_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_4_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_4_ce0, grp_write_out_fu_358_lout_4_ce0, grp_cal_initial_fu_396_lout_4_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_4_ce0 <= grp_cal_initial_fu_396_lout_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_4_ce0 <= grp_write_out_fu_358_lout_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_4_ce0 <= grp_stream_cal_fu_288_lout_4_ce0;
        else 
            lout_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_4_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_4_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_4_ce1 <= grp_stream_cal_fu_288_lout_4_ce1;
        else 
            lout_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_4_we0_assign_proc : process(grp_cal_initial_fu_396_lout_4_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_4_we0 <= grp_cal_initial_fu_396_lout_4_we0;
        else 
            lout_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_4_we1_assign_proc : process(grp_stream_cal_fu_288_lout_4_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_4_we1 <= grp_stream_cal_fu_288_lout_4_we1;
        else 
            lout_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_5_address0_assign_proc : process(grp_stream_cal_fu_288_lout_5_address0, grp_write_out_fu_358_lout_5_address0, grp_cal_initial_fu_396_lout_5_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_5_address0 <= grp_cal_initial_fu_396_lout_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_5_address0 <= grp_write_out_fu_358_lout_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_5_address0 <= grp_stream_cal_fu_288_lout_5_address0;
        else 
            lout_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_5_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_5_ce0, grp_write_out_fu_358_lout_5_ce0, grp_cal_initial_fu_396_lout_5_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_5_ce0 <= grp_cal_initial_fu_396_lout_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_5_ce0 <= grp_write_out_fu_358_lout_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_5_ce0 <= grp_stream_cal_fu_288_lout_5_ce0;
        else 
            lout_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_5_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_5_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_5_ce1 <= grp_stream_cal_fu_288_lout_5_ce1;
        else 
            lout_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_5_we0_assign_proc : process(grp_cal_initial_fu_396_lout_5_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_5_we0 <= grp_cal_initial_fu_396_lout_5_we0;
        else 
            lout_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_5_we1_assign_proc : process(grp_stream_cal_fu_288_lout_5_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_5_we1 <= grp_stream_cal_fu_288_lout_5_we1;
        else 
            lout_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_6_address0_assign_proc : process(grp_stream_cal_fu_288_lout_6_address0, grp_write_out_fu_358_lout_6_address0, grp_cal_initial_fu_396_lout_6_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_6_address0 <= grp_cal_initial_fu_396_lout_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_6_address0 <= grp_write_out_fu_358_lout_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_6_address0 <= grp_stream_cal_fu_288_lout_6_address0;
        else 
            lout_6_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_6_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_6_ce0, grp_write_out_fu_358_lout_6_ce0, grp_cal_initial_fu_396_lout_6_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_6_ce0 <= grp_cal_initial_fu_396_lout_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_6_ce0 <= grp_write_out_fu_358_lout_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_6_ce0 <= grp_stream_cal_fu_288_lout_6_ce0;
        else 
            lout_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_6_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_6_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_6_ce1 <= grp_stream_cal_fu_288_lout_6_ce1;
        else 
            lout_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_6_we0_assign_proc : process(grp_cal_initial_fu_396_lout_6_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_6_we0 <= grp_cal_initial_fu_396_lout_6_we0;
        else 
            lout_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_6_we1_assign_proc : process(grp_stream_cal_fu_288_lout_6_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_6_we1 <= grp_stream_cal_fu_288_lout_6_we1;
        else 
            lout_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_7_address0_assign_proc : process(grp_stream_cal_fu_288_lout_7_address0, grp_write_out_fu_358_lout_7_address0, grp_cal_initial_fu_396_lout_7_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_7_address0 <= grp_cal_initial_fu_396_lout_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_7_address0 <= grp_write_out_fu_358_lout_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_7_address0 <= grp_stream_cal_fu_288_lout_7_address0;
        else 
            lout_7_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_7_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_7_ce0, grp_write_out_fu_358_lout_7_ce0, grp_cal_initial_fu_396_lout_7_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_7_ce0 <= grp_cal_initial_fu_396_lout_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_7_ce0 <= grp_write_out_fu_358_lout_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_7_ce0 <= grp_stream_cal_fu_288_lout_7_ce0;
        else 
            lout_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_7_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_7_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_7_ce1 <= grp_stream_cal_fu_288_lout_7_ce1;
        else 
            lout_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_7_we0_assign_proc : process(grp_cal_initial_fu_396_lout_7_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_7_we0 <= grp_cal_initial_fu_396_lout_7_we0;
        else 
            lout_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_7_we1_assign_proc : process(grp_stream_cal_fu_288_lout_7_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_7_we1 <= grp_stream_cal_fu_288_lout_7_we1;
        else 
            lout_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_8_address0_assign_proc : process(grp_stream_cal_fu_288_lout_8_address0, grp_write_out_fu_358_lout_8_address0, grp_cal_initial_fu_396_lout_8_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_8_address0 <= grp_cal_initial_fu_396_lout_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_8_address0 <= grp_write_out_fu_358_lout_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_8_address0 <= grp_stream_cal_fu_288_lout_8_address0;
        else 
            lout_8_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_8_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_8_ce0, grp_write_out_fu_358_lout_8_ce0, grp_cal_initial_fu_396_lout_8_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_8_ce0 <= grp_cal_initial_fu_396_lout_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_8_ce0 <= grp_write_out_fu_358_lout_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_8_ce0 <= grp_stream_cal_fu_288_lout_8_ce0;
        else 
            lout_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_8_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_8_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_8_ce1 <= grp_stream_cal_fu_288_lout_8_ce1;
        else 
            lout_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_8_we0_assign_proc : process(grp_cal_initial_fu_396_lout_8_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_8_we0 <= grp_cal_initial_fu_396_lout_8_we0;
        else 
            lout_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_8_we1_assign_proc : process(grp_stream_cal_fu_288_lout_8_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_8_we1 <= grp_stream_cal_fu_288_lout_8_we1;
        else 
            lout_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_9_address0_assign_proc : process(grp_stream_cal_fu_288_lout_9_address0, grp_write_out_fu_358_lout_9_address0, grp_cal_initial_fu_396_lout_9_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_9_address0 <= grp_cal_initial_fu_396_lout_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_9_address0 <= grp_write_out_fu_358_lout_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_9_address0 <= grp_stream_cal_fu_288_lout_9_address0;
        else 
            lout_9_address0 <= "XXXXXXXX";
        end if; 
    end process;


    lout_9_ce0_assign_proc : process(grp_stream_cal_fu_288_lout_9_ce0, grp_write_out_fu_358_lout_9_ce0, grp_cal_initial_fu_396_lout_9_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_9_ce0 <= grp_cal_initial_fu_396_lout_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lout_9_ce0 <= grp_write_out_fu_358_lout_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_9_ce0 <= grp_stream_cal_fu_288_lout_9_ce0;
        else 
            lout_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_9_ce1_assign_proc : process(grp_stream_cal_fu_288_lout_9_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_9_ce1 <= grp_stream_cal_fu_288_lout_9_ce1;
        else 
            lout_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lout_9_we0_assign_proc : process(grp_cal_initial_fu_396_lout_9_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lout_9_we0 <= grp_cal_initial_fu_396_lout_9_we0;
        else 
            lout_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lout_9_we1_assign_proc : process(grp_stream_cal_fu_288_lout_9_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lout_9_we1 <= grp_stream_cal_fu_288_lout_9_we1;
        else 
            lout_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
