$date
	Fri Jan 24 16:04:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module click_buf_tb $end
$var wire 1 ! out_req $end
$var wire 2 " out_data [1:0] $end
$var wire 1 # o_fire $end
$var wire 1 $ in_ack $end
$var reg 1 % clk $end
$var reg 2 & in_data [1:0] $end
$var reg 1 ' in_req $end
$var reg 1 ( out_ack $end
$var reg 1 ) reset $end
$var reg 256 * taskState [255:0] $end
$var reg 256 + vcd_file [255:0] $end
$scope module u_click_buf $end
$var wire 1 , ai_out $end
$var wire 1 - clk_out $end
$var wire 2 . in_data [1:0] $end
$var wire 1 ' in_req $end
$var wire 1 ( out_ack $end
$var wire 1 ) reset $end
$var wire 1 / wi_out $end
$var reg 1 $ in_ack $end
$var reg 1 # o_fire $end
$var reg 2 0 out_data [1:0] $end
$var reg 1 ! out_req $end
$var reg 1 1 toggle $end
$upscope $end
$scope task init $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
bx 0
1/
b0 .
0-
1,
b101110001011110111011001100011011001000010111101100011011011000110100101100011011010110101111101100010011101010110011000101110011101100110001101100100 +
b1001001011011100110100101110100 *
0)
0(
0'
b0 &
0%
0$
0#
bx "
0!
$end
#5000
1%
#10000
0%
1)
#15000
1%
#20000
0%
0)
b101001001100101011000010110010001111001 *
#25000
1%
#30000
1!
1$
11
b10 "
b10 0
0#
0-
0,
0%
1'
b10 &
b10 .
#35000
1%
#40000
1,
0%
0'
#45000
1%
#50000
0%
#55000
1%
#60000
0%
#65000
1%
#70000
0,
0%
1'
b11 &
b11 .
b100001101100001011100110110010100110001 *
#75000
1%
#80000
0%
#85000
1%
#90000
0%
#95000
1%
#100000
0%
#105000
1%
#110000
0%
#115000
1%
#120000
0%
#125000
1%
#130000
0%
#135000
1%
#140000
0%
