<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/mhiri/Documents/git_projects/projet_sys_info/2.RISC_Processor/risc_processor_v1/Processor_Test_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="common" />
            <top_module name="numeric_std" />
            <top_module name="processor_constants" />
            <top_module name="processor_test" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_textio" />
            <top_module name="textio" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="6" />
   <wvobject fp_name="/processor_test/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_test/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_test/uut/rst_br" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst_br</obj_property>
      <obj_property name="ObjectShortName">rst_br</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_test/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
   <wvobject fp_name="group8" type="group">
      <obj_property name="label">Mem_Inst</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/processor_test/uut/Memoire_Inst/sel" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">sel[15:0]</obj_property>
         <obj_property name="ObjectShortName">sel[15:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/processor_test/uut/Memoire_Inst/q" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">q[31:0]</obj_property>
         <obj_property name="ObjectShortName">q[31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/processor_test/uut/Memoire_Inst/len_sel" type="other" db_ref_id="1">
         <obj_property name="ElementShortName">len_sel</obj_property>
         <obj_property name="ObjectShortName">len_sel</obj_property>
      </wvobject>
      <wvobject fp_name="/processor_test/uut/Memoire_Inst/len_instr" type="other" db_ref_id="1">
         <obj_property name="ElementShortName">len_instr</obj_property>
         <obj_property name="ObjectShortName">len_instr</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group19" type="group">
      <obj_property name="label">Banc_Registres</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/processor_test/uut/Banc_Registres/ck" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">ck</obj_property>
         <obj_property name="ObjectShortName">ck</obj_property>
      </wvobject>
      <wvobject fp_name="/processor_test/uut/Banc_Registres/rst" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rst</obj_property>
         <obj_property name="ObjectShortName">rst</obj_property>
      </wvobject>
      <wvobject fp_name="/processor_test/uut/Banc_Registres/w" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">w</obj_property>
         <obj_property name="ObjectShortName">w</obj_property>
      </wvobject>
      <wvobject fp_name="/processor_test/uut/Banc_Registres/at_a" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">at_a[3:0]</obj_property>
         <obj_property name="ObjectShortName">at_a[3:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/processor_test/uut/Banc_Registres/at_b" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">at_b[3:0]</obj_property>
         <obj_property name="ObjectShortName">at_b[3:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/processor_test/uut/Banc_Registres/at_w" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">at_w[3:0]</obj_property>
         <obj_property name="ObjectShortName">at_w[3:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/processor_test/uut/Banc_Registres/data" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">data[7:0]</obj_property>
         <obj_property name="ObjectShortName">data[7:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/processor_test/uut/Banc_Registres/qa" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">qa[7:0]</obj_property>
         <obj_property name="ObjectShortName">qa[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/processor_test/uut/Banc_Registres/qb" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">qb[7:0]</obj_property>
         <obj_property name="ObjectShortName">qb[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/processor_test/uut/Banc_Registres/br" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">br[15:0]</obj_property>
         <obj_property name="ObjectShortName">br[15:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
