C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Tx_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Tx_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UART_Tx_tb

Top level modules:
	UART_Tx_tb

} {} {}} C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Rx.sv {1 {vlog -work work -sv -stats=none C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Rx.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UART_Rx

Top level modules:
	UART_Rx

} {} {}} C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Rx_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Rx_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UART_Rx_tb

Top level modules:
	UART_Rx_tb

} {} {}}
