Assignment: Stopwatch Design
Name: Soham Sawant
ID: 2024B2AC0970G

Description:
This assignment implements a digital stopwatch using Verilog HDL.
The design consists of a control FSM, seconds counter, minutes counter,
and a top-level integration module.

Simulation and verification were performed using Icarus Verilog
and Verilator with a C++ testbench.
