
// File generated by noodle version U-2022.12#3eec2545bc#230622, Tue Aug 20 13:00:31 2024
// Copyright 2014-2022 Synopsys, Inc. All rights reserved.
// noodle -I/proj/xbuilds/2023.2_INT_1013_2256/installs/all_platforms/Vitis/2023.2/aietools/data/aie_ml/lib -I/proj/xbuilds/2023.2_INT_1013_2256/installs/all_platforms/Vitis/2023.2/aietools/data/aie_ml/lib/isg -I/proj/xbuilds/2023.2_INT_1013_2256/installs/all_platforms/Vitis/2023.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/proj/xbuilds/2023.2_INT_1013_2256/installs/all_platforms/Vitis/2023.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/proj/xbuilds/2023.2_INT_1013_2256/installs/all_platforms/Vitis/2023.2/aietools/data/aie_ml/lib/runtime/include -I<BOOST_DIR> -D__AIENGINE__ -D__AIE_ARCH__=20 -D__AIEARCH__=20 -D__tct_tgt__=230622 -iaie_core.h +Sinl +Olbb=200 +Opmsa +NOpld +w/scratch/aba/micro/mlir-aie/test/npu-xrt/add_one_two/aie1.mlir.prj/work /scratch/aba/micro/mlir-aie/test/npu-xrt/add_one_two/aie1.mlir.prj/work/input.llchesslinked.sfg +Q1=+Sinl,+Olbb=200,+Opmsa,+NOpld +Q2=+Sinl,+Olbb=200,+Opmsa,+NOpld +Q3=+Sinl,+Olbb=1000,+Opmsa,+NOpld +Qfast=+Sinl,+Olbb=1000,+Opmsa,+NOpld,+Opfp +Qs=+Sinl,+Olbb=200,+Opmsa,+NOpld +Qz=+Sinl,+Olbb=200,+Opmsa,+NOpld me


/***
!!  void llvm___aie___event0()
Fllvm___aie___event0 : user_defined, called {
    fnm : "llvm___aie___event0" 'void llvm___aie___event0()';
    arg : ( addr:i );
    loc : ( LR[0] );
    flc : ( P[6] P[7] R[16] R[17] R[18] R[19] R[20] R[21] R[22] R[23] );
    vac : ( crMCDEn[0] crPackSign[0] crSCDEn[0] crSRSSign[0] crUPSSign[0] crUnpackSign[0] crVaddSign[0] );
    frm : ( );
}
****
***/

[
    0 : llvm___aie___event0 typ=iword bnd=e stl=PM
    2 : _cst typ=u2 val=0f bnd=m
    6 : __vola typ=iword bnd=b stl=PM
    8 : __la typ=addr bnd=p
   79 : __R_LC typ=w32 bnd=d stl=LC
   80 : __R_LE typ=addr bnd=d stl=LE
   81 : __R_LS typ=addr bnd=d stl=LS
   99 : __ct_0 typ=u1 val=0f bnd=m
  100 : __ct_1 typ=u1 val=1f bnd=m
  105 : __R_SP typ=addr bnd=d stl=SP
  106 : __sp typ=addr bnd=b stl=SP
  107 : __rd___sp typ=addr bnd=m
  108 : __wr___sp typ=addr bnd=m
  109 : __rd___sp typ=addr bnd=m
  111 : __wr___sp typ=addr bnd=m
  126 : __ct_0s0 typ=amod val=0s0 bnd=m
  127 : __ct_0S0 typ=amod val=0S0 bnd=m
]
Fllvm___aie___event0 {
    (_cst.2 var=2) const ()  <2>;
    (__vola.6 var=6) source ()  <10>;
    () sink (__vola.107)  <11>;
    (__la.8 var=8 stl=LR off=0) inp ()  <14>;
    (__la.9 var=8) deassign (__la.8)  <15>;
    () void_ret_addr (__la.9)  <16>;
    (__vola.107 var=6) void_event_uint2_t (_cst.2 __vola.6)  <17>;
    (__ct_0.103 var=99) const ()  <183>;
    (__ct_1.105 var=100) const ()  <185>;
    () sink (__ct_0.103)  <187>;
    () sink (__ct_1.105)  <188>;
    (__R_SP.112 var=105) st_def ()  <197>;
    (__sp.113 var=106) source ()  <198>;
    (__rd___sp.114 var=107) rd_res_reg (__R_SP.112 __sp.113)  <199>;
    (__R_SP.116 var=105 __sp.117 var=106) wr_res_reg (__wr___sp.132 __sp.113)  <201>;
    (__rd___sp.118 var=109) rd_res_reg (__R_SP.112 __sp.117)  <202>;
    (__R_SP.121 var=105 __sp.122 var=106) wr_res_reg (__wr___sp.137 __sp.117)  <206>;
    () sink (__sp.122)  <207>;
    (__wr___sp.132 var=108) __Pvoid_add___Pvoid_amod (__rd___sp.114 __ct_0s0.141)  <243>;
    (__wr___sp.137 var=111) __Pvoid_add___Pvoid_amod (__rd___sp.118 __ct_0S0.142)  <251>;
    (__ct_0s0.141 var=126) const ()  <264>;
    (__ct_0S0.142 var=127) const ()  <266>;
} #9 off=0 nxt=-2
0 : 'llvm___aie___event0';
----------
0 : (0,0:0,0);
----------

