ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB142:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "athena.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** FDCAN_HandleTypeDef hfdcan2;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  51:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** UART_HandleTypeDef huart5;
  54:Core/Src/main.c **** UART_HandleTypeDef huart1;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_FS;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE BEGIN PV */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END PV */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  63:Core/Src/main.c **** void SystemClock_Config(void);
  64:Core/Src/main.c **** static void MX_GPIO_Init(void);
  65:Core/Src/main.c **** static void MX_I2C1_Init(void);
  66:Core/Src/main.c **** static void MX_SPI1_Init(void);
  67:Core/Src/main.c **** static void MX_TIM1_Init(void);
  68:Core/Src/main.c **** static void MX_TIM2_Init(void);
  69:Core/Src/main.c **** static void MX_UART5_Init(void);
  70:Core/Src/main.c **** static void MX_USB_PCD_Init(void);
  71:Core/Src/main.c **** static void MX_FDCAN2_Init(void);
  72:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  73:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* USER CODE END PFP */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  78:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /* USER CODE END 0 */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /**
  83:Core/Src/main.c ****   * @brief  The application entry point.
  84:Core/Src/main.c ****   * @retval int
  85:Core/Src/main.c ****   */
  86:Core/Src/main.c **** int main(void)
  87:Core/Src/main.c **** {
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE END 1 */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  96:Core/Src/main.c ****   HAL_Init();
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE END Init */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* Configure the system clock */
 103:Core/Src/main.c ****   SystemClock_Config();
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 106:Core/Src/main.c **** Athena_LED_PinConfig led_pins = {
 107:Core/Src/main.c ****       .port_r = SPU_R_GPIO_Port,
 108:Core/Src/main.c ****       .pin_r = SPU_R_Pin,
 109:Core/Src/main.c ****       .port_g = SPU_G_GPIO_Port,
 110:Core/Src/main.c ****       .pin_g = SPU_G_Pin,
 111:Core/Src/main.c ****       .port_b = SPU_B_GPIO_Port,
 112:Core/Src/main.c ****       .pin_b = SPU_B_Pin
 113:Core/Src/main.c ****   };
 114:Core/Src/main.c ****   Athena_Init(&led_pins);
 115:Core/Src/main.c ****   /* USER CODE END SysInit */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* Initialize all configured peripherals */
 118:Core/Src/main.c ****   MX_GPIO_Init();
 119:Core/Src/main.c ****   // MX_I2C1_Init();
 120:Core/Src/main.c ****   // MX_SPI1_Init();
 121:Core/Src/main.c ****   // MX_TIM1_Init();
 122:Core/Src/main.c ****   // MX_TIM2_Init();
 123:Core/Src/main.c ****   // MX_UART5_Init();
 124:Core/Src/main.c ****   // MX_USB_PCD_Init();
 125:Core/Src/main.c ****   // MX_FDCAN2_Init();
 126:Core/Src/main.c ****   // MX_USART1_UART_Init();
 127:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /* USER CODE END 2 */
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /* Infinite loop */
 132:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 133:Core/Src/main.c ****   while (1)
 134:Core/Src/main.c ****   {
 135:Core/Src/main.c ****     LED_Test_Sequence();
 136:Core/Src/main.c ****     /* USER CODE END WHILE */
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 139:Core/Src/main.c ****   }
 140:Core/Src/main.c ****   /* USER CODE END 3 */
 141:Core/Src/main.c **** }
 142:Core/Src/main.c **** 
 143:Core/Src/main.c **** /**
 144:Core/Src/main.c ****   * @brief System Clock Configuration
 145:Core/Src/main.c ****   * @retval None
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 4


 146:Core/Src/main.c ****   */
 147:Core/Src/main.c **** void SystemClock_Config(void)
 148:Core/Src/main.c **** {
 149:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 150:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 153:Core/Src/main.c ****   */
 154:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 157:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 158:Core/Src/main.c ****   */
 159:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 160:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV9;
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 108;
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 167:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 168:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 169:Core/Src/main.c ****   {
 170:Core/Src/main.c ****     Error_Handler();
 171:Core/Src/main.c ****   }
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 174:Core/Src/main.c ****   */
 175:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 176:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 177:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 178:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 179:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 180:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 183:Core/Src/main.c ****   {
 184:Core/Src/main.c ****     Error_Handler();
 185:Core/Src/main.c ****   }
 186:Core/Src/main.c **** }
 187:Core/Src/main.c **** 
 188:Core/Src/main.c **** /**
 189:Core/Src/main.c ****   * @brief FDCAN2 Initialization Function
 190:Core/Src/main.c ****   * @param None
 191:Core/Src/main.c ****   * @retval None
 192:Core/Src/main.c ****   */
 193:Core/Src/main.c **** static void MX_FDCAN2_Init(void)
 194:Core/Src/main.c **** {
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN2_Init 0 */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /* USER CODE END FDCAN2_Init 0 */
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN2_Init 1 */
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /* USER CODE END FDCAN2_Init 1 */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 5


 203:Core/Src/main.c ****   hfdcan2.Instance = FDCAN2;
 204:Core/Src/main.c ****   hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 205:Core/Src/main.c ****   hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 206:Core/Src/main.c ****   hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 207:Core/Src/main.c ****   hfdcan2.Init.AutoRetransmission = DISABLE;
 208:Core/Src/main.c ****   hfdcan2.Init.TransmitPause = DISABLE;
 209:Core/Src/main.c ****   hfdcan2.Init.ProtocolException = DISABLE;
 210:Core/Src/main.c ****   hfdcan2.Init.NominalPrescaler = 16;
 211:Core/Src/main.c ****   hfdcan2.Init.NominalSyncJumpWidth = 1;
 212:Core/Src/main.c ****   hfdcan2.Init.NominalTimeSeg1 = 1;
 213:Core/Src/main.c ****   hfdcan2.Init.NominalTimeSeg2 = 1;
 214:Core/Src/main.c ****   hfdcan2.Init.DataPrescaler = 1;
 215:Core/Src/main.c ****   hfdcan2.Init.DataSyncJumpWidth = 1;
 216:Core/Src/main.c ****   hfdcan2.Init.DataTimeSeg1 = 1;
 217:Core/Src/main.c ****   hfdcan2.Init.DataTimeSeg2 = 1;
 218:Core/Src/main.c ****   hfdcan2.Init.StdFiltersNbr = 0;
 219:Core/Src/main.c ****   hfdcan2.Init.ExtFiltersNbr = 0;
 220:Core/Src/main.c ****   hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 221:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 222:Core/Src/main.c ****   {
 223:Core/Src/main.c ****     Error_Handler();
 224:Core/Src/main.c ****   }
 225:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN2_Init 2 */
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /* USER CODE END FDCAN2_Init 2 */
 228:Core/Src/main.c **** 
 229:Core/Src/main.c **** }
 230:Core/Src/main.c **** 
 231:Core/Src/main.c **** /**
 232:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 233:Core/Src/main.c ****   * @param None
 234:Core/Src/main.c ****   * @retval None
 235:Core/Src/main.c ****   */
 236:Core/Src/main.c **** static void MX_I2C1_Init(void)
 237:Core/Src/main.c **** {
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 246:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 247:Core/Src/main.c ****   hi2c1.Init.Timing = 0x60715075;
 248:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 249:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 250:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 251:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 252:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 253:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 254:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 255:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 256:Core/Src/main.c ****   {
 257:Core/Src/main.c ****     Error_Handler();
 258:Core/Src/main.c ****   }
 259:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 6


 260:Core/Src/main.c ****   /** Configure Analogue filter
 261:Core/Src/main.c ****   */
 262:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 263:Core/Src/main.c ****   {
 264:Core/Src/main.c ****     Error_Handler();
 265:Core/Src/main.c ****   }
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   /** Configure Digital filter
 268:Core/Src/main.c ****   */
 269:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 270:Core/Src/main.c ****   {
 271:Core/Src/main.c ****     Error_Handler();
 272:Core/Src/main.c ****   }
 273:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 276:Core/Src/main.c **** 
 277:Core/Src/main.c **** }
 278:Core/Src/main.c **** 
 279:Core/Src/main.c **** /**
 280:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 281:Core/Src/main.c ****   * @param None
 282:Core/Src/main.c ****   * @retval None
 283:Core/Src/main.c ****   */
 284:Core/Src/main.c **** static void MX_SPI1_Init(void)
 285:Core/Src/main.c **** {
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 288:Core/Src/main.c **** 
 289:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 294:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 295:Core/Src/main.c ****   hspi1.Instance = SPI1;
 296:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_SLAVE;
 297:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 298:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 299:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 300:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 301:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 302:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 303:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 304:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 305:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 306:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 307:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 308:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 309:Core/Src/main.c ****   {
 310:Core/Src/main.c ****     Error_Handler();
 311:Core/Src/main.c ****   }
 312:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 315:Core/Src/main.c **** 
 316:Core/Src/main.c **** }
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c **** /**
 319:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 320:Core/Src/main.c ****   * @param None
 321:Core/Src/main.c ****   * @retval None
 322:Core/Src/main.c ****   */
 323:Core/Src/main.c **** static void MX_TIM1_Init(void)
 324:Core/Src/main.c **** {
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 331:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 332:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 333:Core/Src/main.c **** 
 334:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 335:Core/Src/main.c **** 
 336:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 337:Core/Src/main.c ****   htim1.Instance = TIM1;
 338:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 339:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 340:Core/Src/main.c ****   htim1.Init.Period = 65535;
 341:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 342:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 343:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 344:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 345:Core/Src/main.c ****   {
 346:Core/Src/main.c ****     Error_Handler();
 347:Core/Src/main.c ****   }
 348:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 349:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 350:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 351:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 352:Core/Src/main.c ****   {
 353:Core/Src/main.c ****     Error_Handler();
 354:Core/Src/main.c ****   }
 355:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 356:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 357:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 358:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 359:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 360:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 361:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 362:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 363:Core/Src/main.c ****   {
 364:Core/Src/main.c ****     Error_Handler();
 365:Core/Src/main.c ****   }
 366:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 367:Core/Src/main.c ****   {
 368:Core/Src/main.c ****     Error_Handler();
 369:Core/Src/main.c ****   }
 370:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 371:Core/Src/main.c ****   {
 372:Core/Src/main.c ****     Error_Handler();
 373:Core/Src/main.c ****   }
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 8


 374:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 375:Core/Src/main.c ****   {
 376:Core/Src/main.c ****     Error_Handler();
 377:Core/Src/main.c ****   }
 378:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 379:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 380:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 381:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 382:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 383:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 384:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 385:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 386:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 387:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 388:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 389:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 390:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 391:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 392:Core/Src/main.c ****   {
 393:Core/Src/main.c ****     Error_Handler();
 394:Core/Src/main.c ****   }
 395:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 398:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
 399:Core/Src/main.c **** 
 400:Core/Src/main.c **** }
 401:Core/Src/main.c **** 
 402:Core/Src/main.c **** /**
 403:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 404:Core/Src/main.c ****   * @param None
 405:Core/Src/main.c ****   * @retval None
 406:Core/Src/main.c ****   */
 407:Core/Src/main.c **** static void MX_TIM2_Init(void)
 408:Core/Src/main.c **** {
 409:Core/Src/main.c **** 
 410:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 411:Core/Src/main.c **** 
 412:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 413:Core/Src/main.c **** 
 414:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 415:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 416:Core/Src/main.c **** 
 417:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 418:Core/Src/main.c **** 
 419:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 420:Core/Src/main.c ****   htim2.Instance = TIM2;
 421:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 422:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 423:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 424:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 425:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 426:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 427:Core/Src/main.c ****   {
 428:Core/Src/main.c ****     Error_Handler();
 429:Core/Src/main.c ****   }
 430:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 9


 431:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 432:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 433:Core/Src/main.c ****   {
 434:Core/Src/main.c ****     Error_Handler();
 435:Core/Src/main.c ****   }
 436:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 437:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 438:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 439:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 440:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 441:Core/Src/main.c ****   {
 442:Core/Src/main.c ****     Error_Handler();
 443:Core/Src/main.c ****   }
 444:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 445:Core/Src/main.c ****   {
 446:Core/Src/main.c ****     Error_Handler();
 447:Core/Src/main.c ****   }
 448:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 449:Core/Src/main.c **** 
 450:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 451:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
 452:Core/Src/main.c **** 
 453:Core/Src/main.c **** }
 454:Core/Src/main.c **** 
 455:Core/Src/main.c **** /**
 456:Core/Src/main.c ****   * @brief UART5 Initialization Function
 457:Core/Src/main.c ****   * @param None
 458:Core/Src/main.c ****   * @retval None
 459:Core/Src/main.c ****   */
 460:Core/Src/main.c **** static void MX_UART5_Init(void)
 461:Core/Src/main.c **** {
 462:Core/Src/main.c **** 
 463:Core/Src/main.c ****   /* USER CODE BEGIN UART5_Init 0 */
 464:Core/Src/main.c **** 
 465:Core/Src/main.c ****   /* USER CODE END UART5_Init 0 */
 466:Core/Src/main.c **** 
 467:Core/Src/main.c ****   /* USER CODE BEGIN UART5_Init 1 */
 468:Core/Src/main.c **** 
 469:Core/Src/main.c ****   /* USER CODE END UART5_Init 1 */
 470:Core/Src/main.c ****   huart5.Instance = UART5;
 471:Core/Src/main.c ****   huart5.Init.BaudRate = 115200;
 472:Core/Src/main.c ****   huart5.Init.WordLength = UART_WORDLENGTH_8B;
 473:Core/Src/main.c ****   huart5.Init.StopBits = UART_STOPBITS_1;
 474:Core/Src/main.c ****   huart5.Init.Parity = UART_PARITY_NONE;
 475:Core/Src/main.c ****   huart5.Init.Mode = UART_MODE_TX_RX;
 476:Core/Src/main.c ****   huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 477:Core/Src/main.c ****   huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 478:Core/Src/main.c ****   huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 479:Core/Src/main.c ****   huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 480:Core/Src/main.c ****   huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 481:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart5, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 482:Core/Src/main.c ****   {
 483:Core/Src/main.c ****     Error_Handler();
 484:Core/Src/main.c ****   }
 485:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 486:Core/Src/main.c ****   {
 487:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 10


 488:Core/Src/main.c ****   }
 489:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 490:Core/Src/main.c ****   {
 491:Core/Src/main.c ****     Error_Handler();
 492:Core/Src/main.c ****   }
 493:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 494:Core/Src/main.c ****   {
 495:Core/Src/main.c ****     Error_Handler();
 496:Core/Src/main.c ****   }
 497:Core/Src/main.c ****   /* USER CODE BEGIN UART5_Init 2 */
 498:Core/Src/main.c **** 
 499:Core/Src/main.c ****   /* USER CODE END UART5_Init 2 */
 500:Core/Src/main.c **** 
 501:Core/Src/main.c **** }
 502:Core/Src/main.c **** 
 503:Core/Src/main.c **** /**
 504:Core/Src/main.c ****   * @brief USART1 Initialization Function
 505:Core/Src/main.c ****   * @param None
 506:Core/Src/main.c ****   * @retval None
 507:Core/Src/main.c ****   */
 508:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 509:Core/Src/main.c **** {
 510:Core/Src/main.c **** 
 511:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 512:Core/Src/main.c **** 
 513:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 514:Core/Src/main.c **** 
 515:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 516:Core/Src/main.c **** 
 517:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 518:Core/Src/main.c ****   huart1.Instance = USART1;
 519:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 520:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 521:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 522:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 523:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 524:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 525:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 526:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 527:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 528:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 529:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 530:Core/Src/main.c ****   {
 531:Core/Src/main.c ****     Error_Handler();
 532:Core/Src/main.c ****   }
 533:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 534:Core/Src/main.c ****   {
 535:Core/Src/main.c ****     Error_Handler();
 536:Core/Src/main.c ****   }
 537:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 538:Core/Src/main.c ****   {
 539:Core/Src/main.c ****     Error_Handler();
 540:Core/Src/main.c ****   }
 541:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 542:Core/Src/main.c ****   {
 543:Core/Src/main.c ****     Error_Handler();
 544:Core/Src/main.c ****   }
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 11


 545:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 546:Core/Src/main.c **** 
 547:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 548:Core/Src/main.c **** 
 549:Core/Src/main.c **** }
 550:Core/Src/main.c **** 
 551:Core/Src/main.c **** /**
 552:Core/Src/main.c ****   * @brief USB Initialization Function
 553:Core/Src/main.c ****   * @param None
 554:Core/Src/main.c ****   * @retval None
 555:Core/Src/main.c ****   */
 556:Core/Src/main.c **** static void MX_USB_PCD_Init(void)
 557:Core/Src/main.c **** {
 558:Core/Src/main.c **** 
 559:Core/Src/main.c ****   /* USER CODE BEGIN USB_Init 0 */
 560:Core/Src/main.c **** 
 561:Core/Src/main.c ****   /* USER CODE END USB_Init 0 */
 562:Core/Src/main.c **** 
 563:Core/Src/main.c ****   /* USER CODE BEGIN USB_Init 1 */
 564:Core/Src/main.c **** 
 565:Core/Src/main.c ****   /* USER CODE END USB_Init 1 */
 566:Core/Src/main.c ****   hpcd_USB_FS.Instance = USB;
 567:Core/Src/main.c ****   hpcd_USB_FS.Init.dev_endpoints = 8;
 568:Core/Src/main.c ****   hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 569:Core/Src/main.c ****   hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 570:Core/Src/main.c ****   hpcd_USB_FS.Init.Sof_enable = DISABLE;
 571:Core/Src/main.c ****   hpcd_USB_FS.Init.low_power_enable = DISABLE;
 572:Core/Src/main.c ****   hpcd_USB_FS.Init.lpm_enable = DISABLE;
 573:Core/Src/main.c ****   hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 574:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 575:Core/Src/main.c ****   {
 576:Core/Src/main.c ****     Error_Handler();
 577:Core/Src/main.c ****   }
 578:Core/Src/main.c ****   /* USER CODE BEGIN USB_Init 2 */
 579:Core/Src/main.c **** 
 580:Core/Src/main.c ****   /* USER CODE END USB_Init 2 */
 581:Core/Src/main.c **** 
 582:Core/Src/main.c **** }
 583:Core/Src/main.c **** 
 584:Core/Src/main.c **** /**
 585:Core/Src/main.c ****   * @brief GPIO Initialization Function
 586:Core/Src/main.c ****   * @param None
 587:Core/Src/main.c ****   * @retval None
 588:Core/Src/main.c ****   */
 589:Core/Src/main.c **** static void MX_GPIO_Init(void)
 590:Core/Src/main.c **** {
  28              		.loc 1 590 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  33              		.cfi_def_cfa_offset 24
  34              		.cfi_offset 4, -24
  35              		.cfi_offset 5, -20
  36              		.cfi_offset 6, -16
  37              		.cfi_offset 7, -12
  38              		.cfi_offset 8, -8
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 12


  39              		.cfi_offset 14, -4
  40 0004 8AB0     		sub	sp, sp, #40
  41              		.cfi_def_cfa_offset 64
 591:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 591 3 view .LVU1
  43              		.loc 1 591 20 is_stmt 0 view .LVU2
  44 0006 05AD     		add	r5, sp, #20
  45 0008 0024     		movs	r4, #0
  46 000a 0594     		str	r4, [sp, #20]
  47 000c 0694     		str	r4, [sp, #24]
  48 000e 0794     		str	r4, [sp, #28]
  49 0010 0894     		str	r4, [sp, #32]
  50 0012 0994     		str	r4, [sp, #36]
 592:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 593:Core/Src/main.c **** 
 594:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 595:Core/Src/main.c **** 
 596:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 597:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  51              		.loc 1 597 3 is_stmt 1 view .LVU3
  52              	.LBB4:
  53              		.loc 1 597 3 view .LVU4
  54              		.loc 1 597 3 view .LVU5
  55 0014 404B     		ldr	r3, .L3
  56 0016 DA6C     		ldr	r2, [r3, #76]
  57 0018 42F00402 		orr	r2, r2, #4
  58 001c DA64     		str	r2, [r3, #76]
  59              		.loc 1 597 3 view .LVU6
  60 001e DA6C     		ldr	r2, [r3, #76]
  61 0020 02F00402 		and	r2, r2, #4
  62 0024 0092     		str	r2, [sp]
  63              		.loc 1 597 3 view .LVU7
  64 0026 009A     		ldr	r2, [sp]
  65              	.LBE4:
  66              		.loc 1 597 3 view .LVU8
 598:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  67              		.loc 1 598 3 view .LVU9
  68              	.LBB5:
  69              		.loc 1 598 3 view .LVU10
  70              		.loc 1 598 3 view .LVU11
  71 0028 DA6C     		ldr	r2, [r3, #76]
  72 002a 42F02002 		orr	r2, r2, #32
  73 002e DA64     		str	r2, [r3, #76]
  74              		.loc 1 598 3 view .LVU12
  75 0030 DA6C     		ldr	r2, [r3, #76]
  76 0032 02F02002 		and	r2, r2, #32
  77 0036 0192     		str	r2, [sp, #4]
  78              		.loc 1 598 3 view .LVU13
  79 0038 019A     		ldr	r2, [sp, #4]
  80              	.LBE5:
  81              		.loc 1 598 3 view .LVU14
 599:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 599 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 599 3 view .LVU16
  85              		.loc 1 599 3 view .LVU17
  86 003a DA6C     		ldr	r2, [r3, #76]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 13


  87 003c 42F00102 		orr	r2, r2, #1
  88 0040 DA64     		str	r2, [r3, #76]
  89              		.loc 1 599 3 view .LVU18
  90 0042 DA6C     		ldr	r2, [r3, #76]
  91 0044 02F00102 		and	r2, r2, #1
  92 0048 0292     		str	r2, [sp, #8]
  93              		.loc 1 599 3 view .LVU19
  94 004a 029A     		ldr	r2, [sp, #8]
  95              	.LBE6:
  96              		.loc 1 599 3 view .LVU20
 600:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  97              		.loc 1 600 3 view .LVU21
  98              	.LBB7:
  99              		.loc 1 600 3 view .LVU22
 100              		.loc 1 600 3 view .LVU23
 101 004c DA6C     		ldr	r2, [r3, #76]
 102 004e 42F00202 		orr	r2, r2, #2
 103 0052 DA64     		str	r2, [r3, #76]
 104              		.loc 1 600 3 view .LVU24
 105 0054 DA6C     		ldr	r2, [r3, #76]
 106 0056 02F00202 		and	r2, r2, #2
 107 005a 0392     		str	r2, [sp, #12]
 108              		.loc 1 600 3 view .LVU25
 109 005c 039A     		ldr	r2, [sp, #12]
 110              	.LBE7:
 111              		.loc 1 600 3 view .LVU26
 601:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 112              		.loc 1 601 3 view .LVU27
 113              	.LBB8:
 114              		.loc 1 601 3 view .LVU28
 115              		.loc 1 601 3 view .LVU29
 116 005e DA6C     		ldr	r2, [r3, #76]
 117 0060 42F00802 		orr	r2, r2, #8
 118 0064 DA64     		str	r2, [r3, #76]
 119              		.loc 1 601 3 view .LVU30
 120 0066 DB6C     		ldr	r3, [r3, #76]
 121 0068 03F00803 		and	r3, r3, #8
 122 006c 0493     		str	r3, [sp, #16]
 123              		.loc 1 601 3 view .LVU31
 124 006e 049B     		ldr	r3, [sp, #16]
 125              	.LBE8:
 126              		.loc 1 601 3 view .LVU32
 602:Core/Src/main.c **** 
 603:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 604:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, PD_IRQ_Pin|SPU_SELECT_Pin|PYRO_3_Pin|PYRO_2_Pin
 127              		.loc 1 604 3 view .LVU33
 128 0070 2246     		mov	r2, r4
 129 0072 4FF4E361 		mov	r1, #1816
 130 0076 4FF09040 		mov	r0, #1207959552
 131 007a FFF7FEFF 		bl	HAL_GPIO_WritePin
 132              	.LVL0:
 605:Core/Src/main.c ****                           |PYRO_1_Pin, GPIO_PIN_RESET);
 606:Core/Src/main.c **** 
 607:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 608:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, SERVO1_EN_Pin|SERVO2_EN_Pin|SERVO3_EN_Pin|SERVO4_EN_Pin
 133              		.loc 1 608 3 view .LVU34
 134 007e DFF8A080 		ldr	r8, .L3+8
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 14


 135 0082 2246     		mov	r2, r4
 136 0084 4CF29F21 		movw	r1, #49823
 137 0088 4046     		mov	r0, r8
 138 008a FFF7FEFF 		bl	HAL_GPIO_WritePin
 139              	.LVL1:
 609:Core/Src/main.c ****                           |SERVO5_EN_Pin|EN_OTG_Pin|CHRG_OK_Pin|SPU_CAN_S_Pin
 610:Core/Src/main.c ****                           |RESET_MPU_Pin, GPIO_PIN_RESET);
 611:Core/Src/main.c **** 
 612:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 613:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, SPU_B_Pin|SPU_G_Pin|SPU_R_Pin, GPIO_PIN_SET);
 140              		.loc 1 613 3 view .LVU35
 141 008e 0122     		movs	r2, #1
 142 0090 4FF46051 		mov	r1, #14336
 143 0094 4046     		mov	r0, r8
 144 0096 FFF7FEFF 		bl	HAL_GPIO_WritePin
 145              	.LVL2:
 614:Core/Src/main.c **** 
 615:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 616:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, SERVO6_EN_Pin|PYRO_6_Pin|PYRO_5_Pin|PYRO_4_Pin
 146              		.loc 1 616 3 view .LVU36
 147 009a 204E     		ldr	r6, .L3+4
 148 009c 2246     		mov	r2, r4
 149 009e 4FF4F861 		mov	r1, #1984
 150 00a2 3046     		mov	r0, r6
 151 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL3:
 617:Core/Src/main.c ****                           |SPU_PROCHOT_Pin, GPIO_PIN_RESET);
 618:Core/Src/main.c **** 
 619:Core/Src/main.c ****   /*Configure GPIO pins : PD_IRQ_Pin SPU_SELECT_Pin PYRO_3_Pin PYRO_2_Pin
 620:Core/Src/main.c ****                            PYRO_1_Pin */
 621:Core/Src/main.c ****   GPIO_InitStruct.Pin = PD_IRQ_Pin|SPU_SELECT_Pin|PYRO_3_Pin|PYRO_2_Pin
 153              		.loc 1 621 3 view .LVU37
 154              		.loc 1 621 23 is_stmt 0 view .LVU38
 155 00a8 4FF4E363 		mov	r3, #1816
 156 00ac 0593     		str	r3, [sp, #20]
 622:Core/Src/main.c ****                           |PYRO_1_Pin;
 623:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 157              		.loc 1 623 3 is_stmt 1 view .LVU39
 158              		.loc 1 623 24 is_stmt 0 view .LVU40
 159 00ae 0127     		movs	r7, #1
 160 00b0 0697     		str	r7, [sp, #24]
 624:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 161              		.loc 1 624 3 is_stmt 1 view .LVU41
 162              		.loc 1 624 24 is_stmt 0 view .LVU42
 163 00b2 0794     		str	r4, [sp, #28]
 625:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 164              		.loc 1 625 3 is_stmt 1 view .LVU43
 165              		.loc 1 625 25 is_stmt 0 view .LVU44
 166 00b4 0894     		str	r4, [sp, #32]
 626:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 167              		.loc 1 626 3 is_stmt 1 view .LVU45
 168 00b6 2946     		mov	r1, r5
 169 00b8 4FF09040 		mov	r0, #1207959552
 170 00bc FFF7FEFF 		bl	HAL_GPIO_Init
 171              	.LVL4:
 627:Core/Src/main.c **** 
 628:Core/Src/main.c ****   /*Configure GPIO pins : SERVO1_EN_Pin SERVO2_EN_Pin SERVO3_EN_Pin SPU_B_Pin
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 15


 629:Core/Src/main.c ****                            SPU_G_Pin SPU_R_Pin SERVO4_EN_Pin SERVO5_EN_Pin
 630:Core/Src/main.c ****                            EN_OTG_Pin CHRG_OK_Pin SPU_CAN_S_Pin RESET_MPU_Pin */
 631:Core/Src/main.c ****   GPIO_InitStruct.Pin = SERVO1_EN_Pin|SERVO2_EN_Pin|SERVO3_EN_Pin|SPU_B_Pin
 172              		.loc 1 631 3 view .LVU46
 173              		.loc 1 631 23 is_stmt 0 view .LVU47
 174 00c0 4FF69F23 		movw	r3, #64159
 175 00c4 0593     		str	r3, [sp, #20]
 632:Core/Src/main.c ****                           |SPU_G_Pin|SPU_R_Pin|SERVO4_EN_Pin|SERVO5_EN_Pin
 633:Core/Src/main.c ****                           |EN_OTG_Pin|CHRG_OK_Pin|SPU_CAN_S_Pin|RESET_MPU_Pin;
 634:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 176              		.loc 1 634 3 is_stmt 1 view .LVU48
 177              		.loc 1 634 24 is_stmt 0 view .LVU49
 178 00c6 0697     		str	r7, [sp, #24]
 635:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 179              		.loc 1 635 3 is_stmt 1 view .LVU50
 180              		.loc 1 635 24 is_stmt 0 view .LVU51
 181 00c8 0794     		str	r4, [sp, #28]
 636:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 182              		.loc 1 636 3 is_stmt 1 view .LVU52
 183              		.loc 1 636 25 is_stmt 0 view .LVU53
 184 00ca 0894     		str	r4, [sp, #32]
 637:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 185              		.loc 1 637 3 is_stmt 1 view .LVU54
 186 00cc 2946     		mov	r1, r5
 187 00ce 4046     		mov	r0, r8
 188 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 189              	.LVL5:
 638:Core/Src/main.c **** 
 639:Core/Src/main.c ****   /*Configure GPIO pins : SERVO6_EN_Pin PYRO_6_Pin PYRO_5_Pin PYRO_4_Pin
 640:Core/Src/main.c ****                            SPU_PROCHOT_Pin */
 641:Core/Src/main.c ****   GPIO_InitStruct.Pin = SERVO6_EN_Pin|PYRO_6_Pin|PYRO_5_Pin|PYRO_4_Pin
 190              		.loc 1 641 3 view .LVU55
 191              		.loc 1 641 23 is_stmt 0 view .LVU56
 192 00d4 4FF4F863 		mov	r3, #1984
 193 00d8 0593     		str	r3, [sp, #20]
 642:Core/Src/main.c ****                           |SPU_PROCHOT_Pin;
 643:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 194              		.loc 1 643 3 is_stmt 1 view .LVU57
 195              		.loc 1 643 24 is_stmt 0 view .LVU58
 196 00da 0697     		str	r7, [sp, #24]
 644:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 197              		.loc 1 644 3 is_stmt 1 view .LVU59
 198              		.loc 1 644 24 is_stmt 0 view .LVU60
 199 00dc 0794     		str	r4, [sp, #28]
 645:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 200              		.loc 1 645 3 is_stmt 1 view .LVU61
 201              		.loc 1 645 25 is_stmt 0 view .LVU62
 202 00de 0894     		str	r4, [sp, #32]
 646:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 203              		.loc 1 646 3 is_stmt 1 view .LVU63
 204 00e0 2946     		mov	r1, r5
 205 00e2 3046     		mov	r0, r6
 206 00e4 FFF7FEFF 		bl	HAL_GPIO_Init
 207              	.LVL6:
 647:Core/Src/main.c **** 
 648:Core/Src/main.c ****   /*Configure GPIO pin : SPU_PD_IRQ_Pin */
 649:Core/Src/main.c ****   GPIO_InitStruct.Pin = SPU_PD_IRQ_Pin;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 16


 208              		.loc 1 649 3 view .LVU64
 209              		.loc 1 649 23 is_stmt 0 view .LVU65
 210 00e8 4FF40043 		mov	r3, #32768
 211 00ec 0593     		str	r3, [sp, #20]
 650:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 212              		.loc 1 650 3 is_stmt 1 view .LVU66
 213              		.loc 1 650 24 is_stmt 0 view .LVU67
 214 00ee 4FF48813 		mov	r3, #1114112
 215 00f2 0693     		str	r3, [sp, #24]
 651:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 216              		.loc 1 651 3 is_stmt 1 view .LVU68
 217              		.loc 1 651 24 is_stmt 0 view .LVU69
 218 00f4 0794     		str	r4, [sp, #28]
 652:Core/Src/main.c ****   HAL_GPIO_Init(SPU_PD_IRQ_GPIO_Port, &GPIO_InitStruct);
 219              		.loc 1 652 3 is_stmt 1 view .LVU70
 220 00f6 2946     		mov	r1, r5
 221 00f8 4FF09040 		mov	r0, #1207959552
 222 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 223              	.LVL7:
 653:Core/Src/main.c **** 
 654:Core/Src/main.c ****   /*Configure GPIO pin : CMPOUT_Pin */
 655:Core/Src/main.c ****   GPIO_InitStruct.Pin = CMPOUT_Pin;
 224              		.loc 1 655 3 view .LVU71
 225              		.loc 1 655 23 is_stmt 0 view .LVU72
 226 0100 4FF40063 		mov	r3, #2048
 227 0104 0593     		str	r3, [sp, #20]
 656:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 228              		.loc 1 656 3 is_stmt 1 view .LVU73
 229              		.loc 1 656 24 is_stmt 0 view .LVU74
 230 0106 0694     		str	r4, [sp, #24]
 657:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 231              		.loc 1 657 3 is_stmt 1 view .LVU75
 232              		.loc 1 657 24 is_stmt 0 view .LVU76
 233 0108 0794     		str	r4, [sp, #28]
 658:Core/Src/main.c ****   HAL_GPIO_Init(CMPOUT_GPIO_Port, &GPIO_InitStruct);
 234              		.loc 1 658 3 is_stmt 1 view .LVU77
 235 010a 2946     		mov	r1, r5
 236 010c 3046     		mov	r0, r6
 237 010e FFF7FEFF 		bl	HAL_GPIO_Init
 238              	.LVL8:
 659:Core/Src/main.c **** 
 660:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 661:Core/Src/main.c **** 
 662:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 663:Core/Src/main.c **** }
 239              		.loc 1 663 1 is_stmt 0 view .LVU78
 240 0112 0AB0     		add	sp, sp, #40
 241              		.cfi_def_cfa_offset 24
 242              		@ sp needed
 243 0114 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 244              	.L4:
 245              		.align	2
 246              	.L3:
 247 0118 00100240 		.word	1073876992
 248 011c 00080048 		.word	1207961600
 249 0120 00040048 		.word	1207960576
 250              		.cfi_endproc
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 17


 251              	.LFE142:
 253              		.section	.text.Error_Handler,"ax",%progbits
 254              		.align	1
 255              		.global	Error_Handler
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 260              	Error_Handler:
 261              	.LFB143:
 664:Core/Src/main.c **** 
 665:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 666:Core/Src/main.c **** 
 667:Core/Src/main.c **** /* USER CODE END 4 */
 668:Core/Src/main.c **** 
 669:Core/Src/main.c **** /**
 670:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 671:Core/Src/main.c ****   * @retval None
 672:Core/Src/main.c ****   */
 673:Core/Src/main.c **** void Error_Handler(void)
 674:Core/Src/main.c **** {
 262              		.loc 1 674 1 is_stmt 1 view -0
 263              		.cfi_startproc
 264              		@ Volatile: function does not return.
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267              		@ link register save eliminated.
 675:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 676:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 677:Core/Src/main.c ****   __disable_irq();
 268              		.loc 1 677 3 view .LVU80
 269              	.LBB9:
 270              	.LBI9:
 271              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 18


  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 19


  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 20


 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 21


 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 272              		.loc 2 207 27 view .LVU81
 273              	.LBB10:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 274              		.loc 2 209 3 view .LVU82
 275              		.syntax unified
 276              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 277 0000 72B6     		cpsid i
 278              	@ 0 "" 2
 279              		.thumb
 280              		.syntax unified
 281              	.L6:
 282              	.LBE10:
 283              	.LBE9:
 678:Core/Src/main.c ****   while (1)
 284              		.loc 1 678 3 view .LVU83
 679:Core/Src/main.c ****   {
 680:Core/Src/main.c ****   }
 285              		.loc 1 680 3 view .LVU84
 678:Core/Src/main.c ****   while (1)
 286              		.loc 1 678 9 view .LVU85
 287 0002 FEE7     		b	.L6
 288              		.cfi_endproc
 289              	.LFE143:
 291              		.section	.text.SystemClock_Config,"ax",%progbits
 292              		.align	1
 293              		.global	SystemClock_Config
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 298              	SystemClock_Config:
 299              	.LFB133:
 148:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 300              		.loc 1 148 1 view -0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 80
 303              		@ frame_needed = 0, uses_anonymous_args = 0
 304 0000 10B5     		push	{r4, lr}
 305              		.cfi_def_cfa_offset 8
 306              		.cfi_offset 4, -8
 307              		.cfi_offset 14, -4
 308 0002 94B0     		sub	sp, sp, #80
 309              		.cfi_def_cfa_offset 88
 149:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 310              		.loc 1 149 3 view .LVU87
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 22


 149:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 311              		.loc 1 149 22 is_stmt 0 view .LVU88
 312 0004 06AC     		add	r4, sp, #24
 313 0006 3822     		movs	r2, #56
 314 0008 0021     		movs	r1, #0
 315 000a 2046     		mov	r0, r4
 316 000c FFF7FEFF 		bl	memset
 317              	.LVL9:
 150:Core/Src/main.c **** 
 318              		.loc 1 150 3 is_stmt 1 view .LVU89
 150:Core/Src/main.c **** 
 319              		.loc 1 150 22 is_stmt 0 view .LVU90
 320 0010 0023     		movs	r3, #0
 321 0012 0193     		str	r3, [sp, #4]
 322 0014 0293     		str	r3, [sp, #8]
 323 0016 0393     		str	r3, [sp, #12]
 324 0018 0493     		str	r3, [sp, #16]
 325 001a 0593     		str	r3, [sp, #20]
 154:Core/Src/main.c **** 
 326              		.loc 1 154 3 is_stmt 1 view .LVU91
 327 001c 4FF40070 		mov	r0, #512
 328 0020 FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 329              	.LVL10:
 159:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 330              		.loc 1 159 3 view .LVU92
 159:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 331              		.loc 1 159 36 is_stmt 0 view .LVU93
 332 0024 0123     		movs	r3, #1
 333 0026 0693     		str	r3, [sp, #24]
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 334              		.loc 1 160 3 is_stmt 1 view .LVU94
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 335              		.loc 1 160 30 is_stmt 0 view .LVU95
 336 0028 4FF48033 		mov	r3, #65536
 337 002c 0793     		str	r3, [sp, #28]
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 338              		.loc 1 161 3 is_stmt 1 view .LVU96
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 339              		.loc 1 161 34 is_stmt 0 view .LVU97
 340 002e 0223     		movs	r3, #2
 341 0030 0D93     		str	r3, [sp, #52]
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV9;
 342              		.loc 1 162 3 is_stmt 1 view .LVU98
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV9;
 343              		.loc 1 162 35 is_stmt 0 view .LVU99
 344 0032 0322     		movs	r2, #3
 345 0034 0E92     		str	r2, [sp, #56]
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 108;
 346              		.loc 1 163 3 is_stmt 1 view .LVU100
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 108;
 347              		.loc 1 163 30 is_stmt 0 view .LVU101
 348 0036 0922     		movs	r2, #9
 349 0038 0F92     		str	r2, [sp, #60]
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 350              		.loc 1 164 3 is_stmt 1 view .LVU102
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 351              		.loc 1 164 30 is_stmt 0 view .LVU103
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 23


 352 003a 6C22     		movs	r2, #108
 353 003c 1092     		str	r2, [sp, #64]
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 354              		.loc 1 165 3 is_stmt 1 view .LVU104
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 355              		.loc 1 165 30 is_stmt 0 view .LVU105
 356 003e 1193     		str	r3, [sp, #68]
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 357              		.loc 1 166 3 is_stmt 1 view .LVU106
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 358              		.loc 1 166 30 is_stmt 0 view .LVU107
 359 0040 0622     		movs	r2, #6
 360 0042 1292     		str	r2, [sp, #72]
 167:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 361              		.loc 1 167 3 is_stmt 1 view .LVU108
 167:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 362              		.loc 1 167 30 is_stmt 0 view .LVU109
 363 0044 1393     		str	r3, [sp, #76]
 168:Core/Src/main.c ****   {
 364              		.loc 1 168 3 is_stmt 1 view .LVU110
 168:Core/Src/main.c ****   {
 365              		.loc 1 168 7 is_stmt 0 view .LVU111
 366 0046 2046     		mov	r0, r4
 367 0048 FFF7FEFF 		bl	HAL_RCC_OscConfig
 368              	.LVL11:
 168:Core/Src/main.c ****   {
 369              		.loc 1 168 6 discriminator 1 view .LVU112
 370 004c 78B9     		cbnz	r0, .L11
 175:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 371              		.loc 1 175 3 is_stmt 1 view .LVU113
 175:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 372              		.loc 1 175 31 is_stmt 0 view .LVU114
 373 004e 0F23     		movs	r3, #15
 374 0050 0193     		str	r3, [sp, #4]
 177:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 375              		.loc 1 177 3 is_stmt 1 view .LVU115
 177:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 376              		.loc 1 177 34 is_stmt 0 view .LVU116
 377 0052 0323     		movs	r3, #3
 378 0054 0293     		str	r3, [sp, #8]
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 379              		.loc 1 178 3 is_stmt 1 view .LVU117
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 380              		.loc 1 178 35 is_stmt 0 view .LVU118
 381 0056 0023     		movs	r3, #0
 382 0058 0393     		str	r3, [sp, #12]
 179:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 383              		.loc 1 179 3 is_stmt 1 view .LVU119
 179:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 384              		.loc 1 179 36 is_stmt 0 view .LVU120
 385 005a 0493     		str	r3, [sp, #16]
 180:Core/Src/main.c **** 
 386              		.loc 1 180 3 is_stmt 1 view .LVU121
 180:Core/Src/main.c **** 
 387              		.loc 1 180 36 is_stmt 0 view .LVU122
 388 005c 0593     		str	r3, [sp, #20]
 182:Core/Src/main.c ****   {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 24


 389              		.loc 1 182 3 is_stmt 1 view .LVU123
 182:Core/Src/main.c ****   {
 390              		.loc 1 182 7 is_stmt 0 view .LVU124
 391 005e 0421     		movs	r1, #4
 392 0060 0DEB0100 		add	r0, sp, r1
 393 0064 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 394              	.LVL12:
 182:Core/Src/main.c ****   {
 395              		.loc 1 182 6 discriminator 1 view .LVU125
 396 0068 18B9     		cbnz	r0, .L12
 186:Core/Src/main.c **** 
 397              		.loc 1 186 1 view .LVU126
 398 006a 14B0     		add	sp, sp, #80
 399              		.cfi_remember_state
 400              		.cfi_def_cfa_offset 8
 401              		@ sp needed
 402 006c 10BD     		pop	{r4, pc}
 403              	.L11:
 404              		.cfi_restore_state
 170:Core/Src/main.c ****   }
 405              		.loc 1 170 5 is_stmt 1 view .LVU127
 406 006e FFF7FEFF 		bl	Error_Handler
 407              	.LVL13:
 408              	.L12:
 184:Core/Src/main.c ****   }
 409              		.loc 1 184 5 view .LVU128
 410 0072 FFF7FEFF 		bl	Error_Handler
 411              	.LVL14:
 412              		.cfi_endproc
 413              	.LFE133:
 415              		.section	.text.main,"ax",%progbits
 416              		.align	1
 417              		.global	main
 418              		.syntax unified
 419              		.thumb
 420              		.thumb_func
 422              	main:
 423              	.LFB132:
  87:Core/Src/main.c **** 
 424              		.loc 1 87 1 view -0
 425              		.cfi_startproc
 426              		@ Volatile: function does not return.
 427              		@ args = 0, pretend = 0, frame = 24
 428              		@ frame_needed = 0, uses_anonymous_args = 0
 429 0000 00B5     		push	{lr}
 430              		.cfi_def_cfa_offset 4
 431              		.cfi_offset 14, -4
 432 0002 87B0     		sub	sp, sp, #28
 433              		.cfi_def_cfa_offset 32
  96:Core/Src/main.c **** 
 434              		.loc 1 96 3 view .LVU130
 435 0004 FFF7FEFF 		bl	HAL_Init
 436              	.LVL15:
 103:Core/Src/main.c **** 
 437              		.loc 1 103 3 view .LVU131
 438 0008 FFF7FEFF 		bl	SystemClock_Config
 439              	.LVL16:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 25


 106:Core/Src/main.c ****       .port_r = SPU_R_GPIO_Port,
 440              		.loc 1 106 1 view .LVU132
 106:Core/Src/main.c ****       .port_r = SPU_R_GPIO_Port,
 441              		.loc 1 106 22 is_stmt 0 view .LVU133
 442 000c EC46     		mov	ip, sp
 443 000e DFF824E0 		ldr	lr, .L16
 444 0012 BEE80F00 		ldmia	lr!, {r0, r1, r2, r3}
 445 0016 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 446 001a 9EE80300 		ldm	lr, {r0, r1}
 447 001e 8CE80300 		stm	ip, {r0, r1}
 114:Core/Src/main.c ****   /* USER CODE END SysInit */
 448              		.loc 1 114 3 is_stmt 1 view .LVU134
 449 0022 6846     		mov	r0, sp
 450 0024 FFF7FEFF 		bl	Athena_Init
 451              	.LVL17:
 118:Core/Src/main.c ****   // MX_I2C1_Init();
 452              		.loc 1 118 3 view .LVU135
 453 0028 FFF7FEFF 		bl	MX_GPIO_Init
 454              	.LVL18:
 455              	.L14:
 133:Core/Src/main.c ****   {
 456              		.loc 1 133 3 view .LVU136
 135:Core/Src/main.c ****     /* USER CODE END WHILE */
 457              		.loc 1 135 5 discriminator 1 view .LVU137
 458 002c FFF7FEFF 		bl	LED_Test_Sequence
 459              	.LVL19:
 133:Core/Src/main.c ****   {
 460              		.loc 1 133 9 view .LVU138
 461 0030 FCE7     		b	.L14
 462              	.L17:
 463 0032 00BF     		.align	2
 464              	.L16:
 465 0034 00000000 		.word	.LANCHOR0
 466              		.cfi_endproc
 467              	.LFE132:
 469              		.global	hpcd_USB_FS
 470              		.section	.bss.hpcd_USB_FS,"aw",%nobits
 471              		.align	2
 474              	hpcd_USB_FS:
 475 0000 00000000 		.space	732
 475      00000000 
 475      00000000 
 475      00000000 
 475      00000000 
 476              		.global	huart1
 477              		.section	.bss.huart1,"aw",%nobits
 478              		.align	2
 481              	huart1:
 482 0000 00000000 		.space	148
 482      00000000 
 482      00000000 
 482      00000000 
 482      00000000 
 483              		.global	huart5
 484              		.section	.bss.huart5,"aw",%nobits
 485              		.align	2
 488              	huart5:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 26


 489 0000 00000000 		.space	148
 489      00000000 
 489      00000000 
 489      00000000 
 489      00000000 
 490              		.global	htim2
 491              		.section	.bss.htim2,"aw",%nobits
 492              		.align	2
 495              	htim2:
 496 0000 00000000 		.space	76
 496      00000000 
 496      00000000 
 496      00000000 
 496      00000000 
 497              		.global	htim1
 498              		.section	.bss.htim1,"aw",%nobits
 499              		.align	2
 502              	htim1:
 503 0000 00000000 		.space	76
 503      00000000 
 503      00000000 
 503      00000000 
 503      00000000 
 504              		.global	hspi1
 505              		.section	.bss.hspi1,"aw",%nobits
 506              		.align	2
 509              	hspi1:
 510 0000 00000000 		.space	100
 510      00000000 
 510      00000000 
 510      00000000 
 510      00000000 
 511              		.global	hi2c1
 512              		.section	.bss.hi2c1,"aw",%nobits
 513              		.align	2
 516              	hi2c1:
 517 0000 00000000 		.space	84
 517      00000000 
 517      00000000 
 517      00000000 
 517      00000000 
 518              		.global	hfdcan2
 519              		.section	.bss.hfdcan2,"aw",%nobits
 520              		.align	2
 523              	hfdcan2:
 524 0000 00000000 		.space	100
 524      00000000 
 524      00000000 
 524      00000000 
 524      00000000 
 525              		.section	.rodata
 526              		.align	2
 527              		.set	.LANCHOR0,. + 0
 528              	.LC0:
 529 0000 00040048 		.word	1207960576
 530 0004 0020     		.short	8192
 531 0006 0000     		.space	2
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 27


 532 0008 00040048 		.word	1207960576
 533 000c 0010     		.short	4096
 534 000e 0000     		.space	2
 535 0010 00040048 		.word	1207960576
 536 0014 0008     		.short	2048
 537 0016 0000     		.space	2
 538              		.text
 539              	.Letext0:
 540              		.file 3 "C:/Users/Nathan/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 541              		.file 4 "C:/Users/Nathan/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 542              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 543              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 544              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 545              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 546              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 547              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 548              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_fdcan.h"
 549              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_i2c.h"
 550              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usb.h"
 551              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pcd.h"
 552              		.file 15 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_spi.h"
 553              		.file 16 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 554              		.file 17 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 555              		.file 18 "../Athena/athena.h"
 556              		.file 19 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 557              		.file 20 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 558              		.file 21 "<built-in>"
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s 			page 28


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:21     .text.MX_GPIO_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:247    .text.MX_GPIO_Init:00000118 $d
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:254    .text.Error_Handler:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:260    .text.Error_Handler:00000000 Error_Handler
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:292    .text.SystemClock_Config:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:298    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:416    .text.main:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:422    .text.main:00000000 main
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:465    .text.main:00000034 $d
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:474    .bss.hpcd_USB_FS:00000000 hpcd_USB_FS
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:471    .bss.hpcd_USB_FS:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:481    .bss.huart1:00000000 huart1
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:478    .bss.huart1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:488    .bss.huart5:00000000 huart5
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:485    .bss.huart5:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:495    .bss.htim2:00000000 htim2
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:492    .bss.htim2:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:502    .bss.htim1:00000000 htim1
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:499    .bss.htim1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:509    .bss.hspi1:00000000 hspi1
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:506    .bss.hspi1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:516    .bss.hi2c1:00000000 hi2c1
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:513    .bss.hi2c1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:523    .bss.hfdcan2:00000000 hfdcan2
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:520    .bss.hfdcan2:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cctIF7Tn.s:526    .rodata:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
Athena_Init
LED_Test_Sequence
