Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Aug 28 16:09:49 2023
| Host         : LAPTOP-ZMX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10343 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rst_n (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/dm/dmem_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/dm/dmem_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/dm/dmem_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/dm/dmem_reg[0][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ifid/ID_ins_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ifid/ID_ins_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ifid/ID_ins_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ifid/ID_ins_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ifid/ID_ins_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu/ifid/ID_ins_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu/ifid/ID_ins_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu/ifid/ID_ins_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu/ifid/ID_ins_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu/ifid/ID_ins_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ifid/ID_ins_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu/ifid/ID_ins_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu/ifid/ID_ins_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ifid/ID_ins_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ifid/ID_ins_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ifid/ID_ins_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ifid/ID_ins_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/mewb/WB_regS_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/mewb/WB_regS_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24442 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.999        0.000                      0                  117        0.162        0.000                      0                  117        3.000        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_50m/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_50_clk_50M      {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50M    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50m/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_50_clk_50M            8.999        0.000                      0                  117        0.162        0.000                      0                  117        9.500        0.000                       0                    79  
  clkfbout_clk_50M                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50m/inst/clk_in1
  To Clock:  clk_50m/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50m/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50m/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_50m/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_50m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_50m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_50m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_50m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_50m/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_50M
  To Clock:  clk_50_clk_50M

Setup :            0  Failing Endpoints,  Worst Slack        8.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.999ns  (required time - arrival time)
  Source:                 rs/uart_rx_inst/RX_DATA_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs/uart_tx_inst/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_50M rise@20.000ns - clk_50_clk_50M rise@0.000ns)
  Data Path Delay:        10.818ns  (logic 2.310ns (21.352%)  route 8.508ns (78.648%))
  Logic Levels:           8  (LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 21.486 - 20.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       1.807     1.807    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          1.692     1.692    rs/uart_rx_inst/clk_50
    SLICE_X72Y132        FDCE                                         r  rs/uart_rx_inst/RX_DATA_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y132        FDCE (Prop_fdce_C_Q)         0.456     2.148 r  rs/uart_rx_inst/RX_DATA_reg[2]_rep/Q
                         net (fo=128, routed)         5.286     7.434    cpu/dm/tx_reg_i_272_0
    SLICE_X20Y156        MUXF7 (Prop_muxf7_S_O)       0.296     7.730 r  cpu/dm/tx_reg_i_463/O
                         net (fo=1, routed)           0.000     7.730    cpu/dm/tx_reg_i_463_n_1
    SLICE_X20Y156        MUXF8 (Prop_muxf8_I0_O)      0.104     7.834 r  cpu/dm/tx_reg_i_262/O
                         net (fo=1, routed)           1.395     9.229    cpu/dm/tx_reg_i_262_n_1
    SLICE_X37Y149        LUT6 (Prop_lut6_I1_O)        0.316     9.545 r  cpu/dm/tx_i_103/O
                         net (fo=1, routed)           0.000     9.545    cpu/dm/tx_i_103_n_1
    SLICE_X37Y149        MUXF7 (Prop_muxf7_I0_O)      0.212     9.757 r  cpu/dm/tx_reg_i_46/O
                         net (fo=1, routed)           0.000     9.757    cpu/dm/tx_reg_i_46_n_1
    SLICE_X37Y149        MUXF8 (Prop_muxf8_I1_O)      0.094     9.851 r  cpu/dm/tx_reg_i_17/O
                         net (fo=1, routed)           1.323    11.174    cpu/dm/io_data[4]
    SLICE_X59Y138        LUT6 (Prop_lut6_I3_O)        0.316    11.490 r  cpu/dm/tx_i_7/O
                         net (fo=1, routed)           0.000    11.490    cpu/dm/tx_i_7_n_1
    SLICE_X59Y138        MUXF7 (Prop_muxf7_I1_O)      0.217    11.707 r  cpu/dm/tx_reg_i_3/O
                         net (fo=1, routed)           0.504    12.211    rs/uart_tx_inst/tx_reg_1
    SLICE_X59Y131        LUT6 (Prop_lut6_I5_O)        0.299    12.510 r  rs/uart_tx_inst/tx_i_1/O
                         net (fo=1, routed)           0.000    12.510    rs/uart_tx_inst/tx
    SLICE_X59Y131        FDPE                                         r  rs/uart_tx_inst/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_50M rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       1.680    21.680    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.986 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.909    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          1.486    21.486    rs/uart_tx_inst/clk_50
    SLICE_X59Y131        FDPE                                         r  rs/uart_tx_inst/tx_reg/C
                         clock pessimism              0.078    21.564    
                         clock uncertainty           -0.084    21.480    
    SLICE_X59Y131        FDPE (Setup_fdpe_C_D)        0.029    21.509    rs/uart_tx_inst/tx_reg
  -------------------------------------------------------------------
                         required time                         21.509    
                         arrival time                         -12.510    
  -------------------------------------------------------------------
                         slack                                  8.999    

Slack (MET) :             15.655ns  (required time - arrival time)
  Source:                 rs/uart_rx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs/uart_rx_inst/baud_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_50M rise@20.000ns - clk_50_clk_50M rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.876ns (43.287%)  route 2.458ns (56.713%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 21.482 - 20.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       1.807     1.807    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          1.596     1.596    rs/uart_rx_inst/clk_50
    SLICE_X60Y124        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y124        FDCE (Prop_fdce_C_Q)         0.518     2.114 f  rs/uart_rx_inst/baud_cnt_reg[1]/Q
                         net (fo=3, routed)           1.179     3.293    rs/uart_rx_inst/baud_cnt_reg[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.417 f  rs/uart_rx_inst/baud_cnt[0]_i_8/O
                         net (fo=1, routed)           0.401     3.818    rs/uart_rx_inst/baud_cnt[0]_i_8_n_1
    SLICE_X61Y126        LUT6 (Prop_lut6_I5_O)        0.124     3.942 r  rs/uart_rx_inst/baud_cnt[0]_i_2/O
                         net (fo=14, routed)          0.869     4.811    rs/uart_rx_inst/baud_cnt[0]_i_2_n_1
    SLICE_X60Y124        LUT2 (Prop_lut2_I1_O)        0.124     4.935 r  rs/uart_rx_inst/baud_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     4.935    rs/uart_rx_inst/baud_cnt[0]_i_5_n_1
    SLICE_X60Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.468 r  rs/uart_rx_inst/baud_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.477    rs/uart_rx_inst/baud_cnt_reg[0]_i_1_n_1
    SLICE_X60Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.594 r  rs/uart_rx_inst/baud_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.594    rs/uart_rx_inst/baud_cnt_reg[4]_i_1_n_1
    SLICE_X60Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.711 r  rs/uart_rx_inst/baud_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.711    rs/uart_rx_inst/baud_cnt_reg[8]_i_1_n_1
    SLICE_X60Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.930 r  rs/uart_rx_inst/baud_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.930    rs/uart_rx_inst/baud_cnt_reg[12]_i_1_n_8
    SLICE_X60Y127        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_50M rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       1.680    21.680    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.986 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.909    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          1.482    21.482    rs/uart_rx_inst/clk_50
    SLICE_X60Y127        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[12]/C
                         clock pessimism              0.078    21.560    
                         clock uncertainty           -0.084    21.476    
    SLICE_X60Y127        FDCE (Setup_fdce_C_D)        0.109    21.585    rs/uart_rx_inst/baud_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         21.585    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                 15.655    

Slack (MET) :             15.667ns  (required time - arrival time)
  Source:                 rs/uart_rx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs/uart_rx_inst/baud_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_50M rise@20.000ns - clk_50_clk_50M rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 1.863ns (43.116%)  route 2.458ns (56.884%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.481 - 20.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       1.807     1.807    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          1.596     1.596    rs/uart_rx_inst/clk_50
    SLICE_X60Y124        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y124        FDCE (Prop_fdce_C_Q)         0.518     2.114 f  rs/uart_rx_inst/baud_cnt_reg[1]/Q
                         net (fo=3, routed)           1.179     3.293    rs/uart_rx_inst/baud_cnt_reg[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.417 f  rs/uart_rx_inst/baud_cnt[0]_i_8/O
                         net (fo=1, routed)           0.401     3.818    rs/uart_rx_inst/baud_cnt[0]_i_8_n_1
    SLICE_X61Y126        LUT6 (Prop_lut6_I5_O)        0.124     3.942 r  rs/uart_rx_inst/baud_cnt[0]_i_2/O
                         net (fo=14, routed)          0.869     4.811    rs/uart_rx_inst/baud_cnt[0]_i_2_n_1
    SLICE_X60Y124        LUT2 (Prop_lut2_I1_O)        0.124     4.935 r  rs/uart_rx_inst/baud_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     4.935    rs/uart_rx_inst/baud_cnt[0]_i_5_n_1
    SLICE_X60Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.468 r  rs/uart_rx_inst/baud_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.477    rs/uart_rx_inst/baud_cnt_reg[0]_i_1_n_1
    SLICE_X60Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.594 r  rs/uart_rx_inst/baud_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.594    rs/uart_rx_inst/baud_cnt_reg[4]_i_1_n_1
    SLICE_X60Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.917 r  rs/uart_rx_inst/baud_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.917    rs/uart_rx_inst/baud_cnt_reg[8]_i_1_n_7
    SLICE_X60Y126        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_50M rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       1.680    21.680    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.986 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.909    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          1.481    21.481    rs/uart_rx_inst/clk_50
    SLICE_X60Y126        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[9]/C
                         clock pessimism              0.078    21.559    
                         clock uncertainty           -0.084    21.475    
    SLICE_X60Y126        FDCE (Setup_fdce_C_D)        0.109    21.584    rs/uart_rx_inst/baud_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.584    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                 15.667    

Slack (MET) :             15.675ns  (required time - arrival time)
  Source:                 rs/uart_rx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs/uart_rx_inst/baud_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_50M rise@20.000ns - clk_50_clk_50M rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.855ns (43.011%)  route 2.458ns (56.989%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.481 - 20.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       1.807     1.807    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          1.596     1.596    rs/uart_rx_inst/clk_50
    SLICE_X60Y124        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y124        FDCE (Prop_fdce_C_Q)         0.518     2.114 f  rs/uart_rx_inst/baud_cnt_reg[1]/Q
                         net (fo=3, routed)           1.179     3.293    rs/uart_rx_inst/baud_cnt_reg[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.417 f  rs/uart_rx_inst/baud_cnt[0]_i_8/O
                         net (fo=1, routed)           0.401     3.818    rs/uart_rx_inst/baud_cnt[0]_i_8_n_1
    SLICE_X61Y126        LUT6 (Prop_lut6_I5_O)        0.124     3.942 r  rs/uart_rx_inst/baud_cnt[0]_i_2/O
                         net (fo=14, routed)          0.869     4.811    rs/uart_rx_inst/baud_cnt[0]_i_2_n_1
    SLICE_X60Y124        LUT2 (Prop_lut2_I1_O)        0.124     4.935 r  rs/uart_rx_inst/baud_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     4.935    rs/uart_rx_inst/baud_cnt[0]_i_5_n_1
    SLICE_X60Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.468 r  rs/uart_rx_inst/baud_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.477    rs/uart_rx_inst/baud_cnt_reg[0]_i_1_n_1
    SLICE_X60Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.594 r  rs/uart_rx_inst/baud_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.594    rs/uart_rx_inst/baud_cnt_reg[4]_i_1_n_1
    SLICE_X60Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.909 r  rs/uart_rx_inst/baud_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.909    rs/uart_rx_inst/baud_cnt_reg[8]_i_1_n_5
    SLICE_X60Y126        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_50M rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       1.680    21.680    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.986 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.909    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          1.481    21.481    rs/uart_rx_inst/clk_50
    SLICE_X60Y126        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[11]/C
                         clock pessimism              0.078    21.559    
                         clock uncertainty           -0.084    21.475    
    SLICE_X60Y126        FDCE (Setup_fdce_C_D)        0.109    21.584    rs/uart_rx_inst/baud_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         21.584    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                 15.675    

Slack (MET) :             15.751ns  (required time - arrival time)
  Source:                 rs/uart_rx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs/uart_rx_inst/baud_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_50M rise@20.000ns - clk_50_clk_50M rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 1.779ns (41.988%)  route 2.458ns (58.012%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.481 - 20.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       1.807     1.807    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          1.596     1.596    rs/uart_rx_inst/clk_50
    SLICE_X60Y124        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y124        FDCE (Prop_fdce_C_Q)         0.518     2.114 f  rs/uart_rx_inst/baud_cnt_reg[1]/Q
                         net (fo=3, routed)           1.179     3.293    rs/uart_rx_inst/baud_cnt_reg[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.417 f  rs/uart_rx_inst/baud_cnt[0]_i_8/O
                         net (fo=1, routed)           0.401     3.818    rs/uart_rx_inst/baud_cnt[0]_i_8_n_1
    SLICE_X61Y126        LUT6 (Prop_lut6_I5_O)        0.124     3.942 r  rs/uart_rx_inst/baud_cnt[0]_i_2/O
                         net (fo=14, routed)          0.869     4.811    rs/uart_rx_inst/baud_cnt[0]_i_2_n_1
    SLICE_X60Y124        LUT2 (Prop_lut2_I1_O)        0.124     4.935 r  rs/uart_rx_inst/baud_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     4.935    rs/uart_rx_inst/baud_cnt[0]_i_5_n_1
    SLICE_X60Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.468 r  rs/uart_rx_inst/baud_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.477    rs/uart_rx_inst/baud_cnt_reg[0]_i_1_n_1
    SLICE_X60Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.594 r  rs/uart_rx_inst/baud_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.594    rs/uart_rx_inst/baud_cnt_reg[4]_i_1_n_1
    SLICE_X60Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.833 r  rs/uart_rx_inst/baud_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.833    rs/uart_rx_inst/baud_cnt_reg[8]_i_1_n_6
    SLICE_X60Y126        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_50M rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       1.680    21.680    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.986 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.909    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          1.481    21.481    rs/uart_rx_inst/clk_50
    SLICE_X60Y126        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[10]/C
                         clock pessimism              0.078    21.559    
                         clock uncertainty           -0.084    21.475    
    SLICE_X60Y126        FDCE (Setup_fdce_C_D)        0.109    21.584    rs/uart_rx_inst/baud_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         21.584    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                 15.751    

Slack (MET) :             15.771ns  (required time - arrival time)
  Source:                 rs/uart_rx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs/uart_rx_inst/baud_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_50M rise@20.000ns - clk_50_clk_50M rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 1.759ns (41.713%)  route 2.458ns (58.287%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.481 - 20.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       1.807     1.807    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          1.596     1.596    rs/uart_rx_inst/clk_50
    SLICE_X60Y124        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y124        FDCE (Prop_fdce_C_Q)         0.518     2.114 f  rs/uart_rx_inst/baud_cnt_reg[1]/Q
                         net (fo=3, routed)           1.179     3.293    rs/uart_rx_inst/baud_cnt_reg[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.417 f  rs/uart_rx_inst/baud_cnt[0]_i_8/O
                         net (fo=1, routed)           0.401     3.818    rs/uart_rx_inst/baud_cnt[0]_i_8_n_1
    SLICE_X61Y126        LUT6 (Prop_lut6_I5_O)        0.124     3.942 r  rs/uart_rx_inst/baud_cnt[0]_i_2/O
                         net (fo=14, routed)          0.869     4.811    rs/uart_rx_inst/baud_cnt[0]_i_2_n_1
    SLICE_X60Y124        LUT2 (Prop_lut2_I1_O)        0.124     4.935 r  rs/uart_rx_inst/baud_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     4.935    rs/uart_rx_inst/baud_cnt[0]_i_5_n_1
    SLICE_X60Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.468 r  rs/uart_rx_inst/baud_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.477    rs/uart_rx_inst/baud_cnt_reg[0]_i_1_n_1
    SLICE_X60Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.594 r  rs/uart_rx_inst/baud_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.594    rs/uart_rx_inst/baud_cnt_reg[4]_i_1_n_1
    SLICE_X60Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.813 r  rs/uart_rx_inst/baud_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.813    rs/uart_rx_inst/baud_cnt_reg[8]_i_1_n_8
    SLICE_X60Y126        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_50M rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       1.680    21.680    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.986 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.909    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          1.481    21.481    rs/uart_rx_inst/clk_50
    SLICE_X60Y126        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[8]/C
                         clock pessimism              0.078    21.559    
                         clock uncertainty           -0.084    21.475    
    SLICE_X60Y126        FDCE (Setup_fdce_C_D)        0.109    21.584    rs/uart_rx_inst/baud_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.584    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                 15.771    

Slack (MET) :             15.782ns  (required time - arrival time)
  Source:                 rs/uart_rx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs/uart_rx_inst/baud_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_50M rise@20.000ns - clk_50_clk_50M rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 1.746ns (41.533%)  route 2.458ns (58.467%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 21.479 - 20.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       1.807     1.807    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          1.596     1.596    rs/uart_rx_inst/clk_50
    SLICE_X60Y124        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y124        FDCE (Prop_fdce_C_Q)         0.518     2.114 f  rs/uart_rx_inst/baud_cnt_reg[1]/Q
                         net (fo=3, routed)           1.179     3.293    rs/uart_rx_inst/baud_cnt_reg[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.417 f  rs/uart_rx_inst/baud_cnt[0]_i_8/O
                         net (fo=1, routed)           0.401     3.818    rs/uart_rx_inst/baud_cnt[0]_i_8_n_1
    SLICE_X61Y126        LUT6 (Prop_lut6_I5_O)        0.124     3.942 r  rs/uart_rx_inst/baud_cnt[0]_i_2/O
                         net (fo=14, routed)          0.869     4.811    rs/uart_rx_inst/baud_cnt[0]_i_2_n_1
    SLICE_X60Y124        LUT2 (Prop_lut2_I1_O)        0.124     4.935 r  rs/uart_rx_inst/baud_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     4.935    rs/uart_rx_inst/baud_cnt[0]_i_5_n_1
    SLICE_X60Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.468 r  rs/uart_rx_inst/baud_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.477    rs/uart_rx_inst/baud_cnt_reg[0]_i_1_n_1
    SLICE_X60Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.800 r  rs/uart_rx_inst/baud_cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.800    rs/uart_rx_inst/baud_cnt_reg[4]_i_1_n_7
    SLICE_X60Y125        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_50M rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       1.680    21.680    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.986 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.909    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          1.479    21.479    rs/uart_rx_inst/clk_50
    SLICE_X60Y125        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[5]/C
                         clock pessimism              0.078    21.557    
                         clock uncertainty           -0.084    21.473    
    SLICE_X60Y125        FDCE (Setup_fdce_C_D)        0.109    21.582    rs/uart_rx_inst/baud_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.582    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                 15.782    

Slack (MET) :             15.790ns  (required time - arrival time)
  Source:                 rs/uart_rx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs/uart_rx_inst/baud_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_50M rise@20.000ns - clk_50_clk_50M rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 1.738ns (41.422%)  route 2.458ns (58.578%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 21.479 - 20.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       1.807     1.807    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          1.596     1.596    rs/uart_rx_inst/clk_50
    SLICE_X60Y124        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y124        FDCE (Prop_fdce_C_Q)         0.518     2.114 f  rs/uart_rx_inst/baud_cnt_reg[1]/Q
                         net (fo=3, routed)           1.179     3.293    rs/uart_rx_inst/baud_cnt_reg[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.417 f  rs/uart_rx_inst/baud_cnt[0]_i_8/O
                         net (fo=1, routed)           0.401     3.818    rs/uart_rx_inst/baud_cnt[0]_i_8_n_1
    SLICE_X61Y126        LUT6 (Prop_lut6_I5_O)        0.124     3.942 r  rs/uart_rx_inst/baud_cnt[0]_i_2/O
                         net (fo=14, routed)          0.869     4.811    rs/uart_rx_inst/baud_cnt[0]_i_2_n_1
    SLICE_X60Y124        LUT2 (Prop_lut2_I1_O)        0.124     4.935 r  rs/uart_rx_inst/baud_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     4.935    rs/uart_rx_inst/baud_cnt[0]_i_5_n_1
    SLICE_X60Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.468 r  rs/uart_rx_inst/baud_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.477    rs/uart_rx_inst/baud_cnt_reg[0]_i_1_n_1
    SLICE_X60Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.792 r  rs/uart_rx_inst/baud_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.792    rs/uart_rx_inst/baud_cnt_reg[4]_i_1_n_5
    SLICE_X60Y125        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_50M rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       1.680    21.680    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.986 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.909    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          1.479    21.479    rs/uart_rx_inst/clk_50
    SLICE_X60Y125        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[7]/C
                         clock pessimism              0.078    21.557    
                         clock uncertainty           -0.084    21.473    
    SLICE_X60Y125        FDCE (Setup_fdce_C_D)        0.109    21.582    rs/uart_rx_inst/baud_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.582    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                 15.790    

Slack (MET) :             15.866ns  (required time - arrival time)
  Source:                 rs/uart_rx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs/uart_rx_inst/baud_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_50M rise@20.000ns - clk_50_clk_50M rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.662ns (40.341%)  route 2.458ns (59.659%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 21.479 - 20.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       1.807     1.807    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          1.596     1.596    rs/uart_rx_inst/clk_50
    SLICE_X60Y124        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y124        FDCE (Prop_fdce_C_Q)         0.518     2.114 f  rs/uart_rx_inst/baud_cnt_reg[1]/Q
                         net (fo=3, routed)           1.179     3.293    rs/uart_rx_inst/baud_cnt_reg[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.417 f  rs/uart_rx_inst/baud_cnt[0]_i_8/O
                         net (fo=1, routed)           0.401     3.818    rs/uart_rx_inst/baud_cnt[0]_i_8_n_1
    SLICE_X61Y126        LUT6 (Prop_lut6_I5_O)        0.124     3.942 r  rs/uart_rx_inst/baud_cnt[0]_i_2/O
                         net (fo=14, routed)          0.869     4.811    rs/uart_rx_inst/baud_cnt[0]_i_2_n_1
    SLICE_X60Y124        LUT2 (Prop_lut2_I1_O)        0.124     4.935 r  rs/uart_rx_inst/baud_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     4.935    rs/uart_rx_inst/baud_cnt[0]_i_5_n_1
    SLICE_X60Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.468 r  rs/uart_rx_inst/baud_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.477    rs/uart_rx_inst/baud_cnt_reg[0]_i_1_n_1
    SLICE_X60Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.716 r  rs/uart_rx_inst/baud_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.716    rs/uart_rx_inst/baud_cnt_reg[4]_i_1_n_6
    SLICE_X60Y125        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_50M rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       1.680    21.680    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.986 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.909    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          1.479    21.479    rs/uart_rx_inst/clk_50
    SLICE_X60Y125        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[6]/C
                         clock pessimism              0.078    21.557    
                         clock uncertainty           -0.084    21.473    
    SLICE_X60Y125        FDCE (Setup_fdce_C_D)        0.109    21.582    rs/uart_rx_inst/baud_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.582    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                 15.866    

Slack (MET) :             15.886ns  (required time - arrival time)
  Source:                 rs/uart_rx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs/uart_rx_inst/baud_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_50M rise@20.000ns - clk_50_clk_50M rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 1.642ns (40.050%)  route 2.458ns (59.950%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 21.479 - 20.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       1.807     1.807    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          1.596     1.596    rs/uart_rx_inst/clk_50
    SLICE_X60Y124        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y124        FDCE (Prop_fdce_C_Q)         0.518     2.114 f  rs/uart_rx_inst/baud_cnt_reg[1]/Q
                         net (fo=3, routed)           1.179     3.293    rs/uart_rx_inst/baud_cnt_reg[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.417 f  rs/uart_rx_inst/baud_cnt[0]_i_8/O
                         net (fo=1, routed)           0.401     3.818    rs/uart_rx_inst/baud_cnt[0]_i_8_n_1
    SLICE_X61Y126        LUT6 (Prop_lut6_I5_O)        0.124     3.942 r  rs/uart_rx_inst/baud_cnt[0]_i_2/O
                         net (fo=14, routed)          0.869     4.811    rs/uart_rx_inst/baud_cnt[0]_i_2_n_1
    SLICE_X60Y124        LUT2 (Prop_lut2_I1_O)        0.124     4.935 r  rs/uart_rx_inst/baud_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     4.935    rs/uart_rx_inst/baud_cnt[0]_i_5_n_1
    SLICE_X60Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.468 r  rs/uart_rx_inst/baud_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.477    rs/uart_rx_inst/baud_cnt_reg[0]_i_1_n_1
    SLICE_X60Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.696 r  rs/uart_rx_inst/baud_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.696    rs/uart_rx_inst/baud_cnt_reg[4]_i_1_n_8
    SLICE_X60Y125        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_50M rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       1.680    21.680    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.986 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.909    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          1.479    21.479    rs/uart_rx_inst/clk_50
    SLICE_X60Y125        FDCE                                         r  rs/uart_rx_inst/baud_cnt_reg[4]/C
                         clock pessimism              0.078    21.557    
                         clock uncertainty           -0.084    21.473    
    SLICE_X60Y125        FDCE (Setup_fdce_C_D)        0.109    21.582    rs/uart_rx_inst/baud_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.582    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 15.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rs/uart_tx_inst/baud_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs/uart_tx_inst/bit_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_50M rise@0.000ns - clk_50_clk_50M rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       0.622     0.622    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          0.554     0.554    rs/uart_tx_inst/clk_50
    SLICE_X51Y131        FDCE                                         r  rs/uart_tx_inst/baud_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDCE (Prop_fdce_C_Q)         0.141     0.695 f  rs/uart_tx_inst/baud_cnt_reg[4]/Q
                         net (fo=3, routed)           0.109     0.804    rs/uart_tx_inst/baud_cnt_reg[4]
    SLICE_X50Y131        LUT5 (Prop_lut5_I3_O)        0.045     0.849 r  rs/uart_tx_inst/bit_flag_i_1__0/O
                         net (fo=1, routed)           0.000     0.849    rs/uart_tx_inst/bit_flag
    SLICE_X50Y131        FDCE                                         r  rs/uart_tx_inst/bit_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       0.896     0.896    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          0.822     0.822    rs/uart_tx_inst/clk_50
    SLICE_X50Y131        FDCE                                         r  rs/uart_tx_inst/bit_flag_reg/C
                         clock pessimism             -0.255     0.567    
    SLICE_X50Y131        FDCE (Hold_fdce_C_D)         0.120     0.687    rs/uart_tx_inst/bit_flag_reg
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rs/uart_rx_inst/rx_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs/uart_rx_inst/rx_reg3_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_50M rise@0.000ns - clk_50_clk_50M rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.202%)  route 0.152ns (51.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       0.622     0.622    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          0.549     0.549    rs/uart_rx_inst/clk_50
    SLICE_X61Y124        FDPE                                         r  rs/uart_rx_inst/rx_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDPE (Prop_fdpe_C_Q)         0.141     0.690 r  rs/uart_rx_inst/rx_reg2_reg/Q
                         net (fo=2, routed)           0.152     0.841    rs/uart_rx_inst/rx_reg2
    SLICE_X61Y125        FDPE                                         r  rs/uart_rx_inst/rx_reg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       0.896     0.896    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          0.817     0.817    rs/uart_rx_inst/clk_50
    SLICE_X61Y125        FDPE                                         r  rs/uart_rx_inst/rx_reg3_reg/C
                         clock pessimism             -0.234     0.583    
    SLICE_X61Y125        FDPE (Hold_fdpe_C_D)         0.071     0.654    rs/uart_rx_inst/rx_reg3_reg
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rs/uart_tx_inst/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs/uart_tx_inst/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_50M rise@0.000ns - clk_50_clk_50M rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (66.019%)  route 0.108ns (33.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       0.622     0.622    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          0.555     0.555    rs/uart_tx_inst/clk_50
    SLICE_X58Y131        FDCE                                         r  rs/uart_tx_inst/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.164     0.719 r  rs/uart_tx_inst/bit_cnt_reg[1]/Q
                         net (fo=7, routed)           0.108     0.826    rs/uart_tx_inst/bit_cnt_reg[1]_0
    SLICE_X59Y131        LUT6 (Prop_lut6_I1_O)        0.045     0.871 r  rs/uart_tx_inst/tx_i_1/O
                         net (fo=1, routed)           0.000     0.871    rs/uart_tx_inst/tx
    SLICE_X59Y131        FDPE                                         r  rs/uart_tx_inst/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       0.896     0.896    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          0.823     0.823    rs/uart_tx_inst/clk_50
    SLICE_X59Y131        FDPE                                         r  rs/uart_tx_inst/tx_reg/C
                         clock pessimism             -0.256     0.568    
    SLICE_X59Y131        FDPE (Hold_fdpe_C_D)         0.091     0.659    rs/uart_tx_inst/tx_reg
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rs/uart_rx_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs/uart_rx_inst/RX_DATA_reg[0]_rep__4/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_50M rise@0.000ns - clk_50_clk_50M rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.586%)  route 0.198ns (58.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       0.622     0.622    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          0.557     0.557    rs/uart_rx_inst/clk_50
    SLICE_X57Y135        FDCE                                         r  rs/uart_rx_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y135        FDCE (Prop_fdce_C_Q)         0.141     0.698 r  rs/uart_rx_inst/rx_data_reg[0]/Q
                         net (fo=8, routed)           0.198     0.896    rs/uart_rx_inst/rx_data[0]
    SLICE_X58Y134        FDCE                                         r  rs/uart_rx_inst/RX_DATA_reg[0]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       0.896     0.896    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          0.826     0.826    rs/uart_rx_inst/clk_50
    SLICE_X58Y134        FDCE                                         r  rs/uart_rx_inst/RX_DATA_reg[0]_rep__4/C
                         clock pessimism             -0.234     0.593    
    SLICE_X58Y134        FDCE (Hold_fdce_C_D)         0.076     0.669    rs/uart_rx_inst/RX_DATA_reg[0]_rep__4
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 rs/uart_rx_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs/uart_rx_inst/RX_DATA_reg[0]_rep__3/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_50M rise@0.000ns - clk_50_clk_50M rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.342%)  route 0.200ns (58.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       0.622     0.622    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          0.557     0.557    rs/uart_rx_inst/clk_50
    SLICE_X57Y135        FDCE                                         r  rs/uart_rx_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y135        FDCE (Prop_fdce_C_Q)         0.141     0.698 r  rs/uart_rx_inst/rx_data_reg[0]/Q
                         net (fo=8, routed)           0.200     0.898    rs/uart_rx_inst/rx_data[0]
    SLICE_X58Y134        FDCE                                         r  rs/uart_rx_inst/RX_DATA_reg[0]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       0.896     0.896    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          0.826     0.826    rs/uart_rx_inst/clk_50
    SLICE_X58Y134        FDCE                                         r  rs/uart_rx_inst/RX_DATA_reg[0]_rep__3/C
                         clock pessimism             -0.234     0.593    
    SLICE_X58Y134        FDCE (Hold_fdce_C_D)         0.075     0.668    rs/uart_rx_inst/RX_DATA_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rs/uart_rx_inst/rx_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs/uart_rx_inst/rx_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_50M rise@0.000ns - clk_50_clk_50M rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       0.622     0.622    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          0.549     0.549    rs/uart_rx_inst/clk_50
    SLICE_X61Y124        FDPE                                         r  rs/uart_rx_inst/rx_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDPE (Prop_fdpe_C_Q)         0.141     0.690 r  rs/uart_rx_inst/rx_reg1_reg/Q
                         net (fo=1, routed)           0.170     0.860    rs/uart_rx_inst/rx_reg1
    SLICE_X61Y124        FDPE                                         r  rs/uart_rx_inst/rx_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       0.896     0.896    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          0.817     0.817    rs/uart_rx_inst/clk_50
    SLICE_X61Y124        FDPE                                         r  rs/uart_rx_inst/rx_reg2_reg/C
                         clock pessimism             -0.268     0.549    
    SLICE_X61Y124        FDPE (Hold_fdpe_C_D)         0.066     0.615    rs/uart_rx_inst/rx_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rs/uart_rx_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs/uart_rx_inst/RX_DATA_reg[0]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_50M rise@0.000ns - clk_50_clk_50M rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.081%)  route 0.186ns (56.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       0.622     0.622    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          0.557     0.557    rs/uart_rx_inst/clk_50
    SLICE_X57Y135        FDCE                                         r  rs/uart_rx_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y135        FDCE (Prop_fdce_C_Q)         0.141     0.698 r  rs/uart_rx_inst/rx_data_reg[0]/Q
                         net (fo=8, routed)           0.186     0.884    rs/uart_rx_inst/rx_data[0]
    SLICE_X57Y138        FDCE                                         r  rs/uart_rx_inst/RX_DATA_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       0.896     0.896    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          0.829     0.829    rs/uart_rx_inst/clk_50
    SLICE_X57Y138        FDCE                                         r  rs/uart_rx_inst/RX_DATA_reg[0]_rep__0/C
                         clock pessimism             -0.254     0.575    
    SLICE_X57Y138        FDCE (Hold_fdce_C_D)         0.047     0.622    rs/uart_rx_inst/RX_DATA_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rs/uart_tx_inst/work_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs/uart_tx_inst/work_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_50M rise@0.000ns - clk_50_clk_50M rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       0.622     0.622    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          0.555     0.555    rs/uart_tx_inst/clk_50
    SLICE_X49Y131        FDCE                                         r  rs/uart_tx_inst/work_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDCE (Prop_fdce_C_Q)         0.141     0.696 r  rs/uart_tx_inst/work_en_reg/Q
                         net (fo=3, routed)           0.168     0.864    rs/uart_tx_inst/work_en
    SLICE_X49Y131        LUT3 (Prop_lut3_I2_O)        0.045     0.909 r  rs/uart_tx_inst/work_en_i_1__0/O
                         net (fo=1, routed)           0.000     0.909    rs/uart_tx_inst/work_en_i_1__0_n_1
    SLICE_X49Y131        FDCE                                         r  rs/uart_tx_inst/work_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       0.896     0.896    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          0.823     0.823    rs/uart_tx_inst/clk_50
    SLICE_X49Y131        FDCE                                         r  rs/uart_tx_inst/work_en_reg/C
                         clock pessimism             -0.269     0.555    
    SLICE_X49Y131        FDCE (Hold_fdce_C_D)         0.091     0.646    rs/uart_tx_inst/work_en_reg
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rs/uart_rx_inst/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs/uart_rx_inst/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_50M rise@0.000ns - clk_50_clk_50M rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       0.622     0.622    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          0.549     0.549    rs/uart_rx_inst/clk_50
    SLICE_X59Y125        FDCE                                         r  rs/uart_rx_inst/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y125        FDCE (Prop_fdce_C_Q)         0.141     0.690 f  rs/uart_rx_inst/bit_cnt_reg[0]/Q
                         net (fo=6, routed)           0.168     0.858    rs/uart_rx_inst/bit_cnt_reg[0]
    SLICE_X59Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.903 r  rs/uart_rx_inst/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.903    rs/uart_rx_inst/p_0_in[0]
    SLICE_X59Y125        FDCE                                         r  rs/uart_rx_inst/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       0.896     0.896    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          0.817     0.817    rs/uart_rx_inst/clk_50
    SLICE_X59Y125        FDCE                                         r  rs/uart_rx_inst/bit_cnt_reg[0]/C
                         clock pessimism             -0.268     0.549    
    SLICE_X59Y125        FDCE (Hold_fdce_C_D)         0.091     0.640    rs/uart_rx_inst/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rs/uart_tx_inst/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs/uart_tx_inst/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_50M rise@0.000ns - clk_50_clk_50M rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.207ns (52.329%)  route 0.189ns (47.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       0.622     0.622    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          0.555     0.555    rs/uart_tx_inst/clk_50
    SLICE_X58Y131        FDCE                                         r  rs/uart_tx_inst/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.164     0.719 r  rs/uart_tx_inst/bit_cnt_reg[1]/Q
                         net (fo=7, routed)           0.189     0.907    rs/uart_tx_inst/bit_cnt_reg[1]_0
    SLICE_X58Y131        LUT5 (Prop_lut5_I1_O)        0.043     0.950 r  rs/uart_tx_inst/bit_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.950    rs/uart_tx_inst/p_0_in__0[3]
    SLICE_X58Y131        FDCE                                         r  rs/uart_tx_inst/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_50M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=10344, routed)       0.896     0.896    clk_50m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_50m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_50m/inst/clk_50_clk_50M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_50m/inst/clkout1_buf/O
                         net (fo=77, routed)          0.823     0.823    rs/uart_tx_inst/clk_50
    SLICE_X58Y131        FDCE                                         r  rs/uart_tx_inst/bit_cnt_reg[3]/C
                         clock pessimism             -0.269     0.555    
    SLICE_X58Y131        FDCE (Hold_fdce_C_D)         0.131     0.686    rs/uart_tx_inst/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50m/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clk_50m/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_50m/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X57Y138    rs/uart_rx_inst/RX_DATA_reg[0]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X57Y138    rs/uart_rx_inst/RX_DATA_reg[0]_rep__0/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X57Y138    rs/uart_rx_inst/RX_DATA_reg[0]_rep__1/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X57Y138    rs/uart_rx_inst/RX_DATA_reg[0]_rep__2/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X58Y134    rs/uart_rx_inst/RX_DATA_reg[0]_rep__3/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X58Y134    rs/uart_rx_inst/RX_DATA_reg[0]_rep__4/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X58Y134    rs/uart_rx_inst/RX_DATA_reg[0]_rep__5/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X57Y138    rs/uart_rx_inst/RX_DATA_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clk_50m/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y131    rs/uart_rx_inst/po_flag_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y130    rs/uart_tx_inst/baud_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y132    rs/uart_tx_inst/baud_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y132    rs/uart_tx_inst/baud_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y133    rs/uart_tx_inst/baud_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y130    rs/uart_tx_inst/baud_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y130    rs/uart_tx_inst/baud_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y130    rs/uart_tx_inst/baud_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y131    rs/uart_tx_inst/baud_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y131    rs/uart_tx_inst/baud_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X57Y138    rs/uart_rx_inst/RX_DATA_reg[0]_rep/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X57Y138    rs/uart_rx_inst/RX_DATA_reg[0]_rep__0/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X57Y138    rs/uart_rx_inst/RX_DATA_reg[0]_rep__1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X57Y138    rs/uart_rx_inst/RX_DATA_reg[0]_rep__2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y134    rs/uart_rx_inst/RX_DATA_reg[0]_rep__3/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y134    rs/uart_rx_inst/RX_DATA_reg[0]_rep__4/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y134    rs/uart_rx_inst/RX_DATA_reg[0]_rep__5/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X57Y138    rs/uart_rx_inst/RX_DATA_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X57Y135    rs/uart_rx_inst/rx_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X57Y138    rs/uart_rx_inst/RX_DATA_reg[1]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50M
  To Clock:  clkfbout_clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50m/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_50m/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_50m/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_50m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_50m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_50m/inst/mmcm_adv_inst/CLKFBOUT



