(pcb P:\N8PC\N8PC.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "9.0.2")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer In1.Cu
      (type power)
      (property
        (index 1)
      )
    )
    (layer In2.Cu
      (type power)
      (property
        (index 2)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 3)
      )
    )
    (boundary
      (path pcb 0  313080 -299872  69080.4 -299872  69080.4 -55872.4  313080 -55872.4
            313080 -299872)
    )
    (plane +5V (polygon In1.Cu 0  69342 -56134  69342 -299466  312420 -299720  312674 -56134
            69342 -56134))
    (plane GND (polygon In2.Cu 0  69342 -56134  69342 -299466  312420 -299720  312674 -55880
            69342 -56134))
    (keepout "" (polygon F.Cu 0  69088 -55880  69342 -55880  69342 -299974  69088 -299974
            69088 -55880))
    (keepout "" (polygon B.Cu 0  69088 -55880  69342 -55880  69342 -299974  69088 -299974
            69088 -55880))
    (keepout "" (polygon In1.Cu 0  69088 -55880  69342 -55880  69342 -299974  69088 -299974
            69088 -55880))
    (keepout "" (polygon In2.Cu 0  69088 -55880  69342 -55880  69342 -299974  69088 -299974
            69088 -55880))
    (keepout "" (polygon F.Cu 0  69088 -55880  69088 -56134  312928 -56388  312928 -55880
            69088 -55880))
    (keepout "" (polygon B.Cu 0  69088 -55880  69088 -56134  312928 -56388  312928 -55880
            69088 -55880))
    (keepout "" (polygon In1.Cu 0  69088 -55880  69088 -56134  312928 -56388  312928 -55880
            69088 -55880))
    (keepout "" (polygon In2.Cu 0  69088 -55880  69088 -56134  312928 -56388  312928 -55880
            69088 -55880))
    (keepout "" (polygon F.Cu 0  313182 -55880  312674 -55880  312420 -299720  313182 -299720
            313182 -55880))
    (keepout "" (polygon B.Cu 0  313182 -55880  312674 -55880  312420 -299720  313182 -299720
            313182 -55880))
    (keepout "" (polygon In1.Cu 0  313182 -55880  312674 -55880  312420 -299720  313182 -299720
            313182 -55880))
    (keepout "" (polygon In2.Cu 0  313182 -55880  312674 -55880  312420 -299720  313182 -299720
            313182 -55880))
    (keepout "" (polygon F.Cu 0  313182 -299974  313182 -299466  69088 -299466  69088 -299974
            313182 -299974))
    (keepout "" (polygon B.Cu 0  313182 -299974  313182 -299466  69088 -299466  69088 -299974
            313182 -299974))
    (keepout "" (polygon In1.Cu 0  313182 -299974  313182 -299466  69088 -299466  69088 -299974
            313182 -299974))
    (keepout "" (polygon In2.Cu 0  313182 -299974  313182 -299466  69088 -299466  69088 -299974
            313182 -299974))
    (via "Via[0-3]_800:400_um")
    (rule
      (width 250)
      (clearance 200)
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Custom:STD_DDW_TACTSW
      (place SW1 77704.000000 -279738.000000 front 0.000000 (PN POWER))
    )
    (component Custom:STD_DDW_TACTSW::1
      (place SW2 77724.000000 -266446.000000 front 180.000000 (PN RESET))
    )
    (component Custom:STD_DDW_PINHEAD_V_1x02
      (place P12 141010.600000 -292081.600000 front 0.000000 (PN POWER_SW))
      (place J18 216684.000000 -73946.000000 front 0.000000 (PN "TTL CONSOLE PWR"))
      (place J20 221510.000000 -73946.000000 front 0.000000 (PN "TTL CONSOLE PWR"))
    )
    (component Custom:STD_DDW_PINHEAD_V_1x02::1
      (place JP3 248190.000000 -75670.000000 front 90.000000 (PN CTS1))
      (place JP2 239522.000000 -75438.000000 front 90.000000 (PN CTS0))
    )
    (component Custom:STD_DDW_RESISTOR
      (place R6 86868.000000 -85852.000000 front 90.000000 (PN 1000))
      (place R7 143486.000000 -208060.000000 front 90.000000 (PN 470))
      (place R3 99010.600000 -278545.000000 front 90.000000 (PN 10k))
      (place R2 75812.200000 -293731.000000 front 90.000000 (PN 470))
      (place R13 127254.000000 -106172.000000 front 90.000000 (PN 4.7K))
      (place R42 219710.000000 -237998.000000 front 90.000000 (PN 2200))
      (place R9 147564.000000 -208060.000000 front 90.000000 (PN 470))
      (place R14 106656.000000 -106206.000000 front 90.000000 (PN 4.7K))
      (place R26 87606.000000 -131479.000000 front 90.000000 (PN 4.7K))
      (place R10 151614.000000 -208060.000000 front 90.000000 (PN 470))
    )
    (component Custom:STD_DDW_RESISTOR::1
      (place R4 257268.000000 -75668.000000 front 0.000000 (PN 4.7K))
      (place R5 121632.000000 -263882.000000 front 0.000000 (PN 470))
      (place R8 217136.000000 -201398.000000 front 0.000000 (PN 4700))
      (place R36 237744.000000 -276606.000000 front 0.000000 (PN 470))
      (place R19 217136.000000 -141454.000000 front 0.000000 (PN 1000))
      (place R46 160240.000000 -247880.000000 front 0.000000 (PN 4700))
      (place R22 217136.000000 -154662.000000 front 0.000000 (PN 10K))
      (place R11 134078.000000 -246356.000000 front 0.000000 (PN 100))
      (place R16 217390.000000 -132310.000000 front 0.000000 (PN 10K))
      (place R12 216882.000000 -207748.000000 front 0.000000 (PN 4700))
      (place R21 217136.000000 -150090.000000 front 0.000000 (PN 1000))
      (place R23 217136.000000 -145772.000000 front 0.000000 (PN 10K))
      (place R17 217390.000000 -136882.000000 front 0.000000 (PN 1000))
      (place R47 160528.000000 -278384.000000 front 0.000000 (PN 4700))
      (place R24 217390.000000 -127484.000000 front 0.000000 (PN 10K))
    )
    (component Custom:STD_DDW_RESISTOR::2
      (place R1 106424.600000 -278172.200000 front -90.000000 (PN 10k))
    )
    (component Custom:STD_DDW_PINHEAD_V_2x05
      (place P18 237014.000000 -63766.000000 front 0.000000 (PN SERIAL))
      (place P15 200692.000000 -122186.000000 front 0.000000 (PN AUDIO))
      (place P13 227870.000000 -63766.000000 front 0.000000 (PN SERIAL))
      (place P51 190532.000000 -102628.000000 front 0.000000 (PN JOYSTICK0))
      (place P52 190532.000000 -83832.000000 front 0.000000 (PN JOYSTICK1))
    )
    (component Custom:STD_DDW_PinHeader_2x03
      (place P1 132080.000000 -181610.000000 front 0.000000 (PN IO_ADDR))
    )
    (component Custom:STD_DDW_DIP14
      (place U8 219766.800000 -186776.000000 front 0.000000 (PN 74LS08))
      (place U39 273304.000000 -241300.000000 front 0.000000 (PN 74LS04))
      (place U34 229114.000000 -126070.000000 front 0.000000 (PN 74LS393))
      (place U49 269754.000000 -158328.000000 front 0.000000 (PN 74LS07N))
      (place P14 77470.000000 -177038.000000 front 0.000000 (PN "14.31818 MHz CLK"))
      (place U7 234143.200000 -186776.000000 front 0.000000 (PN 74LS32))
      (place U26 270770.000000 -100162.000000 front 0.000000 (PN 74LS06))
      (place U2 248519.600000 -186776.000000 front 0.000000 (PN 74LS14))
      (place U6 78492.000000 -204048.000000 front 0.000000 (PN 74LS32))
      (place U5 229368.000000 -147660.000000 front 0.000000 (PN 74LS02))
      (place U24 258070.000000 -100416.000000 front 0.000000 (PN CLK))
      (place U14 262896.000000 -186776.000000 front 0.000000 (PN 74LS125))
      (place U33 191014.000000 -186776.000000 front 0.000000 (PN 74LS10))
      (place P41 148596.000000 -259674.000000 front 0.000000 (PN OSC_FDC))
      (place P37 205390.400000 -186776.000000 front 0.000000 (PN "CPU OSC"))
      (place U18 277882.000000 -186776.000000 front 0.000000 (PN 74LS32))
      (place U63 273310.000000 -263992.000000 front 0.000000 (PN 74LS14))
    )
    (component Custom:STD_DDW_DIP40
      (place U48 247370.000000 -142418.000000 front 0.000000 (PN "AY-3-8910"))
      (place U38 299720.000000 -260096.000000 front 0.000000 (PN 8255))
      (place U25 287756.000000 -88824.000000 front 0.000000 (PN 82c42))
      (place U23 299694.000000 -170866.000000 front 0.000000 (PN "TMS9918 EMU"))
    )
    (component Custom:STD_DDW_PINHEAD_V_2x04
      (place P17 167164.000000 -192280.000000 front 0.000000 (PN RTC_IO_ADDR))
    )
    (component Custom:STD_DDW_DIP14::1
      (place U19 125656.800000 -291718.400000 front 90.000000 (PN 74HCT14))
      (place U12 128610.000000 -277616.000000 front 90.000000 (PN 74LS74))
      (place P19 202270.000000 -253232.000000 front 90.000000 (PN "ASCI OSC"))
    )
    (component Custom:STD_DDW_DIODE
      (place D2 89121.800000 -292867.400000 front -90.000000 (PN 1N4148))
      (place D1 95319.400000 -292867.400000 front -90.000000 (PN 1N4148))
      (place D5 307086.000000 -209042.000000 front -90.000000 (PN 1N5817))
    )
    (component Custom:STD_DDW_CAP
      (place C29 125753.400000 -160966.600000 front 0.000000 (PN "0.1 uF"))
      (place C46 105428.600000 -162006.600000 front 0.000000 (PN "0.1 uF"))
      (place C44 241975.600000 -174220.000000 front 0.000000 (PN "0.1 uF"))
      (place C39 227364.000000 -162028.000000 front 0.000000 (PN "0.1 uF"))
      (place C36 126786.000000 -197080.000000 front 0.000000 (PN "0.1 uF"))
      (place C25 218982.000000 -250166.000000 front 0.000000 (PN "0.1 uF"))
      (place C48 85362.600000 -162565.400000 front 0.000000 (PN "0.1 uF"))
      (place C50 256640.800000 -174220.000000 front 0.000000 (PN "0.1 uF"))
      (place C24 270764.000000 -115062.000000 front 0.000000 (PN "0.1 uF"))
      (place C23 271480.000000 -147296.000000 front 0.000000 (PN "0.1 uF"))
      (place C38 184658.000000 -174244.000000 front 0.000000 (PN "0.1 uF"))
      (place C15 92964.000000 -266954.000000 front 0.000000 (PN "0.1 uF"))
      (place C7 213106.000000 -174244.000000 front 0.000000 (PN "0.1 uF"))
      (place C20 227310.400000 -174220.000000 front 0.000000 (PN "0.1 uF"))
      (place C16 176564.000000 -248388.000000 front 0.000000 (PN "0.1 uF"))
      (place C8 271306.000000 -174220.000000 front 0.000000 (PN "0.1 uF"))
      (place C5 208314.000000 -154154.000000 front 0.000000 (PN "0.1 uF"))
      (place C21 168319.000000 -161905.000000 front 0.000000 (PN "0.1 uF"))
      (place C37 197980.000000 -174220.000000 front 0.000000 (PN "0.1 uF"))
      (place C6 87410.000000 -191746.000000 front 0.000000 (PN "0.1 uF"))
      (place C10 179358.000000 -202922.000000 front 0.000000 (PN "0.1 uF"))
      (place C18 256320.000000 -87098.000000 front 0.000000 (PN "0.1 uF"))
      (place C26 282228.000000 -174220.000000 front 0.000000 (PN "0.1 uF"))
      (place C30 235492.000000 -115038.000000 front 0.000000 (PN "0.1 uF"))
      (place C40 246380.000000 -202438.000000 front 0.000000 (PN "0.1 uF"))
      (place C43 144544.600000 -161092.200000 front 0.000000 (PN "0.1 uF"))
      (place C45 193802.000000 -202946.000000 front 0.000000 (PN "0.1 uF"))
      (place C47 103632.000000 -199644.000000 front 0.000000 (PN "0.1 uF"))
      (place C49 92744.000000 -229592.000000 front 0.000000 (PN "0.1 uF"))
      (place C53 275290.000000 -227052.000000 front 0.000000 (PN "0.1 uF"))
      (place C32 186669.400000 -161926.400000 front 0.000000 (PN "0.1 uF"))
      (place C60 277163.200000 -132685.000000 front 0.000000 (PN 15pf))
      (place C59 277320.400000 -129003.400000 front 0.000000 (PN 15pf))
      (place C57 253018.000000 -115038.000000 front 0.000000 (PN "0.01 uF"))
      (place C56 87156.000000 -169140.000000 front 0.000000 (PN "0.1 uF"))
    )
    (component Custom:STD_DDW_CAP::1
      (place C52 150368.000000 -194818.000000 front -90.000000 (PN "0.1 uF"))
      (place C19 264922.000000 -204724.000000 front -90.000000 (PN "0.1 uF"))
      (place C31 284480.000000 -265176.000000 front -90.000000 (PN "0.1 uF"))
      (place C11 135128.000000 -194818.000000 front -90.000000 (PN "0.1 uF"))
      (place C22 282448.000000 -204724.000000 front -90.000000 (PN "0.1 uF"))
      (place C33 299974.000000 -66802.000000 front -90.000000 (PN "0.1 uF"))
      (place C41 247674.000000 -254288.000000 front -90.000000 (PN "0.1 uF"))
    )
    (component Custom:STD_DDW_CAP::2
      (place C54 272542.000000 -87122.000000 front 180.000000 (PN "0.1 uF"))
      (place C13 193086.000000 -131596.000000 front 180.000000 (PN "0.1 uF"))
    )
    (component Custom:STD_DDW_PCAP
      (place C62 211197.000000 -85351.000000 front 0.000000 (PN "1.0 uF"))
      (place C58 225675.000000 -84843.000000 front 0.000000 (PN "1.0 uF"))
      (place C61 219071.000000 -85097.000000 front 0.000000 (PN "1.0 uF"))
      (place C35 110359.000000 -287433.400000 front 0.000000 (PN 10uF))
      (place C2 84876.000000 -118274.800000 front 0.000000 (PN "22 uF"))
      (place C3 126663.000000 -118274.800000 front 0.000000 (PN "22 uF"))
      (place C28 114169.000000 -278391.000000 front 0.000000 (PN 1uF))
      (place C63 211197.000000 -95257.000000 front 0.000000 (PN "1.0 uF"))
      (place C4 105682.600000 -118274.800000 front 0.000000 (PN "22 uF"))
      (place C1 146456.400000 -118274.800000 front 0.000000 (PN "22 uF"))
      (place C64 211451.000000 -104401.000000 front 0.000000 (PN "1.0 uF"))
      (place C109 208657.000000 -136405.000000 front 0.000000 (PN "10 uF"))
      (place C72 247904.000000 -84836.000000 front 0.000000 (PN "1.0 uF"))
      (place C17 166569.200000 -118548.800000 front 0.000000 (PN "22 uF"))
      (place C55 240407.000000 -84843.000000 front 0.000000 (PN "1.0 uF"))
      (place C67 232787.000000 -84843.000000 front 0.000000 (PN "1.0 uF"))
      (place C101 208657.000000 -127261.000000 front 0.000000 (PN "270 pF"))
      (place C73 232664.000000 -103886.000000 front 0.000000 (PN "1.0 uF"))
      (place C102 208911.000000 -118117.000000 front 0.000000 (PN "270 pF"))
      (place C110 208657.000000 -145549.000000 front 0.000000 (PN "10 uF"))
      (place C71 232787.000000 -94749.000000 front 0.000000 (PN "1.0 uF"))
    )
    (component Custom:STD_DDW_CAP::3
      (place C27 284480.000000 -254000.000000 front 90.000000 (PN "0.1 uF"))
      (place C12 140692.000000 -265142.000000 front 90.000000 (PN "0.1 uF"))
      (place C51 247372.000000 -241266.000000 front 90.000000 (PN "0.1 uF"))
      (place C34 287758.000000 -176242.000000 front 90.000000 (PN 4.7pF))
    )
    (component Custom:DDW_STD_RTCCRYSTAL
      (place X1 277963.400000 -124287.600000 front 90.000000 (PN RTC_OSC))
    )
    (component MountingHole:MountingHole_3.2mm_M3_Pad_TopBottom
      (place P6 149040.400000 -66372.400000 front 0.000000 (PN CONN_1))
      (place P5 83000.400000 -293702.400000 front 0.000000 (PN CONN_1))
      (place P3 103320.400000 -293702.400000 front 0.000000 (PN CONN_1))
      (place P2 103320.400000 -66372.400000 front 0.000000 (PN CONN_1))
      (place P7 83000.400000 -66372.400000 front 0.000000 (PN CONN_1))
      (place P21 306520.400000 -89232.400000 front 0.000000 (PN CONN_1))
      (place P23 103320.400000 -221312.400000 front 0.000000 (PN CONN_1))
      (place P10 306520.400000 -293702.400000 front 0.000000 (PN CONN_1))
      (place P9 306520.400000 -221312.400000 front 0.000000 (PN CONN_1))
      (place P4 149040.400000 -293702.400000 front 0.000000 (PN CONN_1))
      (place P22 83000.400000 -221312.400000 front 0.000000 (PN CONN_1))
      (place P8 149040.400000 -221312.400000 front 0.000000 (PN CONN_1))
    )
    (component Custom:ATXConnector
      (place P11 184056.800000 -293103.600000 front 180.000000 (PN CONN_10X2))
    )
    (component Custom:STD_DDW_DIP20
      (place U4 115830.000000 -180406.000000 front 0.000000 (PN 74LS244))
      (place U3 114560.000000 -211140.000000 front 0.000000 (PN 74LS244))
      (place U55 256038.000000 -214188.000000 front 0.000000 (PN 74LS273))
      (place U31 129292.000000 -215458.000000 front 0.000000 (PN 74LS244))
      (place U16 93478.000000 -248478.000000 front 0.000000 (PN 74LS244))
      (place U57 142754.000000 -185486.000000 front 0.000000 (PN 74LS682N))
      (place U15 98558.000000 -180660.000000 front 0.000000 (PN 74LS245))
      (place U1 92716.000000 -211140.000000 front 0.000000 (PN 74LS244))
      (place U21 157740.000000 -185486.000000 front 0.000000 (PN 74LS682N))
    )
    (component Custom:STD_DDW_DIP16
      (place U35 243084.000000 -101950.000000 front 0.000000 (PN MAX232))
      (place U68 176790.000000 -187802.000000 front 0.000000 (PN 74LS138))
      (place U32 256038.000000 -242666.000000 front 0.000000 (PN 74LS139))
      (place U10 221494.000000 -101950.000000 front 0.000000 (PN MAX232))
      (place U66 198888.000000 -143860.000000 front 0.000000 (PN 74LS157))
      (place U70 273310.000000 -211678.000000 front 0.000000 (PN 74LS174))
    )
    (component Custom:PS2_DIN
      (place J16 250487.200000 -63685.400000 front 0.000000 (PN KEYBOARD))
      (place J15 268930.100000 -63637.200000 front 0.000000 (PN MOUSE))
    )
    (component Custom:STD_DDW_DIP18
      (place U47 266645.000000 -130326.600000 front 0.000000 (PN M6242))
    )
    (component Custom:BUSPC_HOST
      (place J14 176497.800000 -117734.400000 front 90.000000 (PN Bus_ISA_8bit))
      (place J10 156177.800000 -117734.400000 front 90.000000 (PN Bus_ISA_8bit))
      (place J8 135857.800000 -117734.400000 front 90.000000 (PN Bus_ISA_8bit))
      (place J4 95217.800000 -117734.400000 front 90.000000 (PN Bus_ISA_8bit))
      (place J6 115537.800000 -117734.400000 front 90.000000 (PN Bus_ISA_8bit))
      (place J3 74897.800000 -117734.400000 front 90.000000 (PN Bus_ISA_8bit))
    )
    (component Custom:STD_DDW_PINHEAD_V_2x06
      (place J2 104610.800000 -148468.400000 front 0.000000 (PN "IRQ Selection"))
      (place J9 165303.000000 -148443.000000 front 0.000000 (PN "IRQ Selection"))
      (place J7 145255.800000 -148468.400000 front 0.000000 (PN "IRQ Selection"))
      (place J1 83914.800000 -148468.400000 front 0.000000 (PN "IRQ Selection"))
      (place J5 124935.800000 -148341.400000 front 0.000000 (PN "IRQ Selection"))
      (place J13 186061.600000 -148717.000000 front 0.000000 (PN "IRQ Selection"))
    )
    (component Custom:STD_DDW_DIODE::1
      (place D3 283540.000000 -142668.000000 front 90.000000 (PN D))
      (place D4 278460.000000 -142668.000000 front 90.000000 (PN D))
    )
    (component Custom:STD_DDW_LED5
      (place D11 114650.000000 -251155.000000 front 0.000000 (PN IDE))
      (place D6 133786.000000 -251154.000000 front 0.000000 (PN RUN/HALT))
      (place D9 122356.000000 -240232.000000 front 0.000000 (PN LED3))
      (place D12 122150.000000 -251155.000000 front 0.000000 (PN STATUS))
      (place D10 107150.000000 -251155.000000 front 0.000000 (PN LED0))
      (place D7 107116.000000 -240232.000000 front 0.000000 (PN LED1))
      (place D8 114736.000000 -240232.000000 front 0.000000 (PN LED2))
    )
    (component Custom:STD_DDW_PINHEAD_V_1x03
      (place K17 206248.000000 -202946.000000 front -90.000000 (PN CPU_CLK))
    )
    (component Custom:STD_DDW_DIP16::1
      (place U58 235070.000000 -252758.000000 front 90.000000 (PN 74LS138))
      (place U67 204566.000000 -163570.000000 front 90.000000 (PN 74LS157))
    )
    (component Custom:STD_DDW_Potentiometer
      (place RV1 200914.000000 -89662.000000 front 0.000000 (PN 4700))
      (place RV2 200700.000000 -104140.000000 front 0.000000 (PN 4700))
    )
    (component Custom:STD_DDW_PinHeader_2x02
      (place J21 194564.000000 -263906.000000 front 0.000000 (PN "KEYBOARD IRQ"))
      (place P43 217932.000000 -118364.000000 front 0.000000 (PN CHAN_MIX))
      (place J23 184658.000000 -264160.000000 front 0.000000 (PN "VIDEO IRQ"))
      (place J22 185166.000000 -252730.000000 front 0.000000 (PN "BUS IRQ"))
    )
    (component "Battery:BatteryHolder_MYOUNG_BS-07-A1BJ001_CR2032"
      (place BT1 287528.000000 -127762.000000 front 0.000000 (PN Battery_Cell))
    )
    (component Custom:STD_DDW_PINHEAD_V_1x03::1
      (place K3 133060.000000 -236974.000000 front 0.000000 (PN CONN_3))
      (place K16 147010.000000 -236974.000000 front 0.000000 (PN CONN_3))
      (place K4 137710.000000 -236974.000000 front 0.000000 (PN CONN_3))
      (place K5 142360.000000 -236974.000000 front 0.000000 (PN CONN_3))
      (place K2 263674.000000 -259834.000000 front 0.000000 (PN IDE_PWR))
      (place K18 151660.000000 -236974.000000 front 0.000000 (PN CONN_3))
    )
    (component Custom:STD_DDW_Jack_3.5mm
      (place U51 197176.000000 -68858.000000 front 0.000000 (PN STEREO_JACK))
    )
    (component Custom:STD_DDW_PINHEAD_V_1x06
      (place J19 215414.000000 -59668.000000 front 90.000000 (PN "TTL SERIAL CONSOLE"))
      (place J17 215414.000000 -65510.000000 front 90.000000 (PN "TTL SERIAL CONSOLE"))
    )
    (component "Custom:STD_DDW_PLCC-68"
      (place U52 198120.000000 -214630.000000 front 0.000000 (PN Z8S180))
    )
    (component "Custom:STD_DDW_PLCC-44"
      (place U61 169164.000000 -256286.000000 front 0.000000 (PN WD37C65BJM))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN5 106426.000000 -235966.000000 front 0.000000 (PN 4700))
    )
    (component Custom:STD_DDW_DIP32
      (place U13 165390.000000 -222072.000000 front 0.000000 (PN 27C080))
      (place U53 232446.000000 -224104.000000 front 0.000000 (PN SRAM_512KO))
    )
    (component Custom:STD_DDW_PinHeader_2x10
      (place J11 299212.000000 -226314.000000 front 180.000000 (PN "F18A TANG NANO Connector"))
    )
    (component Custom:STD_DDW_PINHEAD_V_2x20
      (place P29 282702.000000 -281432.000000 front -90.000000 (PN PPIDE))
    )
    (component Custom:STD_DDW_TO92
      (place U29 90106.000000 -279886.000000 front 0.000000 (PN DS1233))
    )
    (component "NetTie:NetTie-2_THT_Pad0.3mm"
      (place NT1 276768.000000 -80010.000000 front 0.000000 (PN NetTie_2))
    )
    (component Custom:STD_DDW_PinHeader_2x17
      (place P27 184150.000000 -277876.000000 front 90.000000 (PN FLOPPY))
    )
    (component Custom:STD_DDW_PINHEAD_V_1x02::2
      (place JP10 259080.000000 -156464.000000 front 180.000000 (PN JUMPER))
    )
    (component Custom:STD_DDW_SIP10
      (place RR5 304926.000000 -69176.000000 front 90.000000 (PN 4700))
    )
    (component Custom:STD_DDW_SIP10::1
      (place RR1 153836.000000 -165480.000000 front 0.000000 (PN 4700))
      (place RR8 181014.000000 -165480.000000 front 0.000000 (PN 4700))
    )
    (component Custom:STD_DDW_SIP9
      (place RP1 233680.000000 -263906.000000 front 0.000000 (PN 150))
    )
    (component Custom:STD_DDW_PINHEAD_V_2x13
      (place P31 249674.000000 -270478.000000 front 90.000000 (PN "PARALLEL EXP"))
    )
    (component Custom:STD_DDW_PinHeader_2x11
      (place J12 74422.000000 -227838.000000 front 0.000000 (PN FRONT_PANEL))
    )
  )
  (library
    (image Custom:STD_DDW_TACTSW
      (outline (path signal 120  -3152 -1102  -3152 1098))
      (outline (path signal 120  -2682 -3072  2518 -3072))
      (outline (path signal 120  -2082 3168  2318 3168))
      (outline (path signal 120  3088 1098  3088 -1102))
      (outline (path signal 120  1382.21 48  1362.93 -184.772  1305.59 -411.195  1211.76 -625.091
            1084.01 -820.628  925.821 -992.471  741.502 -1135.93  536.083 -1247.1
            315.169 -1322.94  84.785 -1361.38  -148.785 -1361.38  -379.169 -1322.94
            -600.083 -1247.1  -805.502 -1135.93  -989.821 -992.471  -1148.01 -820.628
            -1275.76 -625.091  -1369.59 -411.195  -1426.93 -184.772  -1446.21 48
            -1426.93 280.772  -1369.59 507.195  -1275.76 721.091  -1148.01 916.628
            -989.821 1088.47  -805.502 1231.93  -600.083 1343.1  -379.169 1418.94
            -148.785 1457.38  84.785 1457.38  315.169 1418.94  536.083 1343.1
            741.502 1231.93  925.821 1088.47  1084.01 916.628  1211.76 721.091
            1305.59 507.195  1362.93 280.772  1382.21 48))
      (outline (path signal 50  -4382 3398  -4382 -3302))
      (outline (path signal 50  -4382 3398  4318 3398))
      (outline (path signal 50  -4382 -3302  4318 -3302))
      (outline (path signal 50  4318 -3302  4318 3398))
      (outline (path signal 100  -3032 3048  -3032 -2952))
      (outline (path signal 100  -3032 3048  2968 3048))
      (outline (path signal 100  -3032 -2952  2968 -2952))
      (outline (path signal 100  2968 3048  2968 -2952))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 -3282 2298)
      (pin Round[A]Pad_1700.000000_um 1@1 3218 2298)
      (pin Round[A]Pad_1700.000000_um 2 -3282 -2202)
      (pin Round[A]Pad_1700.000000_um 2@1 3218 -2202)
    )
    (image Custom:STD_DDW_TACTSW::1
      (outline (path signal 120  3088 1098  3088 -1102))
      (outline (path signal 120  -2082 3168  2318 3168))
      (outline (path signal 120  -2682 -3072  2518 -3072))
      (outline (path signal 120  -3152 -1102  -3152 1098))
      (outline (path signal 120  -1446.21 48  -1426.93 280.772  -1369.59 507.195  -1275.76 721.091
            -1148.01 916.628  -989.821 1088.47  -805.502 1231.93  -600.083 1343.1
            -379.169 1418.94  -148.785 1457.38  84.785 1457.38  315.169 1418.94
            536.083 1343.1  741.502 1231.93  925.821 1088.47  1084.01 916.628
            1211.76 721.091  1305.59 507.195  1362.93 280.772  1382.21 48
            1362.93 -184.772  1305.59 -411.195  1211.76 -625.091  1084.01 -820.628
            925.821 -992.471  741.502 -1135.93  536.083 -1247.1  315.169 -1322.94
            84.785 -1361.38  -148.785 -1361.38  -379.169 -1322.94  -600.083 -1247.1
            -805.502 -1135.93  -989.821 -992.471  -1148.01 -820.628  -1275.76 -625.091
            -1369.59 -411.195  -1426.93 -184.772  -1446.21 48))
      (outline (path signal 50  4318 -3302  4318 3398))
      (outline (path signal 50  -4382 -3302  4318 -3302))
      (outline (path signal 50  -4382 3398  4318 3398))
      (outline (path signal 50  -4382 3398  -4382 -3302))
      (outline (path signal 100  2968 3048  2968 -2952))
      (outline (path signal 100  -3032 -2952  2968 -2952))
      (outline (path signal 100  -3032 3048  2968 3048))
      (outline (path signal 100  -3032 3048  -3032 -2952))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 -3282 2298)
      (pin Round[A]Pad_1700.000000_um 1@1 3218 2298)
      (pin Round[A]Pad_1700.000000_um 2 -3282 -2202)
      (pin Round[A]Pad_1700.000000_um 2@1 3218 -2202)
    )
    (image Custom:STD_DDW_PINHEAD_V_1x02
      (outline (path signal 120  -1352 2378  -22 2378))
      (outline (path signal 120  -1352 1048  -1352 2378))
      (outline (path signal 120  -1352 -222  -1352 -2822))
      (outline (path signal 120  -1352 -222  1308 -222))
      (outline (path signal 120  -1352 -2822  1308 -2822))
      (outline (path signal 120  1308 -222  1308 -2822))
      (outline (path signal 50  -1822 2848  -1822 -3302))
      (outline (path signal 50  -1822 -3302  1778 -3302))
      (outline (path signal 50  1778 2848  -1822 2848))
      (outline (path signal 50  1778 -3302  1778 2848))
      (outline (path signal 100  -1292 1683  -657 2318))
      (outline (path signal 100  -1292 -2762  -1292 1683))
      (outline (path signal 100  -657 2318  1248 2318))
      (outline (path signal 100  1248 2318  1248 -2762))
      (outline (path signal 100  1248 -2762  -1292 -2762))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 -22 1048)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 2 -22 -1492)
    )
    (image Custom:STD_DDW_PINHEAD_V_1x02::1
      (outline (path signal 120  -1352 2378  -22 2378))
      (outline (path signal 120  -1352 1048  -1352 2378))
      (outline (path signal 120  1308 -222  1308 -2822))
      (outline (path signal 120  -1352 -222  1308 -222))
      (outline (path signal 120  -1352 -222  -1352 -2822))
      (outline (path signal 120  -1352 -2822  1308 -2822))
      (outline (path signal 50  1778 2848  -1822 2848))
      (outline (path signal 50  -1822 2848  -1822 -3302))
      (outline (path signal 50  1778 -3302  1778 2848))
      (outline (path signal 50  -1822 -3302  1778 -3302))
      (outline (path signal 100  1248 2318  1248 -2762))
      (outline (path signal 100  -657 2318  1248 2318))
      (outline (path signal 100  -1292 1683  -657 2318))
      (outline (path signal 100  1248 -2762  -1292 -2762))
      (outline (path signal 100  -1292 -2762  -1292 1683))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 -22 1048)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 2 -22 -1492)
    )
    (image Custom:STD_DDW_RESISTOR
      (outline (path signal 120  3304 1600  3304 1270))
      (outline (path signal 120  -3236 1600  3304 1600))
      (outline (path signal 120  -3236 1270  -3236 1600))
      (outline (path signal 120  -3236 -810  -3236 -1140))
      (outline (path signal 120  3304 -1140  3304 -810))
      (outline (path signal 120  -3236 -1140  3304 -1140))
      (outline (path signal 50  4894 1730  -4826 1730))
      (outline (path signal 50  -4826 1730  -4826 -1270))
      (outline (path signal 50  4894 -1270  4894 1730))
      (outline (path signal 50  -4826 -1270  4894 -1270))
      (outline (path signal 100  3184 1480  -3116 1480))
      (outline (path signal 100  -3116 1480  -3116 -1020))
      (outline (path signal 100  3844 230  3184 230))
      (outline (path signal 100  -3776 230  -3116 230))
      (outline (path signal 100  3184 -1020  3184 1480))
      (outline (path signal 100  -3116 -1020  3184 -1020))
      (pin Round[A]Pad_1600.000000_um 1 -3776 230)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 2 3844 230)
    )
    (image Custom:STD_DDW_RESISTOR::1
      (outline (path signal 120  -3236 1600  3304 1600))
      (outline (path signal 120  -3236 1270  -3236 1600))
      (outline (path signal 120  -3236 -810  -3236 -1140))
      (outline (path signal 120  -3236 -1140  3304 -1140))
      (outline (path signal 120  3304 1600  3304 1270))
      (outline (path signal 120  3304 -1140  3304 -810))
      (outline (path signal 50  -4826 1730  -4826 -1270))
      (outline (path signal 50  -4826 -1270  4894 -1270))
      (outline (path signal 50  4894 1730  -4826 1730))
      (outline (path signal 50  4894 -1270  4894 1730))
      (outline (path signal 100  -3776 230  -3116 230))
      (outline (path signal 100  -3116 1480  -3116 -1020))
      (outline (path signal 100  -3116 -1020  3184 -1020))
      (outline (path signal 100  3184 1480  -3116 1480))
      (outline (path signal 100  3184 -1020  3184 1480))
      (outline (path signal 100  3844 230  3184 230))
      (pin Round[A]Pad_1600.000000_um 1 -3776 230)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 2 3844 230)
    )
    (image Custom:STD_DDW_RESISTOR::2
      (outline (path signal 120  -3236 -1140  3304 -1140))
      (outline (path signal 120  3304 -1140  3304 -810))
      (outline (path signal 120  -3236 -810  -3236 -1140))
      (outline (path signal 120  -3236 1270  -3236 1600))
      (outline (path signal 120  -3236 1600  3304 1600))
      (outline (path signal 120  3304 1600  3304 1270))
      (outline (path signal 50  -4826 -1270  4894 -1270))
      (outline (path signal 50  4894 -1270  4894 1730))
      (outline (path signal 50  -4826 1730  -4826 -1270))
      (outline (path signal 50  4894 1730  -4826 1730))
      (outline (path signal 100  -3116 -1020  3184 -1020))
      (outline (path signal 100  3184 -1020  3184 1480))
      (outline (path signal 100  -3776 230  -3116 230))
      (outline (path signal 100  3844 230  3184 230))
      (outline (path signal 100  -3116 1480  -3116 -1020))
      (outline (path signal 100  3184 1480  -3116 1480))
      (pin Round[A]Pad_1600.000000_um 1 -3776 230)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 2 3844 230)
    )
    (image Custom:STD_DDW_PINHEAD_V_2x05
      (outline (path signal 120  -2632 5914  -1302 5914))
      (outline (path signal 120  -2632 4584  -2632 5914))
      (outline (path signal 120  -2632 3314  -2632 -6906))
      (outline (path signal 120  -2632 3314  -32 3314))
      (outline (path signal 120  -2632 -6906  2568 -6906))
      (outline (path signal 120  -32 5914  2568 5914))
      (outline (path signal 120  -32 3314  -32 5914))
      (outline (path signal 120  2568 5914  2568 -6906))
      (outline (path signal 50  -3102 6384  -3102 -7366))
      (outline (path signal 50  -3102 -7366  3048 -7366))
      (outline (path signal 50  3048 6384  -3102 6384))
      (outline (path signal 50  3048 -7366  3048 6384))
      (outline (path signal 100  -2572 4584  -1302 5854))
      (outline (path signal 100  -2572 -6846  -2572 4584))
      (outline (path signal 100  -1302 5854  2508 5854))
      (outline (path signal 100  2508 5854  2508 -6846))
      (outline (path signal 100  2508 -6846  -2572 -6846))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 -1302 4584)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 2 1238 4584)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 3 -1302 2044)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 4 1238 2044)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 5 -1302 -496)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 6 1238 -496)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 7 -1302 -3036)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 8 1238 -3036)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 9 -1302 -5576)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 10 1238 -5576)
    )
    (image Custom:STD_DDW_PinHeader_2x03
      (outline (path signal 120  -1380 1380  0 1380))
      (outline (path signal 120  -1380 0  -1380 1380))
      (outline (path signal 120  -1380 -1270  -1380 -6460))
      (outline (path signal 120  -1380 -1270  1270 -1270))
      (outline (path signal 120  -1380 -6460  3920 -6460))
      (outline (path signal 120  1270 1380  3920 1380))
      (outline (path signal 120  1270 -1270  1270 1380))
      (outline (path signal 120  3920 1380  3920 -6460))
      (outline (path signal 50  -1770 1770  -1770 -6850))
      (outline (path signal 50  -1770 -6850  4320 -6850))
      (outline (path signal 50  4320 1770  -1770 1770))
      (outline (path signal 50  4320 -6850  4320 1770))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -6350  -1270 0))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -6350))
      (outline (path signal 100  3810 -6350  -1270 -6350))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 0 0)
      (pin Round[A]Pad_1700.000000_um 2 2540 0)
      (pin Round[A]Pad_1700.000000_um 3 0 -2540)
      (pin Round[A]Pad_1700.000000_um 4 2540 -2540)
      (pin Round[A]Pad_1700.000000_um 5 0 -5080)
      (pin Round[A]Pad_1700.000000_um 6 2540 -5080)
    )
    (image Custom:STD_DDW_DIP14
      (outline (path signal 120  -5256 9096  -5256 -8924))
      (outline (path signal 120  -5256 -8924  5244 -8924))
      (outline (path signal 120  -2256 9036  -2256 -8864))
      (outline (path signal 120  -2256 -8864  2244 -8864))
      (outline (path signal 120  -1006 9036  -2256 9036))
      (outline (path signal 120  2244 9036  994 9036))
      (outline (path signal 120  2244 -8864  2244 9036))
      (outline (path signal 120  5244 9096  -5256 9096))
      (outline (path signal 120  5244 -8924  5244 9096))
      (outline (path signal 0  -950.567 9058.96  -950.567 9036  -946 9036  -927.938 8852.61
            -874.447 8676.28  -787.581 8513.76  -670.68 8371.32  -528.236 8254.42
            -365.722 8167.55  -189.385 8114.06  -6 8096  177.385 8114.06
            353.722 8167.55  516.236 8254.42  658.68 8371.32  775.581 8513.76
            862.447 8676.28  915.938 8852.61  934 9036  938.567 9036  938.567 9058.96
            971.039 9091.43  1016.96 9091.43  1049.43 9058.96  1049.43 9036
            1054 9036  1035.95 8841.23  982.421 8653.08  895.23 8477.98
            777.349 8321.88  632.793 8190.1  466.483 8087.13  284.083 8016.47
            91.804 7980.52  -103.804 7980.52  -296.083 8016.47  -478.483 8087.13
            -644.793 8190.1  -789.349 8321.88  -907.23 8477.98  -994.421 8653.08
            -1047.95 8841.23  -1066 9036  -1061.43 9036  -1061.43 9058.96
            -1028.96 9091.43  -983.039 9091.43))
      (outline (path signal 50  -5366 9306  -5366 -9144))
      (outline (path signal 50  -5366 -9144  5334 -9144))
      (outline (path signal 50  5334 9306  -5366 9306))
      (outline (path signal 50  5334 -9144  5334 9306))
      (outline (path signal 100  -5086 9036  -5086 -8864))
      (outline (path signal 100  -5086 -8864  5074 -8864))
      (outline (path signal 100  -3181 7976  -2181 8976))
      (outline (path signal 100  -3181 -8804  -3181 7976))
      (outline (path signal 100  -2181 8976  3169 8976))
      (outline (path signal 100  3169 8976  3169 -8804))
      (outline (path signal 100  3169 -8804  -3181 -8804))
      (outline (path signal 100  5074 9036  -5086 9036))
      (outline (path signal 100  5074 -8864  5074 9036))
      (pin Rect[A]Pad_2400.000000x1600.000000_um 1 -3816 7706)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 2 -3816 5166)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 3 -3816 2626)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 4 -3816 86)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 5 -3816 -2454)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 6 -3816 -4994)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 7 -3816 -7534)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 8 3804 -7534)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 9 3804 -4994)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 10 3804 -2454)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 11 3804 86)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 12 3804 2626)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 13 3804 5166)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 14 3804 7706)
    )
    (image Custom:STD_DDW_DIP40
      (outline (path signal 120  -9034 25444  -9034 -25596))
      (outline (path signal 120  -9034 -25596  9086 -25596))
      (outline (path signal 120  -6034 25384  -6034 -25536))
      (outline (path signal 120  -6034 -25536  6086 -25536))
      (outline (path signal 120  -974 25384  -6034 25384))
      (outline (path signal 120  6086 25384  1026 25384))
      (outline (path signal 120  6086 -25536  6086 25384))
      (outline (path signal 120  9086 25444  -9034 25444))
      (outline (path signal 120  9086 -25596  9086 25444))
      (outline (path signal 0  -918.567 25407  -918.567 25384  -914 25384  -895.938 25200.6
            -842.447 25024.3  -755.581 24861.8  -638.68 24719.3  -496.236 24602.4
            -333.722 24515.6  -157.385 24462.1  26 24444  209.385 24462.1
            385.722 24515.6  548.236 24602.4  690.68 24719.3  807.581 24861.8
            894.447 25024.3  947.938 25200.6  966 25384  970.567 25384  970.567 25407
            1003.04 25439.4  1048.96 25439.4  1081.43 25407  1081.43 25384
            1086 25384  1067.95 25189.2  1014.42 25001.1  927.23 24826  809.349 24669.9
            664.793 24538.1  498.483 24435.1  316.083 24364.5  123.804 24328.5
            -71.804 24328.5  -264.083 24364.5  -446.483 24435.1  -612.793 24538.1
            -757.349 24669.9  -875.23 24826  -962.421 25001.1  -1015.95 25189.2
            -1034 25384  -1029.43 25384  -1029.43 25407  -996.961 25439.4
            -951.039 25439.4))
      (outline (path signal 50  -9144 25654  -9144 -25796))
      (outline (path signal 50  -9144 -25796  9206 -25796))
      (outline (path signal 50  9206 25654  -9144 25654))
      (outline (path signal 50  9206 -25796  9206 25654))
      (outline (path signal 100  -8864 25384  -8864 -25536))
      (outline (path signal 100  -8864 -25536  8916 -25536))
      (outline (path signal 100  -7339 24324  -6339 25324))
      (outline (path signal 100  -7339 -25476  -7339 24324))
      (outline (path signal 100  -6339 25324  7391 25324))
      (outline (path signal 100  7391 25324  7391 -25476))
      (outline (path signal 100  7391 -25476  -7339 -25476))
      (outline (path signal 100  8916 25384  -8864 25384))
      (outline (path signal 100  8916 -25536  8916 25384))
      (pin Rect[A]Pad_2400.000000x1600.000000_um 1 -7594 24054)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 2 -7594 21514)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 3 -7594 18974)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 4 -7594 16434)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 5 -7594 13894)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 6 -7594 11354)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 7 -7594 8814)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 8 -7594 6274)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 9 -7594 3734)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 10 -7594 1194)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 11 -7594 -1346)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 12 -7594 -3886)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 13 -7594 -6426)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 14 -7594 -8966)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 15 -7594 -11506)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 16 -7594 -14046)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 17 -7594 -16586)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 18 -7594 -19126)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 19 -7594 -21666)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 20 -7594 -24206)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 21 7646 -24206)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 22 7646 -21666)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 23 7646 -19126)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 24 7646 -16586)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 25 7646 -14046)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 26 7646 -11506)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 27 7646 -8966)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 28 7646 -6426)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 29 7646 -3886)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 30 7646 -1346)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 31 7646 1194)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 32 7646 3734)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 33 7646 6274)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 34 7646 8814)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 35 7646 11354)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 36 7646 13894)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 37 7646 16434)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 38 7646 18974)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 39 7646 21514)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 40 7646 24054)
    )
    (image Custom:STD_DDW_PINHEAD_V_2x04
      (outline (path signal 120  -2632 4888  -1302 4888))
      (outline (path signal 120  -2632 3558  -2632 4888))
      (outline (path signal 120  -2632 2288  -2632 -5392))
      (outline (path signal 120  -2632 2288  -32 2288))
      (outline (path signal 120  -2632 -5392  2568 -5392))
      (outline (path signal 120  -32 4888  2568 4888))
      (outline (path signal 120  -32 2288  -32 4888))
      (outline (path signal 120  2568 4888  2568 -5392))
      (outline (path signal 50  -3102 5358  -3102 -5842))
      (outline (path signal 50  -3102 -5842  3048 -5842))
      (outline (path signal 50  3048 5358  -3102 5358))
      (outline (path signal 50  3048 -5842  3048 5358))
      (outline (path signal 100  -2572 3558  -1302 4828))
      (outline (path signal 100  -2572 -5332  -2572 3558))
      (outline (path signal 100  -1302 4828  2508 4828))
      (outline (path signal 100  2508 4828  2508 -5332))
      (outline (path signal 100  2508 -5332  -2572 -5332))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 -1302 3558)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 2 1238 3558)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 3 -1302 1018)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 4 1238 1018)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 5 -1302 -1522)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 6 1238 -1522)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 7 -1302 -4062)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 8 1238 -4062)
    )
    (image Custom:STD_DDW_DIP14::1
      (outline (path signal 120  5244 9096  -5256 9096))
      (outline (path signal 120  -5256 9096  -5256 -8924))
      (outline (path signal 120  2244 9036  994 9036))
      (outline (path signal 120  -1006 9036  -2256 9036))
      (outline (path signal 120  -2256 9036  -2256 -8864))
      (outline (path signal 120  2244 -8864  2244 9036))
      (outline (path signal 120  -2256 -8864  2244 -8864))
      (outline (path signal 120  5244 -8924  5244 9096))
      (outline (path signal 120  -5256 -8924  5244 -8924))
      (outline (path signal 0  1035.95 8841.23  982.421 8653.08  895.23 8477.98  777.349 8321.88
            632.793 8190.1  466.483 8087.13  284.083 8016.47  91.804 7980.52
            -103.804 7980.52  -296.083 8016.47  -478.483 8087.13  -644.793 8190.1
            -789.349 8321.88  -907.23 8477.98  -994.421 8653.08  -1047.95 8841.23
            -1066 9036  -1061.43 9036  -1061.43 9058.96  -1028.96 9091.43
            -983.039 9091.43  -950.567 9058.96  -950.567 9036  -946 9036
            -927.938 8852.61  -874.447 8676.28  -787.581 8513.76  -670.68 8371.32
            -528.236 8254.42  -365.722 8167.55  -189.385 8114.06  -6 8096
            177.385 8114.06  353.722 8167.55  516.236 8254.42  658.68 8371.32
            775.581 8513.76  862.447 8676.28  915.938 8852.61  934 9036
            938.567 9036  938.567 9058.96  971.039 9091.43  1016.96 9091.43
            1049.43 9058.96  1049.43 9036  1054 9036))
      (outline (path signal 50  5334 9306  -5366 9306))
      (outline (path signal 50  -5366 9306  -5366 -9144))
      (outline (path signal 50  5334 -9144  5334 9306))
      (outline (path signal 50  -5366 -9144  5334 -9144))
      (outline (path signal 100  5074 9036  -5086 9036))
      (outline (path signal 100  -5086 9036  -5086 -8864))
      (outline (path signal 100  3169 8976  3169 -8804))
      (outline (path signal 100  -2181 8976  3169 8976))
      (outline (path signal 100  -3181 7976  -2181 8976))
      (outline (path signal 100  3169 -8804  -3181 -8804))
      (outline (path signal 100  -3181 -8804  -3181 7976))
      (outline (path signal 100  5074 -8864  5074 9036))
      (outline (path signal 100  -5086 -8864  5074 -8864))
      (pin Rect[A]Pad_2400.000000x1600.000000_um 1 -3816 7706)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 2 -3816 5166)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 3 -3816 2626)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 4 -3816 86)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 5 -3816 -2454)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 6 -3816 -4994)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 7 -3816 -7534)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 8 3804 -7534)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 9 3804 -4994)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 10 3804 -2454)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 11 3804 86)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 12 3804 2626)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 13 3804 5166)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 14 3804 7706)
    )
    (image Custom:STD_DDW_DIODE
      (outline (path signal 120  -3054 -1394  2386 -1394))
      (outline (path signal 120  2386 -1394  2386 1546))
      (outline (path signal 120  -4074 76  -3054 76))
      (outline (path signal 120  3406 76  2386 76))
      (outline (path signal 120  -3054 1546  -3054 -1394))
      (outline (path signal 120  -2274 1546  -2274 -1394))
      (outline (path signal 120  -2154 1546  -2154 -1394))
      (outline (path signal 120  -2034 1546  -2034 -1394))
      (outline (path signal 120  2386 1546  -3054 1546))
      (outline (path signal 50  -6764 -1524  6096 -1524))
      (outline (path signal 50  6096 -1524  6096 1676))
      (outline (path signal 50  -6764 1676  -6764 -1524))
      (outline (path signal 50  6096 1676  -6764 1676))
      (outline (path signal 100  -2934 -1274  2266 -1274))
      (outline (path signal 100  2266 -1274  2266 1426))
      (outline (path signal 100  -5414 76  -2934 76))
      (outline (path signal 100  4746 76  2266 76))
      (outline (path signal 100  -2934 1426  -2934 -1274))
      (outline (path signal 100  -2254 1426  -2254 -1274))
      (outline (path signal 100  -2154 1426  -2154 -1274))
      (outline (path signal 100  -2054 1426  -2054 -1274))
      (outline (path signal 100  2266 1426  -2934 1426))
      (pin Rect[A]Pad_2200.000000x2200.000000_um 1 -5414 76)
      (pin Oval[A]Pad_2200.000000x2200.000000_um 2 4746 76)
    )
    (image Custom:STD_DDW_CAP
      (outline (path signal 120  -2614 1346  -2614 1031))
      (outline (path signal 120  -2614 1346  2626 1346))
      (outline (path signal 120  -2614 -1079  -2614 -1394))
      (outline (path signal 120  -2614 -1394  2626 -1394))
      (outline (path signal 120  2626 1346  2626 1031))
      (outline (path signal 120  2626 -1079  2626 -1394))
      (outline (path signal 50  -3544 1476  -3544 -1524))
      (outline (path signal 50  -3544 -1524  3556 -1524))
      (outline (path signal 50  3556 1476  -3544 1476))
      (outline (path signal 50  3556 -1524  3556 1476))
      (outline (path signal 100  -2494 1226  -2494 -1274))
      (outline (path signal 100  -2494 -1274  2506 -1274))
      (outline (path signal 100  2506 1226  -2494 1226))
      (outline (path signal 100  2506 -1274  2506 1226))
      (pin Round[A]Pad_1600.000000_um 1 -2494 -24)
      (pin Round[A]Pad_1600.000000_um 2 2506 -24)
    )
    (image Custom:STD_DDW_CAP::1
      (outline (path signal 120  -2614 -1394  2626 -1394))
      (outline (path signal 120  -2614 -1079  -2614 -1394))
      (outline (path signal 120  2626 -1079  2626 -1394))
      (outline (path signal 120  -2614 1346  -2614 1031))
      (outline (path signal 120  -2614 1346  2626 1346))
      (outline (path signal 120  2626 1346  2626 1031))
      (outline (path signal 50  -3544 -1524  3556 -1524))
      (outline (path signal 50  3556 -1524  3556 1476))
      (outline (path signal 50  -3544 1476  -3544 -1524))
      (outline (path signal 50  3556 1476  -3544 1476))
      (outline (path signal 100  -2494 -1274  2506 -1274))
      (outline (path signal 100  2506 -1274  2506 1226))
      (outline (path signal 100  -2494 1226  -2494 -1274))
      (outline (path signal 100  2506 1226  -2494 1226))
      (pin Round[A]Pad_1600.000000_um 1 -2494 -24)
      (pin Round[A]Pad_1600.000000_um 2 2506 -24)
    )
    (image Custom:STD_DDW_CAP::2
      (outline (path signal 120  2626 -1079  2626 -1394))
      (outline (path signal 120  2626 1346  2626 1031))
      (outline (path signal 120  -2614 -1394  2626 -1394))
      (outline (path signal 120  -2614 -1079  -2614 -1394))
      (outline (path signal 120  -2614 1346  2626 1346))
      (outline (path signal 120  -2614 1346  -2614 1031))
      (outline (path signal 50  3556 -1524  3556 1476))
      (outline (path signal 50  3556 1476  -3544 1476))
      (outline (path signal 50  -3544 -1524  3556 -1524))
      (outline (path signal 50  -3544 1476  -3544 -1524))
      (outline (path signal 100  2506 -1274  2506 1226))
      (outline (path signal 100  2506 1226  -2494 1226))
      (outline (path signal 100  -2494 -1274  2506 -1274))
      (outline (path signal 100  -2494 1226  -2494 -1274))
      (pin Round[A]Pad_1600.000000_um 1 -2494 -24)
      (pin Round[A]Pad_1600.000000_um 2 2506 -24)
    )
    (image Custom:STD_DDW_PCAP
      (outline (path signal 120  -2907.78 1482  -2407.78 1482))
      (outline (path signal 120  -2657.78 1732  -2657.78 1232))
      (outline (path signal 120  -103 2587  -103 -2573))
      (outline (path signal 120  -63 2587  -63 -2573))
      (outline (path signal 120  -23 2586  -23 -2572))
      (outline (path signal 120  17 2585  17 -2571))
      (outline (path signal 120  57 2583  57 -2569))
      (outline (path signal 120  97 2580  97 -2566))
      (outline (path signal 120  137 2576  137 1047))
      (outline (path signal 120  137 -1033  137 -2562))
      (outline (path signal 120  177 2572  177 1047))
      (outline (path signal 120  177 -1033  177 -2558))
      (outline (path signal 120  217 2568  217 1047))
      (outline (path signal 120  217 -1033  217 -2554))
      (outline (path signal 120  257 2563  257 1047))
      (outline (path signal 120  257 -1033  257 -2549))
      (outline (path signal 120  297 2557  297 1047))
      (outline (path signal 120  297 -1033  297 -2543))
      (outline (path signal 120  337 2550  337 1047))
      (outline (path signal 120  337 -1033  337 -2536))
      (outline (path signal 120  377 2543  377 1047))
      (outline (path signal 120  377 -1033  377 -2529))
      (outline (path signal 120  417 2535  417 1047))
      (outline (path signal 120  417 -1033  417 -2521))
      (outline (path signal 120  457 2527  457 1047))
      (outline (path signal 120  457 -1033  457 -2513))
      (outline (path signal 120  497 2518  497 1047))
      (outline (path signal 120  497 -1033  497 -2504))
      (outline (path signal 120  537 2508  537 1047))
      (outline (path signal 120  537 -1033  537 -2494))
      (outline (path signal 120  577 2498  577 1047))
      (outline (path signal 120  577 -1033  577 -2484))
      (outline (path signal 120  618 2487  618 1047))
      (outline (path signal 120  618 -1033  618 -2473))
      (outline (path signal 120  658 2475  658 1047))
      (outline (path signal 120  658 -1033  658 -2461))
      (outline (path signal 120  698 2462  698 1047))
      (outline (path signal 120  698 -1033  698 -2448))
      (outline (path signal 120  738 2449  738 1047))
      (outline (path signal 120  738 -1033  738 -2435))
      (outline (path signal 120  778 2435  778 1047))
      (outline (path signal 120  778 -1033  778 -2421))
      (outline (path signal 120  818 2421  818 1047))
      (outline (path signal 120  818 -1033  818 -2407))
      (outline (path signal 120  858 2405  858 1047))
      (outline (path signal 120  858 -1033  858 -2391))
      (outline (path signal 120  898 2389  898 1047))
      (outline (path signal 120  898 -1033  898 -2375))
      (outline (path signal 120  938 2372  938 1047))
      (outline (path signal 120  938 -1033  938 -2358))
      (outline (path signal 120  978 2355  978 1047))
      (outline (path signal 120  978 -1033  978 -2341))
      (outline (path signal 120  1018 2336  1018 1047))
      (outline (path signal 120  1018 -1033  1018 -2322))
      (outline (path signal 120  1058 2317  1058 1047))
      (outline (path signal 120  1058 -1033  1058 -2303))
      (outline (path signal 120  1098 2297  1098 1047))
      (outline (path signal 120  1098 -1033  1098 -2283))
      (outline (path signal 120  1138 2275  1138 1047))
      (outline (path signal 120  1138 -1033  1138 -2261))
      (outline (path signal 120  1178 2254  1178 1047))
      (outline (path signal 120  1178 -1033  1178 -2240))
      (outline (path signal 120  1218 2231  1218 1047))
      (outline (path signal 120  1218 -1033  1218 -2217))
      (outline (path signal 120  1258 2207  1258 1047))
      (outline (path signal 120  1258 -1033  1258 -2193))
      (outline (path signal 120  1298 2182  1298 1047))
      (outline (path signal 120  1298 -1033  1298 -2168))
      (outline (path signal 120  1338 2156  1338 1047))
      (outline (path signal 120  1338 -1033  1338 -2142))
      (outline (path signal 120  1378 2129  1378 1047))
      (outline (path signal 120  1378 -1033  1378 -2115))
      (outline (path signal 120  1418 2102  1418 1047))
      (outline (path signal 120  1418 -1033  1418 -2088))
      (outline (path signal 120  1458 2072  1458 1047))
      (outline (path signal 120  1458 -1033  1458 -2058))
      (outline (path signal 120  1498 2042  1498 1047))
      (outline (path signal 120  1498 -1033  1498 -2028))
      (outline (path signal 120  1538 2011  1538 1047))
      (outline (path signal 120  1538 -1033  1538 -1997))
      (outline (path signal 120  1578 1978  1578 1047))
      (outline (path signal 120  1578 -1033  1578 -1964))
      (outline (path signal 120  1618 1944  1618 1047))
      (outline (path signal 120  1618 -1033  1618 -1930))
      (outline (path signal 120  1658 1908  1658 1047))
      (outline (path signal 120  1658 -1033  1658 -1894))
      (outline (path signal 120  1698 1871  1698 1047))
      (outline (path signal 120  1698 -1033  1698 -1857))
      (outline (path signal 120  1738 1833  1738 1047))
      (outline (path signal 120  1738 -1033  1738 -1819))
      (outline (path signal 120  1778 1792  1778 1047))
      (outline (path signal 120  1778 -1033  1778 -1778))
      (outline (path signal 120  1818 1750  1818 1047))
      (outline (path signal 120  1818 -1033  1818 -1736))
      (outline (path signal 120  1858 1706  1858 1047))
      (outline (path signal 120  1858 -1033  1858 -1692))
      (outline (path signal 120  1898 1660  1898 1047))
      (outline (path signal 120  1898 -1033  1898 -1646))
      (outline (path signal 120  1938 1612  1938 1047))
      (outline (path signal 120  1938 -1033  1938 -1598))
      (outline (path signal 120  1978 1561  1978 1047))
      (outline (path signal 120  1978 -1033  1978 -1547))
      (outline (path signal 120  2018 1507  2018 1047))
      (outline (path signal 120  2018 -1033  2018 -1493))
      (outline (path signal 120  2058 1450  2058 1047))
      (outline (path signal 120  2058 -1033  2058 -1436))
      (outline (path signal 120  2098 1390  2098 1047))
      (outline (path signal 120  2098 -1033  2098 -1376))
      (outline (path signal 120  2138 1326  2138 1047))
      (outline (path signal 120  2138 -1033  2138 -1312))
      (outline (path signal 120  2178 1258  2178 1047))
      (outline (path signal 120  2178 -1033  2178 -1244))
      (outline (path signal 120  2218 1185  2218 -1171))
      (outline (path signal 120  2258 1105  2258 -1091))
      (outline (path signal 120  2298 1018  2298 -1004))
      (outline (path signal 120  2338 922  2338 -908))
      (outline (path signal 120  2378 812  2378 -798))
      (outline (path signal 120  2418 684  2418 -670))
      (outline (path signal 120  2458 525  2458 -511))
      (outline (path signal 120  2498 291  2498 -277))
      (outline (path signal 120  2517 7  2497.9 -308.806  2440.87 -620.007  2346.74 -922.065
            2216.89 -1210.58  2053.22 -1481.33  1858.1 -1730.38  1634.38 -1954.1
            1385.33 -2149.22  1114.58 -2312.89  826.065 -2442.74  524.007 -2536.87
            212.806 -2593.9  -103 -2613  -418.806 -2593.9  -730.007 -2536.87
            -1032.07 -2442.74  -1320.58 -2312.89  -1591.33 -2149.22  -1840.38 -1954.1
            -2064.1 -1730.38  -2259.22 -1481.33  -2422.89 -1210.58  -2552.74 -922.065
            -2646.87 -620.007  -2703.9 -308.806  -2723 7  -2703.9 322.806
            -2646.87 634.007  -2552.74 936.065  -2422.89 1224.58  -2259.22 1495.33
            -2064.1 1744.38  -1840.38 1968.1  -1591.33 2163.22  -1320.58 2326.89
            -1032.07 2456.74  -730.007 2550.87  -418.806 2607.9  -103 2627
            212.806 2607.9  524.007 2550.87  826.065 2456.74  1114.58 2326.89
            1385.33 2163.22  1634.38 1968.1  1858.1 1744.38  2053.22 1495.33
            2216.89 1224.58  2346.74 936.065  2440.87 634.007  2497.9 322.806
            2517 7))
      (outline (path signal 50  2647 7  2627.7 -318.251  2570.06 -638.937  2474.9 -950.554
            2343.56 -1248.73  2177.87 -1529.28  1980.16 -1788.26  1753.2 -2022.04
            1500.19 -2227.34  1224.68 -2401.27  930.526 -2541.4  621.865 -2645.75
            303.028 -2712.86  -21.508 -2741.79  -347.189 -2732.14  -669.441 -2684.03
            -983.742 -2598.15  -1285.68 -2475.69  -1571.01 -2318.39  -1835.74 -2128.44
            -2076.14 -1908.52  -2288.85 -1661.7  -2470.87 -1391.46  -2619.65 -1101.59
            -2733.1 -796.156  -2809.63 -479.448  -2848.17 -155.912  -2848.17 169.912
            -2809.63 493.448  -2733.1 810.156  -2619.65 1115.59  -2470.87 1405.46
            -2288.85 1675.7  -2076.14 1922.52  -1835.74 2142.44  -1571.01 2332.39
            -1285.68 2489.69  -983.742 2612.15  -669.441 2698.03  -347.189 2746.14
            -21.508 2755.79  303.028 2726.86  621.865 2659.75  930.526 2555.4
            1224.68 2415.27  1500.19 2241.34  1753.2 2036.04  1980.16 1802.26
            2177.87 1543.28  2343.56 1262.73  2474.9 964.554  2570.06 652.937
            2627.7 332.251  2647 7))
      (outline (path signal 100  -2236.61 1094.5  -1736.61 1094.5))
      (outline (path signal 100  -1986.61 1344.5  -1986.61 844.5))
      (outline (path signal 100  2397 7  2378.05 -300.221  2321.49 -602.784  2228.18 -896.104
            2099.53 -1175.73  1937.49 -1437.43  1744.52 -1677.24  1523.55 -1891.51
            1277.91 -2077.01  1011.35 -2230.91  727.887 -2350.89  431.833 -2435.12
            127.671 -2482.34  -179.988 -2491.81  -486.479 -2463.41  -787.157 -2397.56
            -1077.46 -2295.26  -1353 -2158.06  -1609.59 -1988.04  -1843.34 -1787.78
            -2050.7 -1560.31  -2228.54 -1309.08  -2374.16 -1037.9  -2485.36 -750.882
            -2560.43 -452.374  -2598.26 -146.902  -2598.26 160.902  -2560.43 466.374
            -2485.36 764.882  -2374.16 1051.9  -2228.54 1323.08  -2050.7 1574.31
            -1843.34 1801.78  -1609.59 2002.04  -1353 2172.06  -1077.46 2309.26
            -787.157 2411.56  -486.479 2477.41  -179.988 2505.81  127.671 2496.34
            431.833 2449.12  727.887 2364.89  1011.35 2244.91  1277.91 2091.01
            1523.55 1905.51  1744.52 1691.24  1937.49 1451.43  2099.53 1189.73
            2228.18 910.104  2321.49 616.784  2378.05 314.221  2397 7))
      (pin Rect[A]Pad_1600.000000x1600.000000_um 1 -1353 7)
      (pin Round[A]Pad_1600.000000_um 2 1147 7)
    )
    (image Custom:STD_DDW_CAP::3
      (outline (path signal 120  2626 1346  2626 1031))
      (outline (path signal 120  -2614 1346  2626 1346))
      (outline (path signal 120  -2614 1346  -2614 1031))
      (outline (path signal 120  2626 -1079  2626 -1394))
      (outline (path signal 120  -2614 -1079  -2614 -1394))
      (outline (path signal 120  -2614 -1394  2626 -1394))
      (outline (path signal 50  3556 1476  -3544 1476))
      (outline (path signal 50  -3544 1476  -3544 -1524))
      (outline (path signal 50  3556 -1524  3556 1476))
      (outline (path signal 50  -3544 -1524  3556 -1524))
      (outline (path signal 100  2506 1226  -2494 1226))
      (outline (path signal 100  -2494 1226  -2494 -1274))
      (outline (path signal 100  2506 -1274  2506 1226))
      (outline (path signal 100  -2494 -1274  2506 -1274))
      (pin Round[A]Pad_1600.000000_um 1 -2494 -24)
      (pin Round[A]Pad_1600.000000_um 2 2506 -24)
    )
    (image Custom:DDW_STD_RTCCRYSTAL
      (outline (path signal 120  724 2852  724 2852))
      (outline (path signal 120  -776 2852  -776 2852))
      (outline (path signal 120  674 2252  -726 2252))
      (outline (path signal 120  124 2252  724 2852))
      (outline (path signal 120  -176 2252  -776 2852))
      (outline (path signal 120  -726 2252  -726 -2448))
      (outline (path signal 120  674 -2448  674 2252))
      (outline (path signal 120  -726 -2448  674 -2448))
      (outline (path signal 50  1524 4352  -1576 4352))
      (outline (path signal 50  -1576 4352  -1576 -3048))
      (outline (path signal 50  1524 -3048  1524 4352))
      (outline (path signal 50  -1576 -3048  1524 -3048))
      (outline (path signal 100  724 2802  724 3552))
      (outline (path signal 100  -776 2802  -776 3552))
      (outline (path signal 100  474 2052  -526 2052))
      (outline (path signal 100  124 2052  724 2802))
      (outline (path signal 100  -176 2052  -776 2802))
      (outline (path signal 100  -526 2052  -526 -2248))
      (outline (path signal 100  474 -2248  474 2052))
      (outline (path signal 100  -526 -2248  474 -2248))
      (pin Round[A]Pad_1000.000000_um 1 -776 3552)
      (pin Round[A]Pad_1000.000000_um 2 724 3552)
    )
    (image MountingHole:MountingHole_3.2mm_M3_Pad_TopBottom
      (outline (path signal 150  3200 0  3180.58 -352.026  3122.55 -699.779  3026.61 -1039.04
            2893.94 -1365.68  2726.14 -1675.75  2525.25 -1965.48  2293.7 -2231.35
            2034.32 -2470.13  1750.23 -2678.93  1444.91 -2855.21  1122.04 -2996.84
            785.554 -3102.08  439.531 -3169.67  88.174 -3198.78  -264.254 -3189.07
            -613.474 -3140.64  -955.247 -3054.1  -1285.42 -2930.47  -1600 -2771.28
            -1895.15 -2578.45  -2167.3 -2354.32  -2413.14 -2101.61  -2629.69 -1823.39
            -2814.32 -1523.03  -2964.78 -1204.19  -3079.26 -870.731  -3156.36 -526.703
            -3195.14 -176.281  -3195.14 176.281  -3156.36 526.703  -3079.26 870.731
            -2964.78 1204.19  -2814.32 1523.03  -2629.69 1823.39  -2413.14 2101.61
            -2167.3 2354.32  -1895.15 2578.45  -1600 2771.28  -1285.42 2930.47
            -955.247 3054.1  -613.474 3140.64  -264.254 3189.07  88.174 3198.78
            439.531 3169.67  785.554 3102.08  1122.04 2996.84  1444.91 2855.21
            1750.23 2678.93  2034.32 2470.13  2293.7 2231.35  2525.25 1965.48
            2726.14 1675.75  2893.94 1365.68  3026.61 1039.04  3122.55 699.779
            3180.58 352.026  3200 0))
      (outline (path signal 50  3450 0  3430.45 -366.713  3372.04 -729.27  3275.42 -1083.57
            3141.69 -1425.58  2972.36 -1751.45  2769.36 -2057.47  2534.97 -2340.18
            2271.86 -2596.37  1983.02 -2823.14  1671.7 -3017.93  1341.44 -3178.53
            995.987 -3303.11  639.246 -3390.26  275.262 -3439  -91.841 -3448.78
            -457.903 -3419.48  -818.777 -3351.43  -1170.37 -3245.42  -1508.71 -3102.63
            -1829.95 -2924.68  -2130.46 -2713.6  -2406.83 -2471.78  -2655.93 -2201.94
            -2874.93 -1907.16  -3061.36 -1590.77  -3213.11 -1256.35  -3328.45 -907.704
            -3406.08 -548.769  -3445.11 -183.617  -3445.11 183.617  -3406.08 548.769
            -3328.45 907.704  -3213.11 1256.35  -3061.36 1590.77  -2874.93 1907.16
            -2655.93 2201.94  -2406.83 2471.78  -2130.46 2713.6  -1829.95 2924.68
            -1508.71 3102.63  -1170.37 3245.42  -818.777 3351.43  -457.903 3419.48
            -91.841 3448.78  275.262 3439  639.246 3390.26  995.987 3303.11
            1341.44 3178.53  1671.7 3017.93  1983.02 2823.14  2271.86 2596.37
            2534.97 2340.18  2769.36 2057.47  2972.36 1751.45  3141.69 1425.58
            3275.42 1083.57  3372.04 729.27  3430.45 366.713  3450 0))
      (pin Round[A]Pad_3600.000000_um 1 0 0)
      (pin Round[T]Pad_6400.000000_um 1@1 0 0)
      (pin Round[B]Pad_6400.000000_um 1@2 0 0)
    )
    (image Custom:ATXConnector
      (outline (path signal 381  21336 -4826  -21864.3 -4826))
      (outline (path signal 381  21336 4775.2  21336 -4826))
      (outline (path signal 381  1435.1 -6225.54  -1963.42 -6225.54))
      (outline (path signal 381  1435.1 -4826  1435.1 -6225.54))
      (outline (path signal 381  -264.16 4775.2  21336 4775.2))
      (outline (path signal 381  -1963.42 -6225.54  -1963.42 -4826))
      (outline (path signal 381  -21864.3 -4826  -21864.3 4775.2))
      (outline (path signal 381  -21864.3 4775.2  -264.16 4775.2))
      (pin Rect[A]Pad_2125.980000x2125.980000_um (rotate 180) 1 -19164.3 2725.42)
      (pin Rect[A]Pad_2125.980000x2125.980000_um (rotate 180) 2 -19164.3 -2776.22)
      (pin Rect[A]Pad_2125.980000x2125.980000_um (rotate 180) 3 -14963.1 2725.42)
      (pin Rect[A]Pad_2125.980000x2125.980000_um (rotate 180) 4 -14963.1 -2776.22)
      (pin Rect[A]Pad_2125.980000x2125.980000_um (rotate 180) 5 -10764.5 2725.42)
      (pin Rect[A]Pad_2125.980000x2125.980000_um (rotate 180) 6 -10764.5 -2776.22)
      (pin Rect[A]Pad_2125.980000x2125.980000_um (rotate 180) 7 -6563.36 2725.42)
      (pin Rect[A]Pad_2125.980000x2125.980000_um (rotate 180) 8 -6563.36 -2776.22)
      (pin Rect[A]Pad_2125.980000x2125.980000_um (rotate 180) 9 -2364.74 2725.42)
      (pin Rect[A]Pad_2125.980000x2125.980000_um (rotate 180) 10 -2364.74 -2776.22)
      (pin Rect[A]Pad_2125.980000x2125.980000_um (rotate 180) 11 1836.42 2725.42)
      (pin Rect[A]Pad_2125.980000x2125.980000_um (rotate 180) 12 1836.42 -2776.22)
      (pin Rect[A]Pad_2125.980000x2125.980000_um (rotate 180) 13 6035.04 2725.42)
      (pin Rect[A]Pad_2125.980000x2125.980000_um (rotate 180) 14 6035.04 -2776.22)
      (pin Rect[A]Pad_2125.980000x2125.980000_um (rotate 180) 15 10236.2 2725.42)
      (pin Rect[A]Pad_2125.980000x2125.980000_um (rotate 180) 16 10236.2 -2776.22)
      (pin Rect[A]Pad_2125.980000x2125.980000_um (rotate 180) 17 14434.8 2725.42)
      (pin Rect[A]Pad_2125.980000x2125.980000_um (rotate 180) 18 14434.8 -2776.22)
      (pin Rect[A]Pad_2125.980000x2125.980000_um (rotate 180) 19 18636 2725.42)
      (pin Rect[A]Pad_2125.980000x2125.980000_um (rotate 180) 20 18636 -2776.22)
    )
    (image Custom:STD_DDW_DIP20
      (outline (path signal 120  -5256 12886  -5256 -12754))
      (outline (path signal 120  -5256 -12754  5244 -12754))
      (outline (path signal 120  -2256 12826  -2256 -12694))
      (outline (path signal 120  -2256 -12694  2244 -12694))
      (outline (path signal 120  -1006 12826  -2256 12826))
      (outline (path signal 120  2244 12826  994 12826))
      (outline (path signal 120  2244 -12694  2244 12826))
      (outline (path signal 120  5244 12886  -5256 12886))
      (outline (path signal 120  5244 -12754  5244 12886))
      (outline (path signal 0  -950.567 12849  -950.567 12826  -946 12826  -927.938 12642.6
            -874.447 12466.3  -787.581 12303.8  -670.68 12161.3  -528.236 12044.4
            -365.722 11957.6  -189.385 11904.1  -6 11886  177.385 11904.1
            353.722 11957.6  516.236 12044.4  658.68 12161.3  775.581 12303.8
            862.447 12466.3  915.938 12642.6  934 12826  938.567 12826  938.567 12849
            971.039 12881.4  1016.96 12881.4  1049.43 12849  1049.43 12826
            1054 12826  1035.95 12631.2  982.421 12443.1  895.23 12268  777.349 12111.9
            632.793 11980.1  466.483 11877.1  284.083 11806.5  91.804 11770.5
            -103.804 11770.5  -296.083 11806.5  -478.483 11877.1  -644.793 11980.1
            -789.349 12111.9  -907.23 12268  -994.421 12443.1  -1047.95 12631.2
            -1066 12826  -1061.43 12826  -1061.43 12849  -1028.96 12881.4
            -983.039 12881.4))
      (outline (path signal 50  -5366 13096  -5366 -12954))
      (outline (path signal 50  -5366 -12954  5334 -12954))
      (outline (path signal 50  5334 13096  -5366 13096))
      (outline (path signal 50  5334 -12954  5334 13096))
      (outline (path signal 100  -5086 12826  -5086 -12694))
      (outline (path signal 100  -5086 -12694  5074 -12694))
      (outline (path signal 100  -3181 11766  -2181 12766))
      (outline (path signal 100  -3181 -12634  -3181 11766))
      (outline (path signal 100  -2181 12766  3169 12766))
      (outline (path signal 100  3169 12766  3169 -12634))
      (outline (path signal 100  3169 -12634  -3181 -12634))
      (outline (path signal 100  5074 12826  -5086 12826))
      (outline (path signal 100  5074 -12694  5074 12826))
      (pin Rect[A]Pad_2400.000000x1600.000000_um 1 -3816 11496)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 2 -3816 8956)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 3 -3816 6416)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 4 -3816 3876)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 5 -3816 1336)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 6 -3816 -1204)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 7 -3816 -3744)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 8 -3816 -6284)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 9 -3816 -8824)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 10 -3816 -11364)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 11 3804 -11364)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 12 3804 -8824)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 13 3804 -6284)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 14 3804 -3744)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 15 3804 -1204)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 16 3804 1336)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 17 3804 3876)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 18 3804 6416)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 19 3804 8956)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 20 3804 11496)
    )
    (image Custom:STD_DDW_DIP16
      (outline (path signal 120  -5256 10376  -5256 -10184))
      (outline (path signal 120  -5256 -10184  5244 -10184))
      (outline (path signal 120  -2256 10316  -2256 -10124))
      (outline (path signal 120  -2256 -10124  2244 -10124))
      (outline (path signal 120  -1006 10316  -2256 10316))
      (outline (path signal 120  2244 10316  994 10316))
      (outline (path signal 120  2244 -10124  2244 10316))
      (outline (path signal 120  5244 10376  -5256 10376))
      (outline (path signal 120  5244 -10184  5244 10376))
      (outline (path signal 0  -950.567 10339  -950.567 10316  -946 10316  -927.938 10132.6
            -874.447 9956.28  -787.581 9793.76  -670.68 9651.32  -528.236 9534.42
            -365.722 9447.55  -189.385 9394.06  -6 9376  177.385 9394.06
            353.722 9447.55  516.236 9534.42  658.68 9651.32  775.581 9793.76
            862.447 9956.28  915.938 10132.6  934 10316  938.567 10316  938.567 10339
            971.039 10371.4  1016.96 10371.4  1049.43 10339  1049.43 10316
            1054 10316  1035.95 10121.2  982.421 9933.08  895.23 9757.98
            777.349 9601.88  632.793 9470.1  466.483 9367.13  284.083 9296.47
            91.804 9260.52  -103.804 9260.52  -296.083 9296.47  -478.483 9367.13
            -644.793 9470.1  -789.349 9601.88  -907.23 9757.98  -994.421 9933.08
            -1047.95 10121.2  -1066 10316  -1061.43 10316  -1061.43 10339
            -1028.96 10371.4  -983.039 10371.4))
      (outline (path signal 50  -5366 10586  -5366 -10414))
      (outline (path signal 50  -5366 -10414  5334 -10414))
      (outline (path signal 50  5334 10586  -5366 10586))
      (outline (path signal 50  5334 -10414  5334 10586))
      (outline (path signal 100  -5086 10316  -5086 -10124))
      (outline (path signal 100  -5086 -10124  5074 -10124))
      (outline (path signal 100  -3181 9256  -2181 10256))
      (outline (path signal 100  -3181 -10064  -3181 9256))
      (outline (path signal 100  -2181 10256  3169 10256))
      (outline (path signal 100  3169 10256  3169 -10064))
      (outline (path signal 100  3169 -10064  -3181 -10064))
      (outline (path signal 100  5074 10316  -5086 10316))
      (outline (path signal 100  5074 -10124  5074 10316))
      (pin Rect[A]Pad_2400.000000x1600.000000_um 1 -3816 8986)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 2 -3816 6446)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 3 -3816 3906)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 4 -3816 1366)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 5 -3816 -1174)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 6 -3816 -3714)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 7 -3816 -6254)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 8 -3816 -8794)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 9 3804 -8794)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 10 3804 -6254)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 11 3804 -3714)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 12 3804 -1174)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 13 3804 1366)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 14 3804 3906)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 15 3804 6446)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 16 3804 8986)
    )
    (image Custom:PS2_DIN
      (outline (path signal 127  -6375.4 7668.26  -6375.4 3167.38))
      (outline (path signal 127  -6375.4 3167.38  -6375.4 -5130.8))
      (outline (path signal 127  -6375.4 3167.38  -6075.68 3167.38))
      (outline (path signal 127  -6375.4 -5130.8  7620 -5080))
      (outline (path signal 127  -6075.68 3167.38  -6075.68 1170.94))
      (outline (path signal 127  -6075.68 1170.94  -6327.14 1170.94))
      (outline (path signal 127  7320.28 3167.38  7320.28 1170.94))
      (outline (path signal 127  7320.28 1170.94  7620 1170.94))
      (outline (path signal 127  7620 7668.26  -6375.4 7668.26))
      (outline (path signal 127  7620 3167.38  7320.28 3167.38))
      (outline (path signal 127  7620 3167.38  7620 7668.26))
      (outline (path signal 127  7620 1170.94  7620 3167.38))
      (outline (path signal 127  7620 -5080  7620 1170.94))
      (pin Round[A]Pad_1422.400000_um 1 -675.64 -830.58)
      (pin Round[A]Pad_1422.400000_um 2 1920.24 -830.58)
      (pin Round[A]Pad_1422.400000_um 3 -2776.22 -830.58)
      (pin Round[A]Pad_1422.400000_um 4 4020.82 -830.58)
      (pin Round[A]Pad_1422.400000_um 5 -2776.22 -3279.14)
      (pin Round[A]Pad_1422.400000_um 6 4020.82 -3329.94)
      (pin Round[A]Pad_3497.580000_um SH1 7421.88 2169.16)
      (pin Round[A]Pad_3497.580000_um SH2 622.3 2966.72)
      (pin Round[A]Pad_3497.580000_um SH3 -6126.48 2169.16)
    )
    (image Custom:STD_DDW_DIP18
      (outline (path signal 120  -5510 11606  -5510 -11494))
      (outline (path signal 120  -5510 -11494  4990 -11494))
      (outline (path signal 120  -2510 11546  -2510 -11434))
      (outline (path signal 120  -2510 -11434  1990 -11434))
      (outline (path signal 120  -1260 11546  -2510 11546))
      (outline (path signal 120  1990 11546  740 11546))
      (outline (path signal 120  1990 -11434  1990 11546))
      (outline (path signal 120  4990 11606  -5510 11606))
      (outline (path signal 120  4990 -11494  4990 11606))
      (outline (path signal 0  -1204.57 11569  -1204.57 11546  -1200 11546  -1181.94 11362.6
            -1128.45 11186.3  -1041.58 11023.8  -924.68 10881.3  -782.236 10764.4
            -619.722 10677.6  -443.385 10624.1  -260 10606  -76.615 10624.1
            99.722 10677.6  262.236 10764.4  404.68 10881.3  521.581 11023.8
            608.447 11186.3  661.938 11362.6  680 11546  684.567 11546  684.567 11569
            717.039 11601.4  762.961 11601.4  795.433 11569  795.433 11546
            800 11546  781.951 11351.2  728.421 11163.1  641.23 10988  523.349 10831.9
            378.793 10700.1  212.483 10597.1  30.083 10526.5  -162.196 10490.5
            -357.804 10490.5  -550.083 10526.5  -732.483 10597.1  -898.793 10700.1
            -1043.35 10831.9  -1161.23 10988  -1248.42 11163.1  -1301.95 11351.2
            -1320 11546  -1315.43 11546  -1315.43 11569  -1282.96 11601.4
            -1237.04 11601.4))
      (outline (path signal 50  -5620 11816  -5620 -11684))
      (outline (path signal 50  -5620 -11684  5080 -11684))
      (outline (path signal 50  5080 11816  -5620 11816))
      (outline (path signal 50  5080 -11684  5080 11816))
      (outline (path signal 100  -5340 11546  -5340 -11434))
      (outline (path signal 100  -5340 -11434  4820 -11434))
      (outline (path signal 100  -3435 10486  -2435 11486))
      (outline (path signal 100  -3435 -11374  -3435 10486))
      (outline (path signal 100  -2435 11486  2915 11486))
      (outline (path signal 100  2915 11486  2915 -11374))
      (outline (path signal 100  2915 -11374  -3435 -11374))
      (outline (path signal 100  4820 11546  -5340 11546))
      (outline (path signal 100  4820 -11434  4820 11546))
      (pin Rect[A]Pad_2400.000000x1600.000000_um 1 -4070 10216)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 2 -4070 7676)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 3 -4070 5136)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 4 -4070 2596)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 5 -4070 56)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 6 -4070 -2484)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 7 -4070 -5024)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 8 -4070 -7564)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 9 -4070 -10104)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 10 3550 -10104)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 11 3550 -7564)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 12 3550 -5024)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 13 3550 -2484)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 14 3550 56)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 15 3550 2596)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 16 3550 5136)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 17 3550 7676)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 18 3550 10216)
    )
    (image Custom:BUSPC_HOST
      (outline (path signal 254  40640 4064  40640 -5080))
      (outline (path signal 254  -44704 4064  40640 4064))
      (outline (path signal 254  40640 -5080  -44704 -5080))
      (outline (path signal 254  -44704 -5080  -44704 4064))
      (pin Round[A]Pad_1524.000000_um (rotate 180) 1 36068 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 2 33528 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 3 30988 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 4 28448 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 5 25908 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 6 23368 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 7 20828 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 8 18288 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 9 15748 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 10 13208 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 11 10668 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 12 8128 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 13 5588 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 14 3048 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 15 508 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 16 -2032 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 17 -4572 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 18 -7112 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 19 -9652 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 20 -12192 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 21 -14732 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 22 -17272 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 23 -19812 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 24 -22352 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 25 -24892 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 26 -27432 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 27 -29972 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 28 -32512 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 29 -35052 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 30 -37592 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 31 -40132 2032)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 32 36068 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 33 33528 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 34 30988 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 35 28448 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 36 25908 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 37 23368 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 38 20828 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 39 18288 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 40 15748 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 41 13208 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 42 10668 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 43 8128 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 44 5588 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 45 3048 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 46 508 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 47 -2032 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 48 -4572 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 49 -7112 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 50 -9652 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 51 -12192 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 52 -14732 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 53 -17272 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 54 -19812 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 55 -22352 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 56 -24892 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 57 -27432 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 58 -29972 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 59 -32512 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 60 -35052 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 61 -37592 -3048)
      (pin Round[A]Pad_1524.000000_um (rotate 180) 62 -40132 -3048)
    )
    (image Custom:STD_DDW_PINHEAD_V_2x06
      (outline (path signal 120  -2632 7426  -1302 7426))
      (outline (path signal 120  -2632 6096  -2632 7426))
      (outline (path signal 120  -2632 4826  -2632 -7934))
      (outline (path signal 120  -2632 4826  -32 4826))
      (outline (path signal 120  -2632 -7934  2568 -7934))
      (outline (path signal 120  -32 7426  2568 7426))
      (outline (path signal 120  -32 4826  -32 7426))
      (outline (path signal 120  2568 7426  2568 -7934))
      (outline (path signal 50  -3102 7896  -3102 -8404))
      (outline (path signal 50  -3102 -8404  3048 -8404))
      (outline (path signal 50  3048 7896  -3102 7896))
      (outline (path signal 50  3048 -8404  3048 7896))
      (outline (path signal 100  -2572 6096  -1302 7366))
      (outline (path signal 100  -2572 -7874  -2572 6096))
      (outline (path signal 100  -1302 7366  2508 7366))
      (outline (path signal 100  2508 7366  2508 -7874))
      (outline (path signal 100  2508 -7874  -2572 -7874))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 -1302 6096)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 2 1238 6096)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 3 -1302 3556)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 4 1238 3556)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 5 -1302 1016)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 6 1238 1016)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 7 -1302 -1524)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 8 1238 -1524)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 9 -1302 -4064)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 10 1238 -4064)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 11 -1302 -6604)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 12 1238 -6604)
    )
    (image Custom:STD_DDW_DIODE::1
      (outline (path signal 120  2386 1546  -3054 1546))
      (outline (path signal 120  -2034 1546  -2034 -1394))
      (outline (path signal 120  -2154 1546  -2154 -1394))
      (outline (path signal 120  -2274 1546  -2274 -1394))
      (outline (path signal 120  -3054 1546  -3054 -1394))
      (outline (path signal 120  3406 76  2386 76))
      (outline (path signal 120  -4074 76  -3054 76))
      (outline (path signal 120  2386 -1394  2386 1546))
      (outline (path signal 120  -3054 -1394  2386 -1394))
      (outline (path signal 50  6096 1676  -6764 1676))
      (outline (path signal 50  -6764 1676  -6764 -1524))
      (outline (path signal 50  6096 -1524  6096 1676))
      (outline (path signal 50  -6764 -1524  6096 -1524))
      (outline (path signal 100  2266 1426  -2934 1426))
      (outline (path signal 100  -2054 1426  -2054 -1274))
      (outline (path signal 100  -2154 1426  -2154 -1274))
      (outline (path signal 100  -2254 1426  -2254 -1274))
      (outline (path signal 100  -2934 1426  -2934 -1274))
      (outline (path signal 100  4746 76  2266 76))
      (outline (path signal 100  -5414 76  -2934 76))
      (outline (path signal 100  2266 -1274  2266 1426))
      (outline (path signal 100  -2934 -1274  2266 -1274))
      (pin Rect[A]Pad_2200.000000x2200.000000_um 1 -5414 76)
      (pin Oval[A]Pad_2200.000000x2200.000000_um 2 4746 76)
    )
    (image Custom:STD_DDW_LED5
      (outline (path signal 120  -2488 -3333  -2488 -6423))
      (outline (path signal 0  239.626 -1832.61  567.764 -1868.56  890.095 -1939.77  1202.84 -2045.39
            1502.35 -2184.19  1785.09 -2354.55  2047.77 -2554.46  2287.31 -2781.6
            2500.9 -3033.29  2686.03 -3306.59  2840.55 -3598.29  2962.63 -3904.99
            3050.86 -4223.08  3104.19 -4548.85  3122 -4878.47  3117.43 -4878.47
            3117.43 -4901.42  3084.96 -4933.9  3039.04 -4933.9  3006.57 -4901.42
            3006.57 -4878.45  3002 -4878.45  2983.37 -4548.09  2927.61 -4221.94
            2835.42 -3904.15  2708 -3598.78  2546.96 -3309.72  2354.35 -3040.67
            2132.64 -2795.05  1884.64 -2575.99  1613.53 -2386.3  1322.76 -2228.38
            1016.04 -2104.25  697.273 -2015.49  370.536 -1963.25  39.992 -1948.17
            -290.144 -1970.47  -615.662 -2029.84  -932.41 -2125.53  -1236.35 -2256.34
            -1523.6 -2420.57  -1790.5 -2616.14  -2033.65 -2840.57  -2249.95 -3090.97
            -2436.63 -3364.17  -2439.11 -3362.67  -2465.04 -3388.6  -2510.96 -3388.6
            -2543.43 -3356.13  -2543.43 -3310.21  -2536.89 -3303.67  -2539.37 -3302.17
            -2353.77 -3029.18  -2139.76 -2777.86  -1899.84 -2551.13  -1636.82 -2351.66
            -1353.79 -2181.78  -1054.05 -2043.48  -741.127 -1938.39  -418.676 -1867.73
            -90.477 -1832.33))
      (outline (path signal 0  3117.43 -4854.58  3117.43 -4877.53  3122 -4877.53  3104.19 -5207.15
            3050.86 -5532.92  2962.63 -5851.01  2840.55 -6157.71  2686.03 -6449.41
            2500.9 -6722.71  2287.31 -6974.4  2047.77 -7201.54  1785.09 -7401.45
            1502.35 -7571.81  1202.84 -7710.61  890.095 -7816.23  567.764 -7887.44
            239.626 -7923.39  -90.477 -7923.67  -418.676 -7888.27  -741.127 -7817.61
            -1054.05 -7712.52  -1353.79 -7574.22  -1636.82 -7404.35  -1899.84 -7204.87
            -2139.76 -6978.15  -2353.77 -6726.82  -2539.37 -6453.83  -2536.89 -6452.33
            -2543.43 -6445.79  -2543.43 -6399.87  -2510.96 -6367.4  -2465.04 -6367.4
            -2439.11 -6393.33  -2436.63 -6391.83  -2249.95 -6665.03  -2033.65 -6915.43
            -1790.5 -7139.85  -1523.6 -7335.43  -1236.35 -7499.66  -932.41 -7630.47
            -615.662 -7726.16  -290.144 -7785.53  39.992 -7807.82  370.536 -7792.75
            697.273 -7740.51  1016.04 -7651.75  1322.76 -7527.62  1613.53 -7369.7
            1884.64 -7180.01  2132.64 -6960.95  2354.35 -6715.33  2546.96 -6446.28
            2708 -6157.22  2835.42 -5851.85  2927.61 -5534.06  2983.37 -5207.91
            3002 -4877.55  3006.57 -4877.55  3006.57 -4854.58  3039.04 -4822.1
            3084.96 -4822.1))
      (outline (path signal 120  2572 -4878  2553.05 -5185.22  2496.49 -5487.78  2403.18 -5781.1
            2274.53 -6060.73  2112.49 -6322.44  1919.52 -6562.24  1698.55 -6776.51
            1452.91 -6962.01  1186.35 -7115.91  902.887 -7235.89  606.833 -7320.12
            302.671 -7367.34  -4.988 -7376.81  -311.479 -7348.41  -612.157 -7282.56
            -902.465 -7180.26  -1178 -7043.06  -1434.59 -6873.04  -1668.34 -6672.78
            -1875.7 -6445.31  -2053.54 -6194.08  -2199.16 -5922.9  -2310.36 -5635.88
            -2385.43 -5337.37  -2423.26 -5031.9  -2423.26 -4724.1  -2385.43 -4418.63
            -2310.36 -4120.12  -2199.16 -3833.1  -2053.54 -3561.92  -1875.7 -3310.69
            -1668.34 -3083.22  -1434.59 -2882.96  -1178 -2712.94  -902.465 -2575.74
            -612.157 -2473.44  -311.479 -2407.59  -4.988 -2379.19  302.671 -2388.66
            606.833 -2435.88  902.887 -2520.11  1186.35 -2640.09  1452.91 -2793.99
            1698.55 -2979.49  1919.52 -3193.76  2112.49 -3433.57  2274.53 -3695.27
            2403.18 -3974.9  2496.49 -4268.22  2553.05 -4570.78  2572 -4878))
      (outline (path signal 50  -3148 -1628  -3148 -8128))
      (outline (path signal 50  -3148 -8128  3302 -8128))
      (outline (path signal 50  3302 -1628  -3148 -1628))
      (outline (path signal 50  3302 -8128  3302 -1628))
      (outline (path signal 100  -2428 -3408.31  -2428 -6347.69))
      (outline (path signal 0  353.313 -1941.44  684.042 -1992.19  1006.9 -2080.06  1317.72 -2203.93
            1612.53 -2362.19  1887.51 -2552.83  2139.14 -2773.37  2364.17 -3021
            2559.71 -3292.51  2723.25 -3584.42  2852.69 -3892.97  2946.34 -4214.19
            3003.03 -4543.96  3022 -4878.02  3003.02 -5212.08  2946.34 -5541.84
            2852.68 -5863.06  2723.24 -6171.61  2559.7 -6463.52  2364.15 -6735.03
            2139.11 -6982.65  1887.48 -7203.19  1612.5 -7393.82  1317.69 -7552.09
            1006.87 -7675.95  684.01 -7763.82  353.28 -7814.56  18.932 -7827.52
            -314.733 -7802.54  -643.423 -7739.94  -962.909 -7640.51  -1269.08 -7505.55
            -1558 -7336.78  -1825.95 -7136.38  -2069.48 -6906.93  -2285.47 -6651.37
            -2471.12 -6373.01  -2469.16 -6371.85  -2474.21 -6366.8  -2474.21 -6328.53
            -2447.15 -6301.47  -2408.88 -6301.47  -2386.88 -6323.48  -2384.91 -6322.33
            -2201.22 -6597  -1986.98 -6848.56  -1745.05 -7073.64  -1478.7 -7269.19
            -1191.51 -7432.61  -887.331 -7561.69  -570.257 -7654.69  -244.549 -7710.37
            85.414 -7727.97  415.197 -7707.26  740.367 -7648.52  1056.55 -7552.54
            1359.5 -7420.6  1645.14 -7254.49  1909.64 -7056.43  2149.44 -6829.09
            2361.3 -6575.52  2542.4 -6299.14  2690.29 -6003.64  2802.98 -5693.02
            2878.96 -5371.44  2917.21 -5043.23  2917.21 -4712.8  2878.96 -4384.59
            2802.99 -4063.01  2690.3 -3752.39  2542.42 -3456.89  2361.32 -3180.5
            2149.46 -2926.93  1909.67 -2699.59  1645.17 -2501.53  1359.53 -2335.41
            1056.58 -2203.47  740.398 -2107.49  415.229 -2048.74  85.446 -2028.03
            -244.517 -2045.63  -570.226 -2101.3  -887.302 -2194.3  -1191.48 -2323.37
            -1478.68 -2486.79  -1745.03 -2682.34  -1986.96 -2907.42  -2201.2 -3158.98
            -2384.9 -3433.65  -2386.86 -3432.49  -2408.87 -3454.5  -2447.13 -3454.5
            -2474.19 -3427.44  -2474.19 -3389.17  -2469.14 -3384.12  -2471.1 -3382.97
            -2285.45 -3104.6  -2069.46 -2849.05  -1825.92 -2619.6  -1557.97 -2419.2
            -1269.05 -2250.44  -962.879 -2115.48  -643.391 -2016.06  -314.701 -1953.45
            18.965 -1928.48))
      (outline (path signal 100  2572 -4878  2553.05 -5185.22  2496.49 -5487.78  2403.18 -5781.1
            2274.53 -6060.73  2112.49 -6322.44  1919.52 -6562.24  1698.55 -6776.51
            1452.91 -6962.01  1186.35 -7115.91  902.887 -7235.89  606.833 -7320.12
            302.671 -7367.34  -4.988 -7376.81  -311.479 -7348.41  -612.157 -7282.56
            -902.465 -7180.26  -1178 -7043.06  -1434.59 -6873.04  -1668.34 -6672.78
            -1875.7 -6445.31  -2053.54 -6194.08  -2199.16 -5922.9  -2310.36 -5635.88
            -2385.43 -5337.37  -2423.26 -5031.9  -2423.26 -4724.1  -2385.43 -4418.63
            -2310.36 -4120.12  -2199.16 -3833.1  -2053.54 -3561.92  -1875.7 -3310.69
            -1668.34 -3083.22  -1434.59 -2882.96  -1178 -2712.94  -902.465 -2575.74
            -612.157 -2473.44  -311.479 -2407.59  -4.988 -2379.19  302.671 -2388.66
            606.833 -2435.88  902.887 -2520.11  1186.35 -2640.09  1452.91 -2793.99
            1698.55 -2979.49  1919.52 -3193.76  2112.49 -3433.57  2274.53 -3695.27
            2403.18 -3974.9  2496.49 -4268.22  2553.05 -4570.78  2572 -4878))
      (pin Rect[A]Pad_1800.000000x1800.000000_um 1 -1198 -4878)
      (pin Round[A]Pad_1800.000000_um 2 1342 -4878)
    )
    (image Custom:STD_DDW_PINHEAD_V_1x03
      (outline (path signal 120  -1352 -3878  1308 -3878))
      (outline (path signal 120  -1352 1262  -1352 -3878))
      (outline (path signal 120  -1352 1262  1308 1262))
      (outline (path signal 120  1308 1262  1308 -3878))
      (outline (path signal 120  -1352 2532  -1352 3862))
      (outline (path signal 120  -1352 3862  -22 3862))
      (outline (path signal 50  -1822 -4318  1778 -4318))
      (outline (path signal 50  1778 -4318  1778 4332))
      (outline (path signal 50  -1822 4332  -1822 -4318))
      (outline (path signal 50  1778 4332  -1822 4332))
      (outline (path signal 100  -1292 -3818  -1292 3167))
      (outline (path signal 100  1248 -3818  -1292 -3818))
      (outline (path signal 100  -1292 3167  -657 3802))
      (outline (path signal 100  -657 3802  1248 3802))
      (outline (path signal 100  1248 3802  1248 -3818))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 -22 2532)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 2 -22 -8)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 3 -22 -2548)
    )
    (image Custom:STD_DDW_DIP16::1
      (outline (path signal 120  5244 10376  -5256 10376))
      (outline (path signal 120  -5256 10376  -5256 -10184))
      (outline (path signal 120  2244 10316  994 10316))
      (outline (path signal 120  -1006 10316  -2256 10316))
      (outline (path signal 120  -2256 10316  -2256 -10124))
      (outline (path signal 120  2244 -10124  2244 10316))
      (outline (path signal 120  -2256 -10124  2244 -10124))
      (outline (path signal 120  5244 -10184  5244 10376))
      (outline (path signal 120  -5256 -10184  5244 -10184))
      (outline (path signal 0  1035.95 10121.2  982.421 9933.08  895.23 9757.98  777.349 9601.88
            632.793 9470.1  466.483 9367.13  284.083 9296.47  91.804 9260.52
            -103.804 9260.52  -296.083 9296.47  -478.483 9367.13  -644.793 9470.1
            -789.349 9601.88  -907.23 9757.98  -994.421 9933.08  -1047.95 10121.2
            -1066 10316  -1061.43 10316  -1061.43 10339  -1028.96 10371.4
            -983.039 10371.4  -950.567 10339  -950.567 10316  -946 10316
            -927.938 10132.6  -874.447 9956.28  -787.581 9793.76  -670.68 9651.32
            -528.236 9534.42  -365.722 9447.55  -189.385 9394.06  -6 9376
            177.385 9394.06  353.722 9447.55  516.236 9534.42  658.68 9651.32
            775.581 9793.76  862.447 9956.28  915.938 10132.6  934 10316
            938.567 10316  938.567 10339  971.039 10371.4  1016.96 10371.4
            1049.43 10339  1049.43 10316  1054 10316))
      (outline (path signal 50  5334 10586  -5366 10586))
      (outline (path signal 50  -5366 10586  -5366 -10414))
      (outline (path signal 50  5334 -10414  5334 10586))
      (outline (path signal 50  -5366 -10414  5334 -10414))
      (outline (path signal 100  5074 10316  -5086 10316))
      (outline (path signal 100  -5086 10316  -5086 -10124))
      (outline (path signal 100  3169 10256  3169 -10064))
      (outline (path signal 100  -2181 10256  3169 10256))
      (outline (path signal 100  -3181 9256  -2181 10256))
      (outline (path signal 100  3169 -10064  -3181 -10064))
      (outline (path signal 100  -3181 -10064  -3181 9256))
      (outline (path signal 100  5074 -10124  5074 10316))
      (outline (path signal 100  -5086 -10124  5074 -10124))
      (pin Rect[A]Pad_2400.000000x1600.000000_um 1 -3816 8986)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 2 -3816 6446)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 3 -3816 3906)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 4 -3816 1366)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 5 -3816 -1174)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 6 -3816 -3714)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 7 -3816 -6254)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 8 -3816 -8794)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 9 3804 -8794)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 10 3804 -6254)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 11 3804 -3714)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 12 3804 -1174)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 13 3804 1366)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 14 3804 3906)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 15 3804 6446)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 16 3804 8986)
    )
    (image Custom:STD_DDW_Potentiometer
      (outline (path signal 120  -2525 2335  -2525 -7415))
      (outline (path signal 120  -2525 2335  2525 2335))
      (outline (path signal 120  -2525 -7415  2525 -7415))
      (outline (path signal 120  2525 2335  2525 -7415))
      (outline (path signal 50  -2670 2480  2670 2480  2670 -7560  -2670 -7560))
      (outline (path signal 100  2415 2225  -2415 2225  -2415 -7305  2415 -7305))
      (pin Round[A]Pad_1440.000000_um 1 0 0)
      (pin Round[A]Pad_1440.000000_um 2 0 -2540)
      (pin Round[A]Pad_1440.000000_um 3 0 -5080)
    )
    (image Custom:STD_DDW_PinHeader_2x02
      (outline (path signal 120  -1380 1380  0 1380))
      (outline (path signal 120  -1380 0  -1380 1380))
      (outline (path signal 120  -1380 -1270  -1380 -3920))
      (outline (path signal 120  -1380 -1270  1270 -1270))
      (outline (path signal 120  -1380 -3920  3920 -3920))
      (outline (path signal 120  1270 1380  3920 1380))
      (outline (path signal 120  1270 -1270  1270 1380))
      (outline (path signal 120  3920 1380  3920 -3920))
      (outline (path signal 50  -1770 1770  -1770 -4320))
      (outline (path signal 50  -1770 -4320  4320 -4320))
      (outline (path signal 50  4320 1770  -1770 1770))
      (outline (path signal 50  4320 -4320  4320 1770))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -3810  -1270 0))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -3810))
      (outline (path signal 100  3810 -3810  -1270 -3810))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 0 0)
      (pin Round[A]Pad_1700.000000_um 2 2540 0)
      (pin Round[A]Pad_1700.000000_um 3 0 -2540)
      (pin Round[A]Pad_1700.000000_um 4 2540 -2540)
    )
    (image "Battery:BatteryHolder_MYOUNG_BS-07-A1BJ001_CR2032"
      (outline (path signal 120  1400 0  2400 0))
      (outline (path signal 120  1900 500  1900 -500))
      (outline (path signal 0  13122.7 11948.7  13802.2 11888.1  14477.1 11788.9  15145.3 11651.5
            15804.5 11476.1  16452.7 11263.6  17087.8 11014.4  17707.6 10729.5
            18310.2 10409.7  18893.6 10056.1  19455.9 9669.91  19995.3 9252.27
            20510 8804.58  20998.4 8328.3  21458.8 7824.97  21889.9 7296.22
            22290.1 6743.78  22658.2 6169.44  22993 5575.07  23293.4 4962.59
            23558.4 4333.99  23787.1 3691.32  23978.9 3036.65  24133.1 2372.13
            24249.2 1699.9  24326.8 1022.15  24365.6 341.088  24365.6 -341.088
            24326.8 -1022.15  24249.2 -1699.9  24133.1 -2372.13  23978.9 -3036.65
            23787.1 -3691.32  23558.4 -4333.99  23293.4 -4962.59  22993 -5575.07
            22658.2 -6169.44  22290.1 -6743.78  21889.9 -7296.22  21458.8 -7824.97
            20998.4 -8328.3  20510 -8804.58  19995.3 -9252.27  19455.9 -9669.91
            18893.6 -10056.1  18310.2 -10409.7  17707.6 -10729.5  17087.8 -11014.4
            16452.7 -11263.6  15804.5 -11476.1  15145.3 -11651.5  14477.1 -11788.9
            13802.2 -11888.1  13122.7 -11948.7  12440.9 -11970.4  11758.9 -11953.3
            11079 -11897.4  10403.4 -11802.8  9734.32 -11669.9  9073.87 -11499.1
            8424.23 -11291  7787.49 -11046.2  7165.74 -10765.5  6560.99 -10449.8
            5975.19 -10100.2  5410.27 -9717.84  4868.04 -9303.9  4350.28 -8859.73
            3858.66 -8386.79  3394.77 -7886.62  2960.13 -7360.83  2556.15 -6811.13
            2184.14 -6239.32  1845.31 -5647.24  1540.75 -5036.83  1271.46 -4410.05
            1038.32 -3768.95  842.069 -3115.62  844.568 -3114.94  844.568 -3077.04
            877.04 -3044.57  922.962 -3044.57  955.434 -3077.04  955.434 -3085.06
            957.933 -3084.38  1154.34 -3737.58  1388.01 -4378.4  1658.15 -5004.71
            1963.89 -5614.44  2304.2 -6205.57  2677.95 -6776.14  3083.91 -7324.26
            3520.74 -7848.12  3986.98 -8345.98  4481.09 -8816.19  5001.44 -9257.19
            5546.3 -9667.53  6113.86 -10045.8  6702.25 -10390.9  7309.52 -10701.5
            7933.65 -10976.6  8572.57 -11215.4  9224.18 -11417  9886.3 -11580.8
            10556.8 -11706.3  11233.3 -11792.9  11913.7 -11840.5  12595.8 -11848.9
            13277.2 -11818  13955.7 -11747.9  14629 -11639  15294.9 -11491.5
            15951.3 -11305.9  16595.9 -11082.8  17226.6 -10823.1  17841.3 -10527.4
            18437.9 -10196.9  19014.6 -9832.67  19569.4 -9435.82  20100.4 -9007.71
            20605.9 -8549.76  21084.2 -8063.48  21533.7 -7550.49  21953 -7012.48
            22340.6 -6451.25  22695.3 -5868.64  23015.9 -5266.59  23301.3 -4647.09
            23550.6 -4012.2  23763 -3364.01  23937.7 -2704.68  24074.2 -2036.39
            24172 -1361.35  24230.9 -681.806  24250.5 0  24230.9 681.806
            24172 1361.35  24074.2 2036.39  23937.7 2704.68  23763 3364.01
            23550.6 4012.2  23301.3 4647.09  23015.9 5266.59  22695.3 5868.64
            22340.6 6451.25  21953 7012.48  21533.7 7550.49  21084.2 8063.48
            20605.9 8549.76  20100.4 9007.71  19569.4 9435.82  19014.6 9832.67
            18437.9 10196.9  17841.3 10527.4  17226.6 10823.1  16595.9 11082.8
            15951.3 11305.9  15294.9 11491.5  14629 11639  13955.7 11747.9
            13277.2 11818  12595.8 11848.9  11913.7 11840.5  11233.3 11792.9
            10556.8 11706.3  9886.3 11580.8  9224.18 11417  8572.57 11215.4
            7933.65 10976.6  7309.52 10701.5  6702.25 10390.9  6113.86 10045.8
            5546.3 9667.53  5001.44 9257.19  4481.09 8816.19  3986.98 8345.98
            3520.74 7848.12  3083.91 7324.26  2677.95 6776.14  2304.2 6205.57
            1963.89 5614.44  1658.15 5004.71  1388.01 4378.4  1154.34 3737.58
            957.933 3084.38  955.434 3085.06  955.434 3077.04  922.962 3044.57
            877.04 3044.57  844.568 3077.04  844.568 3114.94  842.069 3115.62
            1038.32 3768.95  1271.46 4410.05  1540.75 5036.83  1845.31 5647.24
            2184.14 6239.32  2556.15 6811.13  2960.13 7360.83  3394.77 7886.62
            3858.66 8386.79  4350.28 8859.73  4868.04 9303.9  5410.27 9717.84
            5975.19 10100.2  6560.99 10449.8  7165.74 10765.5  7787.49 11046.2
            8424.23 11291  9073.87 11499.1  9734.32 11669.9  10403.4 11802.8
            11079 11897.4  11758.9 11953.3  12440.9 11970.4))
      (outline (path signal 50  -2850 3150  650 3150))
      (outline (path signal 50  -2850 -3150  -2850 3150))
      (outline (path signal 50  650 -3150  -2850 -3150))
      (outline (path signal 0  12963.8 12176.9  13650.1 12125.6  14332.4 12035.8  15008.5 11907.5
            15676.4 11741.4  16333.8 11537.7  16978.6 11297.4  17608.9 11021
            18222.5 10709.4  18817.6 10363.8  19392.3 9985.09  19944.6 9574.58
            20472.9 9133.55  20975.5 8663.4  21450.8 8165.65  21897.1 7641.86
            22313.3 7093.72  22697.8 6522.97  23049.5 5931.43  23367.3 5320.98
            23650.1 4693.57  23897 4051.2  24107.3 3395.92  24280.3 2729.82
            24415.4 2055.01  24512.3 1373.66  24570.5 687.926  24589.9 0
            24570.5 -687.926  24512.3 -1373.66  24415.4 -2055.01  24280.3 -2729.82
            24107.3 -3395.92  23897 -4051.2  23650.1 -4693.57  23367.3 -5320.98
            23049.5 -5931.43  22697.8 -6522.97  22313.3 -7093.72  21897.1 -7641.86
            21450.8 -8165.65  20975.5 -8663.4  20472.9 -9133.55  19944.6 -9574.58
            19392.3 -9985.09  18817.6 -10363.8  18222.5 -10709.4  17608.9 -11021
            16978.6 -11297.4  16333.8 -11537.7  15676.4 -11741.4  15008.5 -11907.5
            14332.4 -12035.8  13650.1 -12125.6  12963.8 -12176.9  12275.7 -12189.3
            11588 -12162.8  10902.9 -12097.6  10222.6 -11993.9  9549.18 -11851.9
            8884.88 -11672.1  8231.77 -11455.1  7591.96 -11201.6  6967.47 -10912.4
            6360.29 -10588.5  5772.37 -10230.8  5205.56 -9840.43  4661.7 -9418.73
            4142.49 -8967.02  3649.61 -8486.72  3184.61 -7979.38  2748.99 -7446.6
            2344.13 -6890.09  1971.32 -6311.61  1631.75 -5713.02  1326.5 -5096.22
            1056.55 -4463.18  822.749 -3815.91  625.852 -3156.47  626.903 -3156.19
            626.903 -3140.43  640.433 -3126.9  659.567 -3126.9  673.097 -3140.43
            673.097 -3143.81  674.147 -3143.53  872.362 -3806.7  1108.05 -4457.5
            1380.45 -5093.81  1688.67 -5713.56  2031.7 -6314.73  2408.45 -6895.38
            2817.67 -7453.61  3258.04 -7987.61  3728.13 -8495.65  4226.41 -8976.07
            4751.27 -9427.31  5300.98 -9847.91  5873.77 -10236.5  6467.78 -10591.8
            7081.07 -10912.7  7711.65 -11198.1  8357.48 -11447.1  9016.44 -11658.9
            9686.41 -11832.7  10365.2 -11968.2  11050.6 -12064.7  11740.4 -12122
            12432.3 -12139.9  13124.1 -12118.3  13813.6 -12057.3  14498.5 -11957.2
            15176.5 -11818.1  15845.6 -11640.7  16503.4 -11425.4  17147.9 -11173
            17776.9 -10884.2  18388.5 -10560.1  18980.6 -10201.6  19551.3 -9809.99
            20098.8 -9386.47  20621.2 -8932.44  21117 -8449.38  21584.3 -7938.85
            22021.9 -7402.51  22428.1 -6842.1  22801.8 -6259.46  23141.6 -5656.47
            23446.5 -5035.09  23715.5 -4397.34  23947.7 -3745.29  24142.4 -3081.07
            24298.9 -2406.84  24416.8 -1724.78  24495.5 -1037.12  24535 -346.081
            24535 346.081  24495.5 1037.12  24416.8 1724.78  24298.9 2406.84
            24142.4 3081.07  23947.7 3745.29  23715.5 4397.34  23446.5 5035.09
            23141.6 5656.47  22801.8 6259.46  22428.1 6842.1  22021.9 7402.51
            21584.3 7938.85  21117 8449.38  20621.2 8932.44  20098.8 9386.47
            19551.3 9809.99  18980.6 10201.6  18388.5 10560.1  17776.9 10884.2
            17147.9 11173  16503.4 11425.4  15845.6 11640.7  15176.5 11818.1
            14498.5 11957.2  13813.6 12057.3  13124.1 12118.3  12432.3 12139.9
            11740.4 12122  11050.6 12064.7  10365.2 11968.2  9686.41 11832.7
            9016.44 11658.9  8357.48 11447.1  7711.65 11198.1  7081.07 10912.7
            6467.78 10591.8  5873.77 10236.5  5300.98 9847.91  4751.27 9427.31
            4226.41 8976.07  3728.13 8495.65  3258.04 7987.61  2817.67 7453.61
            2408.45 6895.38  2031.7 6314.73  1688.67 5713.56  1380.45 5093.81
            1108.05 4457.5  872.362 3806.7  674.147 3143.53  673.097 3143.81
            673.097 3140.43  659.567 3126.9  640.433 3126.9  626.903 3140.43
            626.903 3156.19  625.852 3156.47  822.749 3815.91  1056.55 4463.18
            1326.5 5096.22  1631.75 5713.02  1971.32 6311.61  2344.13 6890.09
            2748.99 7446.6  3184.61 7979.38  3649.61 8486.72  4142.49 8967.02
            4661.7 9418.73  5205.56 9840.43  5772.37 10230.8  6360.29 10588.5
            6967.47 10912.4  7591.96 11201.6  8231.77 11455.1  8884.88 11672.1
            9549.18 11851.9  10222.6 11993.9  10902.9 12097.6  11588 12162.8
            12275.7 12189.3))
      (outline (path signal 100  -2600 2875  -2600 -2875))
      (outline (path signal 100  -2600 2875  1150 2875))
      (outline (path signal 100  -2600 -2875  1150 -2875))
      (outline (path signal 100  24000 0  23980.4 -674.48  23921.6 -1346.68  23823.8 -2014.32
            23687.3 -2675.14  23512.7 -3326.92  23300.4 -3967.43  23051.3 -4594.52
            22766.1 -5206.07  22445.9 -5800  22091.7 -6374.3  21704.6 -6927.04
            21286.1 -7456.34  20837.5 -7960.4  20360.4 -8437.53  19856.3 -8886.12
            19327 -9304.63  18774.3 -9691.66  18200 -10045.9  17606.1 -10366.1
            16994.5 -10651.3  16367.4 -10900.4  15726.9 -11112.7  15075.1 -11287.3
            14414.3 -11423.8  13746.7 -11521.6  13074.5 -11580.4  12400 -11600
            11725.5 -11580.4  11053.3 -11521.6  10385.7 -11423.8  9724.86 -11287.3
            9073.08 -11112.7  8432.57 -10900.4  7805.48 -10651.3  7193.93 -10366.1
            6600 -10045.9  6025.7 -9691.66  5472.96 -9304.63  4943.66 -8886.12
            4439.6 -8437.53  3962.47 -7960.4  3513.88 -7456.34  3095.37 -6927.04
            2708.34 -6374.3  2354.11 -5800  2033.86 -5206.07  1748.69 -4594.52
            1499.57 -3967.43  1287.32 -3326.92  1112.68 -2675.14  976.23 -2014.32
            878.435 -1346.68  819.625 -674.48  800 0  819.625 674.48  878.435 1346.68
            976.23 2014.32  1112.68 2675.14  1287.32 3326.92  1499.57 3967.43
            1748.69 4594.52  2033.86 5206.07  2354.11 5800  2708.34 6374.3
            3095.37 6927.04  3513.88 7456.34  3962.47 7960.4  4439.6 8437.53
            4943.66 8886.12  5472.96 9304.63  6025.7 9691.66  6600 10045.9
            7193.93 10366.1  7805.48 10651.3  8432.57 10900.4  9073.08 11112.7
            9724.86 11287.3  10385.7 11423.8  11053.3 11521.6  11725.5 11580.4
            12400 11600  13074.5 11580.4  13746.7 11521.6  14414.3 11423.8
            15075.1 11287.3  15726.9 11112.7  16367.4 10900.4  16994.5 10651.3
            17606.1 10366.1  18200 10045.9  18774.3 9691.66  19327 9304.63
            19856.3 8886.12  20360.4 8437.53  20837.5 7960.4  21286.1 7456.34
            21704.6 6927.04  22091.7 6374.3  22445.9 5800  22766.1 5206.07
            23051.3 4594.52  23300.4 3967.43  23512.7 3326.92  23687.3 2675.14
            23823.8 2014.32  23921.6 1346.68  23980.4 674.48  24000 0))
      (pin Rect[A]Pad_2000.000000x2000.000000_um (rotate 180) 1 0 0)
      (pin Round[A]Pad_2000.000000_um (rotate 180) 2 20800 0)
    )
    (image Custom:STD_DDW_PINHEAD_V_1x03::1
      (outline (path signal 120  -1352 3862  -22 3862))
      (outline (path signal 120  -1352 2532  -1352 3862))
      (outline (path signal 120  -1352 1262  -1352 -3878))
      (outline (path signal 120  -1352 1262  1308 1262))
      (outline (path signal 120  -1352 -3878  1308 -3878))
      (outline (path signal 120  1308 1262  1308 -3878))
      (outline (path signal 50  -1822 4332  -1822 -4318))
      (outline (path signal 50  -1822 -4318  1778 -4318))
      (outline (path signal 50  1778 4332  -1822 4332))
      (outline (path signal 50  1778 -4318  1778 4332))
      (outline (path signal 100  -1292 3167  -657 3802))
      (outline (path signal 100  -1292 -3818  -1292 3167))
      (outline (path signal 100  -657 3802  1248 3802))
      (outline (path signal 100  1248 3802  1248 -3818))
      (outline (path signal 100  1248 -3818  -1292 -3818))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 -22 2532)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 2 -22 -8)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 3 -22 -2548)
    )
    (image Custom:STD_DDW_Jack_3.5mm
      (outline (path signal 120  -1800 9300  -1800 -2100))
      (outline (path signal 120  -1800 -2100  -700 -2100))
      (outline (path signal 120  -600 12100  5200 12100))
      (outline (path signal 120  -600 9300  -1800 9300))
      (outline (path signal 120  -600 9300  -600 12100))
      (outline (path signal 120  5200 9300  5200 12100))
      (outline (path signal 120  5500 9300  5200 9300))
      (outline (path signal 120  5500 9300  5500 -2100))
      (outline (path signal 120  5500 -2100  900 -2100))
      (outline (path signal 120  5800 0  6300 500))
      (outline (path signal 120  6300 500  6300 -500))
      (outline (path signal 120  6300 -500  5800 0))
      (outline (path signal 50  -2200 12500  -2200 -3000))
      (outline (path signal 50  5900 12500  -2200 12500))
      (outline (path signal 50  5900 12500  5900 -3000))
      (outline (path signal 50  5900 -3000  -2200 -3000))
      (outline (path signal 100  -1700 9200  -1700 -2000))
      (outline (path signal 100  -1700 -2000  -700 -2000))
      (outline (path signal 100  -500 12000  -500 9200))
      (outline (path signal 100  -500 9200  -1700 9200))
      (outline (path signal 100  900 -2000  5400 -2000))
      (outline (path signal 100  5100 12000  -500 12000))
      (outline (path signal 100  5100 9200  5100 12000))
      (outline (path signal 100  5400 9200  5100 9200))
      (outline (path signal 100  5400 -2000  5400 9200))
      (outline (path signal 120  4035.41 0  4017.24 -108.907  3964.69 -206.013  3883.45 -280.794
            3782.34 -325.147  3672.3 -334.264  3565.27 -307.16  3472.83 -246.769
            3405.02 -159.638  3369.16 -55.207  3369.16 55.207  3405.02 159.638
            3472.83 246.769  3565.27 307.16  3672.3 334.264  3782.34 325.147
            3883.45 280.794  3964.69 206.013  4017.24 108.907  4035.41 0))
      (pin Oval[A]Pad_2000.000000x1400.000000_um (rotate 90) @1 -900 7000)
      (pin Oval[A]Pad_2000.000000x1400.000000_um (rotate 90) R 4600 4000)
      (pin Oval[A]Pad_2000.000000x1400.000000_um (rotate 90) R2 4600 7000)
      (pin Oval[A]Pad_2000.000000x1400.000000_um (rotate 90) S 100 -1500)
      (pin Rect[A]Pad_2000.000000x1400.000000_um (rotate 90) T 4600 0)
      (keepout "" (circle F.Cu 1700 2300 5700))
      (keepout "" (circle In1.Cu 1700 2300 5700))
      (keepout "" (circle In2.Cu 1700 2300 5700))
      (keepout "" (circle B.Cu 1700 2300 5700))
      (keepout "" (circle F.Cu 1700 2300 -1300))
      (keepout "" (circle In1.Cu 1700 2300 -1300))
      (keepout "" (circle In2.Cu 1700 2300 -1300))
      (keepout "" (circle B.Cu 1700 2300 -1300))
    )
    (image Custom:STD_DDW_PINHEAD_V_1x06
      (outline (path signal 120  -844 8210  486 8210))
      (outline (path signal 120  -844 6880  -844 8210))
      (outline (path signal 120  1816 5610  1816 -7150))
      (outline (path signal 120  -844 5610  1816 5610))
      (outline (path signal 120  -844 5610  -844 -7150))
      (outline (path signal 120  -844 -7150  1816 -7150))
      (outline (path signal 50  2286 8680  -1314 8680))
      (outline (path signal 50  -1314 8680  -1314 -7620))
      (outline (path signal 50  2286 -7620  2286 8680))
      (outline (path signal 50  -1314 -7620  2286 -7620))
      (outline (path signal 100  1756 8150  1756 -7090))
      (outline (path signal 100  -149 8150  1756 8150))
      (outline (path signal 100  -784 7515  -149 8150))
      (outline (path signal 100  1756 -7090  -784 -7090))
      (outline (path signal 100  -784 -7090  -784 7515))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 486 6880)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 2 486 4340)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 3 486 1800)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 4 486 -740)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 5 486 -3280)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 6 486 -5820)
    )
    (image "Custom:STD_DDW_PLCC-68"
      (outline (path signal 120  -15625 1925  -15625 -28325))
      (outline (path signal 120  -15625 -28325  15625 -28325))
      (outline (path signal 120  -14625 2925  -15625 1925))
      (outline (path signal 120  -1000 2925  -14625 2925))
      (outline (path signal 120  15625 2925  1000 2925))
      (outline (path signal 120  15625 -28325  15625 2925))
      (outline (path signal 50  -16000 3300  -16000 -28700))
      (outline (path signal 50  -16000 -28700  16000 -28700))
      (outline (path signal 50  16000 3300  -16000 3300))
      (outline (path signal 50  16000 -28700  16000 3300))
      (outline (path signal 100  -15525 1825  -15525 -28225))
      (outline (path signal 100  -15525 -28225  15525 -28225))
      (outline (path signal 100  -14525 2825  -15525 1825))
      (outline (path signal 100  -12985 285  -12985 -25685))
      (outline (path signal 100  -12985 -25685  12985 -25685))
      (outline (path signal 100  -500 2825  0 1825))
      (outline (path signal 100  0 1825  500 2825))
      (outline (path signal 100  12985 285  -12985 285))
      (outline (path signal 100  12985 -25685  12985 285))
      (outline (path signal 100  15525 2825  -14525 2825))
      (outline (path signal 100  15525 -28225  15525 2825))
      (pin Rect[A]Pad_1422.400000x1422.400000_um 1 0 0)
      (pin Round[A]Pad_1422.400000_um 2 0 -2540)
      (pin Round[A]Pad_1422.400000_um 3 -2540 0)
      (pin Round[A]Pad_1422.400000_um 4 -2540 -2540)
      (pin Round[A]Pad_1422.400000_um 5 -5080 0)
      (pin Round[A]Pad_1422.400000_um 6 -5080 -2540)
      (pin Round[A]Pad_1422.400000_um 7 -7620 0)
      (pin Round[A]Pad_1422.400000_um 8 -7620 -2540)
      (pin Round[A]Pad_1422.400000_um 9 -10160 0)
      (pin Round[A]Pad_1422.400000_um 10 -12700 -2540)
      (pin Round[A]Pad_1422.400000_um 11 -10160 -2540)
      (pin Round[A]Pad_1422.400000_um 12 -12700 -5080)
      (pin Round[A]Pad_1422.400000_um 13 -10160 -5080)
      (pin Round[A]Pad_1422.400000_um 14 -12700 -7620)
      (pin Round[A]Pad_1422.400000_um 15 -10160 -7620)
      (pin Round[A]Pad_1422.400000_um 16 -12700 -10160)
      (pin Round[A]Pad_1422.400000_um 17 -10160 -10160)
      (pin Round[A]Pad_1422.400000_um 18 -12700 -12700)
      (pin Round[A]Pad_1422.400000_um 19 -10160 -12700)
      (pin Round[A]Pad_1422.400000_um 20 -12700 -15240)
      (pin Round[A]Pad_1422.400000_um 21 -10160 -15240)
      (pin Round[A]Pad_1422.400000_um 22 -12700 -17780)
      (pin Round[A]Pad_1422.400000_um 23 -10160 -17780)
      (pin Round[A]Pad_1422.400000_um 24 -12700 -20320)
      (pin Round[A]Pad_1422.400000_um 25 -10160 -20320)
      (pin Round[A]Pad_1422.400000_um 26 -12700 -22860)
      (pin Round[A]Pad_1422.400000_um 27 -10160 -25400)
      (pin Round[A]Pad_1422.400000_um 28 -10160 -22860)
      (pin Round[A]Pad_1422.400000_um 29 -7620 -25400)
      (pin Round[A]Pad_1422.400000_um 30 -7620 -22860)
      (pin Round[A]Pad_1422.400000_um 31 -5080 -25400)
      (pin Round[A]Pad_1422.400000_um 32 -5080 -22860)
      (pin Round[A]Pad_1422.400000_um 33 -2540 -25400)
      (pin Round[A]Pad_1422.400000_um 34 -2540 -22860)
      (pin Round[A]Pad_1422.400000_um 35 0 -25400)
      (pin Round[A]Pad_1422.400000_um 36 0 -22860)
      (pin Round[A]Pad_1422.400000_um 37 2540 -25400)
      (pin Round[A]Pad_1422.400000_um 38 2540 -22860)
      (pin Round[A]Pad_1422.400000_um 39 5080 -25400)
      (pin Round[A]Pad_1422.400000_um 40 5080 -22860)
      (pin Round[A]Pad_1422.400000_um 41 7620 -25400)
      (pin Round[A]Pad_1422.400000_um 42 7620 -22860)
      (pin Round[A]Pad_1422.400000_um 43 10160 -25400)
      (pin Round[A]Pad_1422.400000_um 44 12700 -22860)
      (pin Round[A]Pad_1422.400000_um 45 10160 -22860)
      (pin Round[A]Pad_1422.400000_um 46 12700 -20320)
      (pin Round[A]Pad_1422.400000_um 47 10160 -20320)
      (pin Round[A]Pad_1422.400000_um 48 12700 -17780)
      (pin Round[A]Pad_1422.400000_um 49 10160 -17780)
      (pin Round[A]Pad_1422.400000_um 50 12700 -15240)
      (pin Round[A]Pad_1422.400000_um 51 10160 -15240)
      (pin Round[A]Pad_1422.400000_um 52 12700 -12700)
      (pin Round[A]Pad_1422.400000_um 53 10160 -12700)
      (pin Round[A]Pad_1422.400000_um 54 12700 -10160)
      (pin Round[A]Pad_1422.400000_um 55 10160 -10160)
      (pin Round[A]Pad_1422.400000_um 56 12700 -7620)
      (pin Round[A]Pad_1422.400000_um 57 10160 -7620)
      (pin Round[A]Pad_1422.400000_um 58 12700 -5080)
      (pin Round[A]Pad_1422.400000_um 59 10160 -5080)
      (pin Round[A]Pad_1422.400000_um 60 12700 -2540)
      (pin Round[A]Pad_1422.400000_um 61 10160 0)
      (pin Round[A]Pad_1422.400000_um 62 10160 -2540)
      (pin Round[A]Pad_1422.400000_um 63 7620 0)
      (pin Round[A]Pad_1422.400000_um 64 7620 -2540)
      (pin Round[A]Pad_1422.400000_um 65 5080 0)
      (pin Round[A]Pad_1422.400000_um 66 5080 -2540)
      (pin Round[A]Pad_1422.400000_um 67 2540 0)
      (pin Round[A]Pad_1422.400000_um 68 2540 -2540)
    )
    (image "Custom:STD_DDW_PLCC-44"
      (outline (path signal 120  -13120 4500  -13120 -18200))
      (outline (path signal 120  -13120 -18200  10580 -18200))
      (outline (path signal 120  -12120 5500  -13120 4500))
      (outline (path signal 120  -2270 5500  -12120 5500))
      (outline (path signal 120  10580 5500  -270 5500))
      (outline (path signal 120  10580 -18200  10580 5500))
      (outline (path signal 50  -13520 5900  -13520 -18600))
      (outline (path signal 50  -13520 -18600  10980 -18600))
      (outline (path signal 50  10980 5900  -13520 5900))
      (outline (path signal 50  10980 -18600  10980 5900))
      (outline (path signal 100  -13020 4400  -13020 -18100))
      (outline (path signal 100  -13020 -18100  10480 -18100))
      (outline (path signal 100  -12020 5400  -13020 4400))
      (outline (path signal 100  -10480 2860  -10480 -15560))
      (outline (path signal 100  -10480 -15560  7940 -15560))
      (outline (path signal 100  -1770 5400  -1270 4400))
      (outline (path signal 100  -1270 4400  -770 5400))
      (outline (path signal 100  7940 2860  -10480 2860))
      (outline (path signal 100  7940 -15560  7940 2860))
      (outline (path signal 100  10480 5400  -12020 5400))
      (outline (path signal 100  10480 -18100  10480 5400))
      (pin Rect[A]Pad_1422.400000x1422.400000_um 1 0 0)
      (pin Round[A]Pad_1422.400000_um 2 -2540 2540)
      (pin Round[A]Pad_1422.400000_um 3 -2540 0)
      (pin Round[A]Pad_1422.400000_um 4 -5080 2540)
      (pin Round[A]Pad_1422.400000_um 5 -5080 0)
      (pin Round[A]Pad_1422.400000_um 6 -7620 2540)
      (pin Round[A]Pad_1422.400000_um 7 -10160 0)
      (pin Round[A]Pad_1422.400000_um 8 -7620 0)
      (pin Round[A]Pad_1422.400000_um 9 -10160 -2540)
      (pin Round[A]Pad_1422.400000_um 10 -7620 -2540)
      (pin Round[A]Pad_1422.400000_um 11 -10160 -5080)
      (pin Round[A]Pad_1422.400000_um 12 -7620 -5080)
      (pin Round[A]Pad_1422.400000_um 13 -10160 -7620)
      (pin Round[A]Pad_1422.400000_um 14 -7620 -7620)
      (pin Round[A]Pad_1422.400000_um 15 -10160 -10160)
      (pin Round[A]Pad_1422.400000_um 16 -7620 -10160)
      (pin Round[A]Pad_1422.400000_um 17 -10160 -12700)
      (pin Round[A]Pad_1422.400000_um 18 -7620 -15240)
      (pin Round[A]Pad_1422.400000_um 19 -7620 -12700)
      (pin Round[A]Pad_1422.400000_um 20 -5080 -15240)
      (pin Round[A]Pad_1422.400000_um 21 -5080 -12700)
      (pin Round[A]Pad_1422.400000_um 22 -2540 -15240)
      (pin Round[A]Pad_1422.400000_um 23 -2540 -12700)
      (pin Round[A]Pad_1422.400000_um 24 0 -15240)
      (pin Round[A]Pad_1422.400000_um 25 0 -12700)
      (pin Round[A]Pad_1422.400000_um 26 2540 -15240)
      (pin Round[A]Pad_1422.400000_um 27 2540 -12700)
      (pin Round[A]Pad_1422.400000_um 28 5080 -15240)
      (pin Round[A]Pad_1422.400000_um 29 7620 -12700)
      (pin Round[A]Pad_1422.400000_um 30 5080 -12700)
      (pin Round[A]Pad_1422.400000_um 31 7620 -10160)
      (pin Round[A]Pad_1422.400000_um 32 5080 -10160)
      (pin Round[A]Pad_1422.400000_um 33 7620 -7620)
      (pin Round[A]Pad_1422.400000_um 34 5080 -7620)
      (pin Round[A]Pad_1422.400000_um 35 7620 -5080)
      (pin Round[A]Pad_1422.400000_um 36 5080 -5080)
      (pin Round[A]Pad_1422.400000_um 37 7620 -2540)
      (pin Round[A]Pad_1422.400000_um 38 5080 -2540)
      (pin Round[A]Pad_1422.400000_um 39 7620 0)
      (pin Round[A]Pad_1422.400000_um 40 5080 2540)
      (pin Round[A]Pad_1422.400000_um 41 5080 0)
      (pin Round[A]Pad_1422.400000_um 42 2540 2540)
      (pin Round[A]Pad_1422.400000_um 43 2540 0)
      (pin Round[A]Pad_1422.400000_um 44 0 2540)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 120  -1350 1310  -1350 -1310))
      (outline (path signal 120  -1350 -1310  21670 -1310))
      (outline (path signal 120  1270 1310  1270 -1310))
      (outline (path signal 120  21670 1310  -1350 1310))
      (outline (path signal 120  21670 -1310  21670 1310))
      (outline (path signal 50  -1600 1560  -1600 -1560))
      (outline (path signal 50  -1600 -1560  21920 -1560))
      (outline (path signal 50  21920 1560  -1600 1560))
      (outline (path signal 50  21920 -1560  21920 1560))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (pin Rect[A]Pad_1600.000000x1600.000000_um 1 0 0)
      (pin Round[A]Pad_1600.000000_um 2 2540 0)
      (pin Round[A]Pad_1600.000000_um 3 5080 0)
      (pin Round[A]Pad_1600.000000_um 4 7620 0)
      (pin Round[A]Pad_1600.000000_um 5 10160 0)
      (pin Round[A]Pad_1600.000000_um 6 12700 0)
      (pin Round[A]Pad_1600.000000_um 7 15240 0)
      (pin Round[A]Pad_1600.000000_um 8 17780 0)
      (pin Round[A]Pad_1600.000000_um 9 20320 0)
    )
    (image Custom:STD_DDW_DIP32
      (outline (path signal 120  -9096 20516  -9096 -20364))
      (outline (path signal 120  -9096 -20364  9024 -20364))
      (outline (path signal 120  -6096 20456  -6096 -20304))
      (outline (path signal 120  -6096 -20304  6024 -20304))
      (outline (path signal 120  -1036 20456  -6096 20456))
      (outline (path signal 120  6024 20456  964 20456))
      (outline (path signal 120  6024 -20304  6024 20456))
      (outline (path signal 120  9024 20516  -9096 20516))
      (outline (path signal 120  9024 -20364  9024 20516))
      (outline (path signal 0  -980.567 20479  -980.567 20456  -976 20456  -957.938 20272.6
            -904.447 20096.3  -817.581 19933.8  -700.68 19791.3  -558.236 19674.4
            -395.722 19587.6  -219.385 19534.1  -36 19516  147.385 19534.1
            323.722 19587.6  486.236 19674.4  628.68 19791.3  745.581 19933.8
            832.447 20096.3  885.938 20272.6  904 20456  908.567 20456  908.567 20479
            941.039 20511.4  986.961 20511.4  1019.43 20479  1019.43 20456
            1024 20456  1005.95 20261.2  952.421 20073.1  865.23 19898  747.349 19741.9
            602.793 19610.1  436.483 19507.1  254.083 19436.5  61.804 19400.5
            -133.804 19400.5  -326.083 19436.5  -508.483 19507.1  -674.793 19610.1
            -819.349 19741.9  -937.23 19898  -1024.42 20073.1  -1077.95 20261.2
            -1096 20456  -1091.43 20456  -1091.43 20479  -1058.96 20511.4
            -1013.04 20511.4))
      (outline (path signal 50  -9206 20726  -9206 -20574))
      (outline (path signal 50  -9206 -20574  9144 -20574))
      (outline (path signal 50  9144 20726  -9206 20726))
      (outline (path signal 50  9144 -20574  9144 20726))
      (outline (path signal 100  -8926 20456  -8926 -20304))
      (outline (path signal 100  -8926 -20304  8854 -20304))
      (outline (path signal 100  -7401 19396  -6401 20396))
      (outline (path signal 100  -7401 -20244  -7401 19396))
      (outline (path signal 100  -6401 20396  7329 20396))
      (outline (path signal 100  7329 20396  7329 -20244))
      (outline (path signal 100  7329 -20244  -7401 -20244))
      (outline (path signal 100  8854 20456  -8926 20456))
      (outline (path signal 100  8854 -20304  8854 20456))
      (pin Rect[A]Pad_2400.000000x1600.000000_um 1 -7656 19126)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 2 -7656 16586)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 3 -7656 14046)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 4 -7656 11506)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 5 -7656 8966)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 6 -7656 6426)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 7 -7656 3886)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 8 -7656 1346)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 9 -7656 -1194)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 10 -7656 -3734)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 11 -7656 -6274)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 12 -7656 -8814)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 13 -7656 -11354)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 14 -7656 -13894)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 15 -7656 -16434)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 16 -7656 -18974)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 17 7584 -18974)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 18 7584 -16434)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 19 7584 -13894)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 20 7584 -11354)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 21 7584 -8814)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 22 7584 -6274)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 23 7584 -3734)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 24 7584 -1194)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 25 7584 1346)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 26 7584 3886)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 27 7584 6426)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 28 7584 8966)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 29 7584 11506)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 30 7584 14046)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 31 7584 16586)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 32 7584 19126)
    )
    (image Custom:STD_DDW_PinHeader_2x10
      (outline (path signal 120  3870 1330  3870 -24190))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 -24190  3870 -24190))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -24190))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  4350 -24650  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  -1800 -24650  4350 -24650))
      (outline (path signal 50  -1800 1800  -1800 -24650))
      (outline (path signal 100  3810 -24130  -1270 -24130))
      (outline (path signal 100  3810 1270  3810 -24130))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  -1270 -24130  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 0 0)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 2 2540 0)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 3 0 -2540)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 4 2540 -2540)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 5 0 -5080)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 6 2540 -5080)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 7 0 -7620)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 8 2540 -7620)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 9 0 -10160)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 10 2540 -10160)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 11 0 -12700)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 12 2540 -12700)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 13 0 -15240)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 14 2540 -15240)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 15 0 -17780)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 16 2540 -17780)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 17 0 -20320)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 18 2540 -20320)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 19 0 -22860)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 20 2540 -22860)
    )
    (image Custom:STD_DDW_PINHEAD_V_2x20
      (outline (path signal 120  -1330 -49590  3870 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  3870 1330  3870 -49590))
      (outline (path signal 50  -1800 -50050  4350 -50050))
      (outline (path signal 50  4350 -50050  4350 1800))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 100  -1270 -49530  -1270 0))
      (outline (path signal 100  3810 -49530  -1270 -49530))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -49530))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 0 0)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 2 2540 0)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 3 0 -2540)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 4 2540 -2540)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 5 0 -5080)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 6 2540 -5080)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 7 0 -7620)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 8 2540 -7620)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 9 0 -10160)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 10 2540 -10160)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 11 0 -12700)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 12 2540 -12700)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 13 0 -15240)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 14 2540 -15240)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 15 0 -17780)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 16 2540 -17780)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 17 0 -20320)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 18 2540 -20320)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 19 0 -22860)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 20 2540 -22860)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 21 0 -25400)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 22 2540 -25400)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 23 0 -27940)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 24 2540 -27940)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 25 0 -30480)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 26 2540 -30480)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 27 0 -33020)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 28 2540 -33020)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 29 0 -35560)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 30 2540 -35560)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 31 0 -38100)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 32 2540 -38100)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 33 0 -40640)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 34 2540 -40640)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 35 0 -43180)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 36 2540 -43180)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 37 0 -45720)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 38 2540 -45720)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 39 0 -48260)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 40 2540 -48260)
    )
    (image Custom:STD_DDW_TO92
      (outline (path signal 120  -1736 -1872  1864 -1872))
      (outline (path signal 0  -774.553 2483.43  -733.039 2483.43  -700.567 2450.96  -700.567 2405.04
            -733.039 2372.57  -737.447 2372.57  -736.957 2371.1  -1017.9 2257.91
            -1283.25 2111.86  -1529.2 1935.08  -1752.2 1730.11  -1949.03 1499.9
            -2116.87 1247.76  -2253.28 977.331  -2356.32 692.506  -2424.49 397.389
            -2456.81 96.229  -2452.82 -206.633  -2412.57 -506.836  -2336.65 -800.054
            -2226.14 -1082.06  -2082.64 -1348.8  -1908.22 -1596.43  -1705.38 -1821.38
            -1708.59 -1824.63  -1692.02 -1841.19  -1692.02 -1887.12  -1724.49 -1919.59
            -1770.41 -1919.59  -1786.32 -1903.68  -1789.52 -1906.94  -1990.95 -1685.04
            -2165.97 -1441.78  -2312.33 -1180.27  -2428.16 -903.868  -2511.95 -616.139
            -2562.64 -320.773  -2579.58 -21.569  -2562.55 277.63  -2511.76 572.979
            -2427.87 860.682  -2311.95 1137.04  -2165.51 1398.51  -1990.41 1641.71
            -1788.91 1863.54  -1563.59 2061.14  -1317.37 2231.97  -1053.38 2373.83
            -779.125 2483.27  -778.961 2483.43  -778.714 2483.43  -775.043 2484.9))
      (outline (path signal 0  866.749 2483.43  866.961 2483.43  867.092 2483.3  1142.39 2378.03
            1408.56 2239.68  1657.25 2071.94  1885.23 1876.98  2089.55 1657.34
            2267.53 1415.88  2416.87 1155.72  2535.64 880.254  2622.27 593.061
            2675.65 297.874  2695.09 -1.471  2680.32 -301.082  2631.55 -597.066
            2549.41 -885.576  2434.97 -1162.86  2289.7 -1425.32  2115.51 -1669.53
            1914.65 -1892.33  1911.43 -1889.09  1895.41 -1905.12  1849.48 -1905.12
            1817.01 -1872.64  1817.01 -1826.72  1833.45 -1810.28  1830.24 -1807.03
            2032.45 -1581.22  2205.97 -1332.69  2348.29 -1065.06  2457.32 -782.235
            2531.49 -488.333  2569.7 -187.636  2571.4 115.474  2536.57 416.582
            2465.72 711.299  2359.86 995.331  2220.57 1264.54  2049.84 1515.01
            1850.19 1743.08  1624.51 1945.43  1376.09 2119.12  1108.55 2261.61
            825.798 2370.83  826.352 2372.57  821.039 2372.57  788.567 2405.04
            788.567 2450.96  821.039 2483.43  861.648 2483.43  862.202 2485.17))
      (outline (path signal 50  -2666 3028  2794 3028))
      (outline (path signal 50  -2656 3028  -2666 -2032))
      (outline (path signal 50  2794 -2032  -2666 -2032))
      (outline (path signal 50  2794 -2032  2794 3028))
      (outline (path signal 100  -1706 -1772  1794 -1772))
      (outline (path signal 0  64 2504.19  83.134 2504.19  110.194 2477.13  110.194 2438.87
            83.134 2411.81  64 2411.81  64 2408  -236.573 2389.34  -532.53 2333.64
            -819.324 2241.77  -1092.55 2115.12  -1348.02 1955.65  -1581.79 1765.81
            -1790.29 1548.51  -1970.32 1307.08  -2119.09 1045.25  -2234.34 767.02
            -2314.28 476.673  -2357.7 178.668  -2363.92 -122.42  -2332.86 -421.965
            -2264.98 -715.367  -2161.33 -998.12  -2023.5 -1265.88  -1853.61 -1514.54
            -1654.27 -1740.27  -1656.96 -1742.96  -1643.43 -1756.49  -1643.43 -1794.76
            -1670.49 -1821.82  -1708.76 -1821.82  -1722.29 -1808.29  -1724.98 -1810.98
            -1922.85 -1588.31  -2093.18 -1343.92  -2233.6 -1081.21  -2342.17 -803.813
            -2417.39 -515.579  -2458.2 -220.502  -2464.05 77.327  -2434.85 373.779
            -2371.01 664.744  -2273.41 946.189  -2143.41 1214.21  -1982.81 1465.1
            -1793.84 1695.37  -1579.1 1901.83  -1341.59 2081.62  -1084.6 2232.25
            -811.676 2351.62  -526.617 2438.1  -233.37 2490.46  64 2508))
      (outline (path signal 0  361.37 2490.46  654.617 2438.1  939.676 2351.62  1212.6 2232.25
            1469.59 2081.62  1707.1 1901.83  1921.84 1695.37  2110.81 1465.1
            2271.41 1214.21  2401.41 946.189  2499.01 664.744  2562.85 373.779
            2592.05 77.327  2586.2 -220.502  2545.39 -515.579  2470.17 -803.813
            2361.6 -1081.21  2221.18 -1343.92  2050.85 -1588.31  1852.98 -1810.98
            1850.29 -1808.29  1836.76 -1821.82  1798.49 -1821.82  1771.43 -1794.76
            1771.43 -1756.49  1784.96 -1742.96  1782.27 -1740.27  1981.61 -1514.54
            2151.5 -1265.88  2289.33 -998.12  2392.98 -715.367  2460.86 -421.965
            2491.92 -122.42  2485.7 178.668  2442.28 476.673  2362.34 767.02
            2247.09 1045.25  2098.32 1307.08  1918.29 1548.51  1709.79 1765.81
            1476.02 1955.65  1220.55 2115.12  947.324 2241.77  660.53 2333.64
            364.573 2389.34  64 2408  64 2411.81  44.866 2411.81  17.806 2438.87
            17.806 2477.13  44.866 2504.19  64 2504.19  64 2508))
      (pin "Rect[A][0.000000,-400.000000]Pad_1100.000000x1800.000000_um" 1 -1206 -22)
      (pin RoundRect[A][0.000000,400.000000]Pad_1100.000000x1800.000000_276.046000_um_0.000000_0 2 64 1248)
      (pin "RoundRect[A][0.000000,-400.000000]Pad_1100.000000x1800.000000_276.046000_um_0.000000_0" 3 1334 -22)
    )
    (image "NetTie:NetTie-2_THT_Pad0.3mm"
      (pin Round[A]Pad_600.000000_um 1 0 0)
      (pin Round[A]Pad_600.000000_um 2 1200 0)
    )
    (image Custom:STD_DDW_PinHeader_2x17
      (outline (path signal 120  3920 1380  3920 -42020))
      (outline (path signal 120  1270 1380  3920 1380))
      (outline (path signal 120  -1380 1380  0 1380))
      (outline (path signal 120  -1380 0  -1380 1380))
      (outline (path signal 120  1270 -1270  1270 1380))
      (outline (path signal 120  -1380 -1270  1270 -1270))
      (outline (path signal 120  -1380 -1270  -1380 -42020))
      (outline (path signal 120  -1380 -42020  3920 -42020))
      (outline (path signal 50  4320 1780  -1770 1780))
      (outline (path signal 50  -1770 1780  -1770 -42410))
      (outline (path signal 50  4320 -42410  4320 1780))
      (outline (path signal 50  -1770 -42410  4320 -42410))
      (outline (path signal 100  3810 1270  3810 -41910))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  3810 -41910  -1270 -41910))
      (outline (path signal 100  -1270 -41910  -1270 0))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 0 0)
      (pin Round[A]Pad_1700.000000_um 2 2540 0)
      (pin Round[A]Pad_1700.000000_um 3 0 -2540)
      (pin Round[A]Pad_1700.000000_um 4 2540 -2540)
      (pin Round[A]Pad_1700.000000_um 5 0 -5080)
      (pin Round[A]Pad_1700.000000_um 6 2540 -5080)
      (pin Round[A]Pad_1700.000000_um 7 0 -7620)
      (pin Round[A]Pad_1700.000000_um 8 2540 -7620)
      (pin Round[A]Pad_1700.000000_um 9 0 -10160)
      (pin Round[A]Pad_1700.000000_um 10 2540 -10160)
      (pin Round[A]Pad_1700.000000_um 11 0 -12700)
      (pin Round[A]Pad_1700.000000_um 12 2540 -12700)
      (pin Round[A]Pad_1700.000000_um 13 0 -15240)
      (pin Round[A]Pad_1700.000000_um 14 2540 -15240)
      (pin Round[A]Pad_1700.000000_um 15 0 -17780)
      (pin Round[A]Pad_1700.000000_um 16 2540 -17780)
      (pin Round[A]Pad_1700.000000_um 17 0 -20320)
      (pin Round[A]Pad_1700.000000_um 18 2540 -20320)
      (pin Round[A]Pad_1700.000000_um 19 0 -22860)
      (pin Round[A]Pad_1700.000000_um 20 2540 -22860)
      (pin Round[A]Pad_1700.000000_um 21 0 -25400)
      (pin Round[A]Pad_1700.000000_um 22 2540 -25400)
      (pin Round[A]Pad_1700.000000_um 23 0 -27940)
      (pin Round[A]Pad_1700.000000_um 24 2540 -27940)
      (pin Round[A]Pad_1700.000000_um 25 0 -30480)
      (pin Round[A]Pad_1700.000000_um 26 2540 -30480)
      (pin Round[A]Pad_1700.000000_um 27 0 -33020)
      (pin Round[A]Pad_1700.000000_um 28 2540 -33020)
      (pin Round[A]Pad_1700.000000_um 29 0 -35560)
      (pin Round[A]Pad_1700.000000_um 30 2540 -35560)
      (pin Round[A]Pad_1700.000000_um 31 0 -38100)
      (pin Round[A]Pad_1700.000000_um 32 2540 -38100)
      (pin Round[A]Pad_1700.000000_um 33 0 -40640)
      (pin Round[A]Pad_1700.000000_um 34 2540 -40640)
    )
    (image Custom:STD_DDW_PINHEAD_V_1x02::2
      (outline (path signal 120  1308 -222  1308 -2822))
      (outline (path signal 120  -1352 -2822  1308 -2822))
      (outline (path signal 120  -1352 -222  1308 -222))
      (outline (path signal 120  -1352 -222  -1352 -2822))
      (outline (path signal 120  -1352 1048  -1352 2378))
      (outline (path signal 120  -1352 2378  -22 2378))
      (outline (path signal 50  1778 -3302  1778 2848))
      (outline (path signal 50  1778 2848  -1822 2848))
      (outline (path signal 50  -1822 -3302  1778 -3302))
      (outline (path signal 50  -1822 2848  -1822 -3302))
      (outline (path signal 100  1248 -2762  -1292 -2762))
      (outline (path signal 100  1248 2318  1248 -2762))
      (outline (path signal 100  -657 2318  1248 2318))
      (outline (path signal 100  -1292 -2762  -1292 1683))
      (outline (path signal 100  -1292 1683  -657 2318))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 -22 1048)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 2 -22 -1492)
    )
    (image Custom:STD_DDW_SIP10
      (outline (path signal 120  11688 -506  -14052 -506))
      (outline (path signal 120  -11342 -506  -11342 -3306))
      (outline (path signal 120  -14052 -506  -14052 -3306))
      (outline (path signal 120  11688 -3306  11688 -506))
      (outline (path signal 120  -14052 -3306  11688 -3306))
      (outline (path signal 50  11938 -256  -14312 -256))
      (outline (path signal 50  -14312 -256  -14312 -3556))
      (outline (path signal 50  11938 -3556  11938 -256))
      (outline (path signal 50  -14312 -3556  11938 -3556))
      (outline (path signal 100  11538 -656  -13902 -656))
      (outline (path signal 100  -11342 -656  -11342 -3156))
      (outline (path signal 100  -13902 -656  -13902 -3156))
      (outline (path signal 100  11538 -3156  11538 -656))
      (outline (path signal 100  -13902 -3156  11538 -3156))
      (pin Rect[A]Pad_1600.000000x1600.000000_um 1 -12612 -1906)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 2 -10072 -1906)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 3 -7532 -1906)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 4 -4992 -1906)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 5 -2452 -1906)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 6 88 -1906)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 7 2628 -1906)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 8 5168 -1906)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 9 7708 -1906)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 10 10248 -1906)
    )
    (image Custom:STD_DDW_SIP10::1
      (outline (path signal 120  -14052 -506  -14052 -3306))
      (outline (path signal 120  -14052 -3306  11688 -3306))
      (outline (path signal 120  -11342 -506  -11342 -3306))
      (outline (path signal 120  11688 -506  -14052 -506))
      (outline (path signal 120  11688 -3306  11688 -506))
      (outline (path signal 50  -14312 -256  -14312 -3556))
      (outline (path signal 50  -14312 -3556  11938 -3556))
      (outline (path signal 50  11938 -256  -14312 -256))
      (outline (path signal 50  11938 -3556  11938 -256))
      (outline (path signal 100  -13902 -656  -13902 -3156))
      (outline (path signal 100  -13902 -3156  11538 -3156))
      (outline (path signal 100  -11342 -656  -11342 -3156))
      (outline (path signal 100  11538 -656  -13902 -656))
      (outline (path signal 100  11538 -3156  11538 -656))
      (pin Rect[A]Pad_1600.000000x1600.000000_um 1 -12612 -1906)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 2 -10072 -1906)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 3 -7532 -1906)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 4 -4992 -1906)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 5 -2452 -1906)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 6 88 -1906)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 7 2628 -1906)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 8 5168 -1906)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 9 7708 -1906)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 10 10248 -1906)
    )
    (image Custom:STD_DDW_SIP9
      (outline (path signal 120  -11298 1272  -11298 -1528))
      (outline (path signal 120  -11298 -1528  11902 -1528))
      (outline (path signal 120  -8588 1272  -8588 -1528))
      (outline (path signal 120  11902 1272  -11298 1272))
      (outline (path signal 120  11902 -1528  11902 1272))
      (outline (path signal 50  -11558 1522  -11558 -1778))
      (outline (path signal 50  -11558 -1778  12192 -1778))
      (outline (path signal 50  12192 1522  -11558 1522))
      (outline (path signal 50  12192 -1778  12192 1522))
      (outline (path signal 100  -11148 1122  -11148 -1378))
      (outline (path signal 100  -11148 -1378  11752 -1378))
      (outline (path signal 100  -8588 1122  -8588 -1378))
      (outline (path signal 100  11752 1122  -11148 1122))
      (outline (path signal 100  11752 -1378  11752 1122))
      (pin Rect[A]Pad_1600.000000x1600.000000_um 1 -9858 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 2 -7318 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 3 -4778 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 4 -2238 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 5 302 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 6 2842 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 7 5382 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 8 7922 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 9 10462 -128)
    )
    (image Custom:STD_DDW_PINHEAD_V_2x13
      (outline (path signal 120  2822 17578  2822 -15562))
      (outline (path signal 120  222 17578  2822 17578))
      (outline (path signal 120  -2378 17578  -1048 17578))
      (outline (path signal 120  -2378 16248  -2378 17578))
      (outline (path signal 120  222 14978  222 17578))
      (outline (path signal 120  -2378 14978  222 14978))
      (outline (path signal 120  -2378 14978  -2378 -15562))
      (outline (path signal 120  -2378 -15562  2822 -15562))
      (outline (path signal 50  3302 18048  -2848 18048))
      (outline (path signal 50  -2848 18048  -2848 -16002))
      (outline (path signal 50  3302 -16002  3302 18048))
      (outline (path signal 50  -2848 -16002  3302 -16002))
      (outline (path signal 100  2762 17518  2762 -15502))
      (outline (path signal 100  -1048 17518  2762 17518))
      (outline (path signal 100  -2318 16248  -1048 17518))
      (outline (path signal 100  2762 -15502  -2318 -15502))
      (outline (path signal 100  -2318 -15502  -2318 16248))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 -1048 16248)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 2 1492 16248)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 3 -1048 13708)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 4 1492 13708)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 5 -1048 11168)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 6 1492 11168)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 7 -1048 8628)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 8 1492 8628)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 9 -1048 6088)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 10 1492 6088)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 11 -1048 3548)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 12 1492 3548)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 13 -1048 1008)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 14 1492 1008)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 15 -1048 -1532)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 16 1492 -1532)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 17 -1048 -4072)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 18 1492 -4072)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 19 -1048 -6612)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 20 1492 -6612)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 21 -1048 -9152)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 22 1492 -9152)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 23 -1048 -11692)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 24 1492 -11692)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 25 -1048 -14232)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 26 1492 -14232)
    )
    (image Custom:STD_DDW_PinHeader_2x11
      (outline (path signal 120  -1380 1380  0 1380))
      (outline (path signal 120  -1380 0  -1380 1380))
      (outline (path signal 120  -1380 -1270  -1380 -26780))
      (outline (path signal 120  -1380 -1270  1270 -1270))
      (outline (path signal 120  -1380 -26780  3920 -26780))
      (outline (path signal 120  1270 1380  3920 1380))
      (outline (path signal 120  1270 -1270  1270 1380))
      (outline (path signal 120  3920 1380  3920 -26780))
      (outline (path signal 50  -1770 1770  -1770 -27170))
      (outline (path signal 50  -1770 -27170  4320 -27170))
      (outline (path signal 50  4320 1770  -1770 1770))
      (outline (path signal 50  4320 -27170  4320 1770))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -26670  -1270 0))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -26670))
      (outline (path signal 100  3810 -26670  -1270 -26670))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 0 0)
      (pin Round[A]Pad_1700.000000_um 2 2540 0)
      (pin Round[A]Pad_1700.000000_um 3 0 -2540)
      (pin Round[A]Pad_1700.000000_um 4 2540 -2540)
      (pin Round[A]Pad_1700.000000_um 5 0 -5080)
      (pin Round[A]Pad_1700.000000_um 6 2540 -5080)
      (pin Round[A]Pad_1700.000000_um 7 0 -7620)
      (pin Round[A]Pad_1700.000000_um 8 2540 -7620)
      (pin Round[A]Pad_1700.000000_um 9 0 -10160)
      (pin Round[A]Pad_1700.000000_um 10 2540 -10160)
      (pin Round[A]Pad_1700.000000_um 11 0 -12700)
      (pin Round[A]Pad_1700.000000_um 12 2540 -12700)
      (pin Round[A]Pad_1700.000000_um 13 0 -15240)
      (pin Round[A]Pad_1700.000000_um 14 2540 -15240)
      (pin Round[A]Pad_1700.000000_um 15 0 -17780)
      (pin Round[A]Pad_1700.000000_um 16 2540 -17780)
      (pin Round[A]Pad_1700.000000_um 17 0 -20320)
      (pin Round[A]Pad_1700.000000_um 18 2540 -20320)
      (pin Round[A]Pad_1700.000000_um 19 0 -22860)
      (pin Round[A]Pad_1700.000000_um 20 2540 -22860)
      (pin Round[A]Pad_1700.000000_um 21 0 -25400)
      (pin Round[A]Pad_1700.000000_um 22 2540 -25400)
    )
    (padstack Round[B]Pad_6400.000000_um
      (shape (circle B.Cu 6400))
      (attach off)
    )
    (padstack Round[A]Pad_1000.000000_um
      (shape (circle F.Cu 1000))
      (shape (circle In1.Cu 1000))
      (shape (circle In2.Cu 1000))
      (shape (circle B.Cu 1000))
      (attach off)
    )
    (padstack Round[A]Pad_1422.400000_um
      (shape (circle F.Cu 1422.4))
      (shape (circle In1.Cu 1422.4))
      (shape (circle In2.Cu 1422.4))
      (shape (circle B.Cu 1422.4))
      (attach off)
    )
    (padstack Round[A]Pad_1440.000000_um
      (shape (circle F.Cu 1440))
      (shape (circle In1.Cu 1440))
      (shape (circle In2.Cu 1440))
      (shape (circle B.Cu 1440))
      (attach off)
    )
    (padstack Round[A]Pad_1524.000000_um
      (shape (circle F.Cu 1524))
      (shape (circle In1.Cu 1524))
      (shape (circle In2.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600.000000_um
      (shape (circle F.Cu 1600))
      (shape (circle In1.Cu 1600))
      (shape (circle In2.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1700.000000_um
      (shape (circle F.Cu 1700))
      (shape (circle In1.Cu 1700))
      (shape (circle In2.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Round[A]Pad_1800.000000_um
      (shape (circle F.Cu 1800))
      (shape (circle In1.Cu 1800))
      (shape (circle In2.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000.000000_um
      (shape (circle F.Cu 2000))
      (shape (circle In1.Cu 2000))
      (shape (circle In2.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_3497.580000_um
      (shape (circle F.Cu 3497.58))
      (shape (circle In1.Cu 3497.58))
      (shape (circle In2.Cu 3497.58))
      (shape (circle B.Cu 3497.58))
      (attach off)
    )
    (padstack Round[A]Pad_3600.000000_um
      (shape (circle F.Cu 3600))
      (shape (circle In1.Cu 3600))
      (shape (circle In2.Cu 3600))
      (shape (circle B.Cu 3600))
      (attach off)
    )
    (padstack Round[A]Pad_600.000000_um
      (shape (circle F.Cu 600))
      (shape (circle In1.Cu 600))
      (shape (circle In2.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
    (padstack Round[T]Pad_6400.000000_um
      (shape (circle F.Cu 6400))
      (attach off)
    )
    (padstack Oval[A]Pad_2000.000000x1400.000000_um
      (shape (path F.Cu 1400  -300 0  300 0))
      (shape (path In1.Cu 1400  -300 0  300 0))
      (shape (path In2.Cu 1400  -300 0  300 0))
      (shape (path B.Cu 1400  -300 0  300 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2400.000000x1600.000000_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path In1.Cu 1600  -400 0  400 0))
      (shape (path In2.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600.000000x1600.000000_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path In1.Cu 1600  0 0  0 0))
      (shape (path In2.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700.000000x1700.000000_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path In1.Cu 1700  0 0  0 0))
      (shape (path In2.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2200.000000x2200.000000_um
      (shape (path F.Cu 2200  0 0  0 0))
      (shape (path In1.Cu 2200  0 0  0 0))
      (shape (path In2.Cu 2200  0 0  0 0))
      (shape (path B.Cu 2200  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[A][0.000000,400.000000]Pad_1100.000000x1800.000000_276.046000_um_0.000000_0
      (shape (polygon F.Cu 0  -551.046 1025  -530.033 1130.64  -470.194 1220.19  -380.638 1280.03
            -275 1301.05  275 1301.05  380.638 1280.03  470.194 1220.19
            530.033 1130.64  551.046 1025  551.046 -225  530.033 -330.638
            470.194 -420.194  380.638 -480.033  275 -501.046  -275 -501.046
            -380.638 -480.033  -470.194 -420.194  -530.033 -330.638  -551.046 -225
            -551.046 1025))
      (shape (polygon In1.Cu 0  -551.046 1025  -530.033 1130.64  -470.194 1220.19  -380.638 1280.03
            -275 1301.05  275 1301.05  380.638 1280.03  470.194 1220.19
            530.033 1130.64  551.046 1025  551.046 -225  530.033 -330.638
            470.194 -420.194  380.638 -480.033  275 -501.046  -275 -501.046
            -380.638 -480.033  -470.194 -420.194  -530.033 -330.638  -551.046 -225
            -551.046 1025))
      (shape (polygon In2.Cu 0  -551.046 1025  -530.033 1130.64  -470.194 1220.19  -380.638 1280.03
            -275 1301.05  275 1301.05  380.638 1280.03  470.194 1220.19
            530.033 1130.64  551.046 1025  551.046 -225  530.033 -330.638
            470.194 -420.194  380.638 -480.033  275 -501.046  -275 -501.046
            -380.638 -480.033  -470.194 -420.194  -530.033 -330.638  -551.046 -225
            -551.046 1025))
      (shape (polygon B.Cu 0  -551.046 1025  -530.033 1130.64  -470.194 1220.19  -380.638 1280.03
            -275 1301.05  275 1301.05  380.638 1280.03  470.194 1220.19
            530.033 1130.64  551.046 1025  551.046 -225  530.033 -330.638
            470.194 -420.194  380.638 -480.033  275 -501.046  -275 -501.046
            -380.638 -480.033  -470.194 -420.194  -530.033 -330.638  -551.046 -225
            -551.046 1025))
      (attach off)
    )
    (padstack "RoundRect[A][0.000000,-400.000000]Pad_1100.000000x1800.000000_276.046000_um_0.000000_0"
      (shape (polygon F.Cu 0  -551.046 225  -530.033 330.638  -470.194 420.194  -380.638 480.033
            -275 501.046  275 501.046  380.638 480.033  470.194 420.194
            530.033 330.638  551.046 225  551.046 -1025  530.033 -1130.64
            470.194 -1220.19  380.638 -1280.03  275 -1301.05  -275 -1301.05
            -380.638 -1280.03  -470.194 -1220.19  -530.033 -1130.64  -551.046 -1025
            -551.046 225))
      (shape (polygon In1.Cu 0  -551.046 225  -530.033 330.638  -470.194 420.194  -380.638 480.033
            -275 501.046  275 501.046  380.638 480.033  470.194 420.194
            530.033 330.638  551.046 225  551.046 -1025  530.033 -1130.64
            470.194 -1220.19  380.638 -1280.03  275 -1301.05  -275 -1301.05
            -380.638 -1280.03  -470.194 -1220.19  -530.033 -1130.64  -551.046 -1025
            -551.046 225))
      (shape (polygon In2.Cu 0  -551.046 225  -530.033 330.638  -470.194 420.194  -380.638 480.033
            -275 501.046  275 501.046  380.638 480.033  470.194 420.194
            530.033 330.638  551.046 225  551.046 -1025  530.033 -1130.64
            470.194 -1220.19  380.638 -1280.03  275 -1301.05  -275 -1301.05
            -380.638 -1280.03  -470.194 -1220.19  -530.033 -1130.64  -551.046 -1025
            -551.046 225))
      (shape (polygon B.Cu 0  -551.046 225  -530.033 330.638  -470.194 420.194  -380.638 480.033
            -275 501.046  275 501.046  380.638 480.033  470.194 420.194
            530.033 330.638  551.046 225  551.046 -1025  530.033 -1130.64
            470.194 -1220.19  380.638 -1280.03  275 -1301.05  -275 -1301.05
            -380.638 -1280.03  -470.194 -1220.19  -530.033 -1130.64  -551.046 -1025
            -551.046 225))
      (attach off)
    )
    (padstack Rect[A]Pad_2000.000000x2000.000000_um
      (shape (rect F.Cu -1000 -1000 1000 1000))
      (shape (rect In1.Cu -1000 -1000 1000 1000))
      (shape (rect In2.Cu -1000 -1000 1000 1000))
      (shape (rect B.Cu -1000 -1000 1000 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_2000.000000x1400.000000_um
      (shape (rect F.Cu -1000 -700 1000 700))
      (shape (rect In1.Cu -1000 -700 1000 700))
      (shape (rect In2.Cu -1000 -700 1000 700))
      (shape (rect B.Cu -1000 -700 1000 700))
      (attach off)
    )
    (padstack Rect[A]Pad_2125.980000x2125.980000_um
      (shape (rect F.Cu -1062.99 -1062.99 1062.99 1062.99))
      (shape (rect In1.Cu -1062.99 -1062.99 1062.99 1062.99))
      (shape (rect In2.Cu -1062.99 -1062.99 1062.99 1062.99))
      (shape (rect B.Cu -1062.99 -1062.99 1062.99 1062.99))
      (attach off)
    )
    (padstack Rect[A]Pad_2200.000000x2200.000000_um
      (shape (rect F.Cu -1100 -1100 1100 1100))
      (shape (rect In1.Cu -1100 -1100 1100 1100))
      (shape (rect In2.Cu -1100 -1100 1100 1100))
      (shape (rect B.Cu -1100 -1100 1100 1100))
      (attach off)
    )
    (padstack Rect[A]Pad_2400.000000x1600.000000_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect In1.Cu -1200 -800 1200 800))
      (shape (rect In2.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack "Rect[A][0.000000,-400.000000]Pad_1100.000000x1800.000000_um"
      (shape (rect F.Cu -550 -1300 550 500))
      (shape (rect In1.Cu -550 -1300 550 500))
      (shape (rect In2.Cu -550 -1300 550 500))
      (shape (rect B.Cu -550 -1300 550 500))
      (attach off)
    )
    (padstack Rect[A]Pad_1422.400000x1422.400000_um
      (shape (rect F.Cu -711.2 -711.2 711.2 711.2))
      (shape (rect In1.Cu -711.2 -711.2 711.2 711.2))
      (shape (rect In2.Cu -711.2 -711.2 711.2 711.2))
      (shape (rect B.Cu -711.2 -711.2 711.2 711.2))
      (attach off)
    )
    (padstack Rect[A]Pad_1600.000000x1600.000000_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect In1.Cu -800 -800 800 800))
      (shape (rect In2.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700.000000x1700.000000_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect In1.Cu -850 -850 850 850))
      (shape (rect In2.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800.000000x1800.000000_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect In1.Cu -900 -900 900 900))
      (shape (rect In2.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-3]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle In1.Cu 800))
      (shape (circle In2.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins R4-1 P15-1 P15-2 U8-14 U48-25 U48-28 U48-40 U38-26 U39-14 U34-14 U49-14
        P14-14 U7-14 C29-1 C46-1 C44-1 C39-1 C36-1 C25-1 C48-1 C50-1 C52-1 C54-1 C23-1
        C27-1 C19-1 C31-1 C38-1 C15-1 C11-1 C7-1 C5-1 C13-1 C21-1 C61-1 C2-1 C3-1
        C63-2 C4-1 C1-1 P11-7 P11-11 P11-18 P11-20 C37-1 C6-1 C10-1 C18-1 C22-1 C26-1
        C30-1 C33-1 C40-1 C43-1 C45-1 C47-1 C49-1 C51-1 C53-1 U26-14 U2-14 U25-5 U25-40
        U4-20 U6-14 U5-14 U35-16 C41-1 C32-1 C72-1 J16-4 U68-16 U47-3 U32-16 J18-1
        J14-3 J14-29 J10-3 J10-29 U3-20 U55-20 D3-2 D11-2 J15-4 U58-6 U58-16 C17-1
        J8-3 J8-29 P51-9 D5-2 K3-3 U10-16 K16-3 U24-1 U24-14 J4-3 J4-29 P52-9 D9-2
        U31-20 U16-20 U67-16 J20-1 U52-34 U61-44 RN5-1 U14-14 U13-32 U57-9 U57-20
        U23-33 U15-20 D12-2 U66-16 D10-2 U33-13 U33-14 U29-3 P41-14 P37-14 U1-20 K2-3
        J6-3 J6-29 C56-1 RR5-1 U18-14 RR1-1 D7-2 RR8-1 D8-2 P19-14 J3-3 J3-29 U21-12
        U21-20 RP1-1 U63-14 U70-16 J12-2 C71-2 K18-3 U53-32)
    )
    (net +3V3
      (pins C24-1 C20-1 C16-1 C12-1 C8-1 P11-1 P11-2 P11-3)
    )
    (net "Net-(D3-K)"
      (pins U47-18 D3-1 C60-1 D4-1 C59-1)
    )
    (net "Net-(D1-A)"
      (pins R2-1 U19-3 D1-2 C28-1)
    )
    (net "Net-(D2-A)"
      (pins R3-1 U19-1 D2-2 C35-1)
    )
    (net "Net-(P15-Pin_3)"
      (pins P15-3 C109-2 U51-T)
    )
    (net A0
      (pins U38-9 U25-9 U4-2 U5-12 U47-4 U32-2 U52-14 U61-4 U13-12 U23-13 J11-14 C34-1
        U53-12)
    )
    (net "Net-(U35-C1-)"
      (pins U35-3 C55-2)
    )
    (net "{slash}WR"
      (pins U38-36 U25-10 U6-10 U5-8 U47-10 U32-14 K4-3 U52-66 U61-2 U18-10 U53-29)
    )
    (net "B_{slash}CLK"
      (pins J14-20 J10-20 J8-20 J4-20 U16-16 J6-20 J3-20)
    )
    (net "Net-(U35-C1+)"
      (pins U35-1 C55-1)
    )
    (net "Net-(BT1-+)"
      (pins BT1-1 D4-2)
    )
    (net "Net-(J1-Pin_2)"
      (pins J1-2 J3-21)
    )
    (net "Net-(J1-Pin_8)"
      (pins J1-8 J3-24)
    )
    (net B_INT
      (pins J2-1 J2-3 J2-5 J2-7 J2-9 J2-11 J9-1 J9-3 J9-5 J9-7 J9-9 J9-11 U16-6 J7-1
        J7-3 J7-5 J7-7 J7-9 J7-11 J1-1 J1-3 J1-5 J1-7 J1-9 J1-11 R26-1 J5-1 J5-3 J5-5
        J5-7 J5-9 J5-11 J13-1 J13-3 J13-5 J13-7 J13-9 J13-11)
    )
    (net "Net-(J1-Pin_10)"
      (pins J1-10 J3-25)
    )
    (net "Net-(J1-Pin_6)"
      (pins J1-6 J3-23)
    )
    (net "Net-(J1-Pin_4)"
      (pins J1-4 J3-22)
    )
    (net isa_iq_2
      (pins J5-12 J6-4)
    )
    (net "EXT-RES"
      (pins SW2-2 SW2-2@1 U25-4 U55-1 U52-8 U23-34 J11-12 U29-2 C57-1 RR5-4 U63-13
        U70-1 J12-10)
    )
    (net B_SMEMR
      (pins J14-12 R13-2 J10-12 J8-12 J4-12 J6-12 J3-12)
    )
    (net -5V
      (pins P11-16 J14-5 J10-5 J8-5 J4-5 J6-5 J3-5)
    )
    (net BUSCLK
      (pins P14-8 P14-9 P14-10 P14-11 J14-30 J10-30 J8-30 J4-30 J6-30 J3-30)
    )
    (net "B_{slash}NMI"
      (pins J14-32 J10-32 J8-32 J4-32 U16-2 J6-32 RR5-5 J3-32)
    )
    (net "Net-(U10-C1+)"
      (pins C58-1 U10-1)
    )
    (net BUSALE
      (pins J14-28 J10-28 J8-28 J4-28 J6-28 J3-28)
    )
    (net +12V
      (pins P11-19 J14-9 J10-9 J8-9 J4-9 J6-9 J3-9)
    )
    (net -12V
      (pins P11-4 J14-7 J10-7 J8-7 J4-7 J6-7 J3-7)
    )
    (net "FP-D4"
      (pins U31-11 RN5-6 J12-22)
    )
    (net "Net-(J2-Pin_6)"
      (pins J2-6 J4-23)
    )
    (net B_IOW
      (pins U49-12 J14-13 J10-13 J8-13 J4-13 J6-13 J3-13)
    )
    (net B_IOR
      (pins U49-10 J14-14 J10-14 J8-14 J4-14 J6-14 J3-14)
    )
    (net "Net-(U10-C1-)"
      (pins C58-2 U10-3)
    )
    (net "Net-(J13-Pin_2)"
      (pins J14-21 J13-2)
    )
    (net "Net-(J13-Pin_10)"
      (pins J14-25 J13-10)
    )
    (net "Net-(J13-Pin_4)"
      (pins J14-22 J13-4)
    )
    (net "Net-(J13-Pin_8)"
      (pins J14-24 J13-8)
    )
    (net "Net-(J13-Pin_6)"
      (pins J14-23 J13-6)
    )
    (net "unconnected-(J14-~{DACK1}-Pad17)"
      (pins J14-17)
    )
    (net "unconnected-(J14-IO_READY-Pad41)"
      (pins J14-41)
    )
    (net "unconnected-(J14-~{DACK2}-Pad26)"
      (pins J14-26)
    )
    (net "{slash}AEN"
      (pins R6-1 J14-42 J10-42 J8-42 J4-42 J6-42 J3-42)
    )
    (net "unconnected-(J14-UNUSED-Pad8)"
      (pins J14-8)
    )
    (net "unconnected-(J14-DRQ1-Pad18)"
      (pins J14-18)
    )
    (net "unconnected-(J14-DRQ2-Pad6)"
      (pins J14-6)
    )
    (net "unconnected-(J14-~{DACK3}-Pad15)"
      (pins J14-15)
    )
    (net "unconnected-(J14-DRQ3-Pad16)"
      (pins J14-16)
    )
    (net "unconnected-(J14-~{DACK0}-Pad19)"
      (pins J14-19)
    )
    (net 5VSB
      (pins R1-1 R3-2 U19-9 U19-11 U19-13 U19-14 D2-1 D1-1 P11-17 U12-1 U12-14)
    )
    (net "Net-(U10-C2-)"
      (pins C62-2 U10-5)
    )
    (net B_A0
      (pins U4-18 J14-62 J10-62 J8-62 J4-62 J6-62 J3-62)
    )
    (net B_A1
      (pins U4-16 J14-61 J10-61 J8-61 J4-61 J6-61 J3-61)
    )
    (net B_A10
      (pins J14-52 J10-52 U3-14 J8-52 J4-52 J6-52 J3-52)
    )
    (net B_A11
      (pins J14-51 J10-51 U3-12 J8-51 J4-51 J6-51 J3-51)
    )
    (net B_A12
      (pins J14-50 J10-50 U3-9 J8-50 J4-50 J6-50 J3-50)
    )
    (net B_A13
      (pins J14-49 J10-49 U3-7 J8-49 J4-49 J6-49 J3-49)
    )
    (net B_A14
      (pins J14-48 J10-48 U3-5 J8-48 J4-48 J6-48 J3-48)
    )
    (net B_A15
      (pins J14-47 J10-47 U3-3 J8-47 J4-47 J6-47 J3-47)
    )
    (net B_A16
      (pins J14-46 J10-46 J8-46 J4-46 U1-18 J6-46 J3-46)
    )
    (net B_A17
      (pins J14-45 J10-45 J8-45 J4-45 U1-16 J6-45 J3-45)
    )
    (net B_A18
      (pins J14-44 J10-44 J8-44 J4-44 U1-14 J6-44 J3-44)
    )
    (net B_A19
      (pins J14-43 J10-43 J8-43 J4-43 U1-12 J6-43 J3-43)
    )
    (net B_A2
      (pins U4-14 J14-60 J10-60 J8-60 J4-60 J6-60 J3-60)
    )
    (net B_A3
      (pins U4-12 J14-59 J10-59 J8-59 J4-59 J6-59 J3-59)
    )
    (net B_A4
      (pins U4-9 J14-58 J10-58 J8-58 J4-58 J6-58 J3-58)
    )
    (net B_A5
      (pins U4-7 J14-57 J10-57 J8-57 J4-57 J6-57 J3-57)
    )
    (net B_A6
      (pins U4-5 J14-56 J10-56 J8-56 J4-56 J6-56 J3-56)
    )
    (net B_A7
      (pins U4-3 J14-55 J10-55 J8-55 J4-55 J6-55 J3-55)
    )
    (net B_A8
      (pins J14-54 J10-54 U3-18 J8-54 J4-54 J6-54 J3-54)
    )
    (net B_A9
      (pins J14-53 J10-53 U3-16 J8-53 J4-53 J6-53 J3-53)
    )
    (net B_D0
      (pins J14-40 J10-40 J8-40 J4-40 U15-18 J6-40 J3-40)
    )
    (net B_D1
      (pins J14-39 J10-39 J8-39 J4-39 U15-17 J6-39 J3-39)
    )
    (net B_D2
      (pins J14-38 J10-38 J8-38 J4-38 U15-16 J6-38 J3-38)
    )
    (net B_D3
      (pins J14-37 J10-37 J8-37 J4-37 U15-15 J6-37 J3-37)
    )
    (net B_D4
      (pins J14-36 J10-36 J8-36 J4-36 U15-14 J6-36 J3-36)
    )
    (net B_D5
      (pins J14-35 J10-35 J8-35 J4-35 U15-13 J6-35 J3-35)
    )
    (net B_D6
      (pins J14-34 J10-34 J8-34 J4-34 U15-12 J6-34 J3-34)
    )
    (net B_D7
      (pins J14-33 J10-33 J8-33 J4-33 U15-11 J6-33 J3-33)
    )
    (net CLK
      (pins U25-3 U24-8 U24-11)
    )
    (net "Net-(U10-C2+)"
      (pins C62-1 U10-4)
    )
    (net "Net-(U10-VS+)"
      (pins C63-1 U10-2)
    )
    (net "Net-(U10-VS-)"
      (pins C64-2 U10-6)
    )
    (net "Net-(U35-C2+)"
      (pins U35-4 C67-1)
    )
    (net "Net-(U35-C2-)"
      (pins U35-5 C67-2)
    )
    (net "Net-(U35-VS+)"
      (pins U35-2 C71-1)
    )
    (net "Net-(U35-VS-)"
      (pins U35-6 C73-2)
    )
    (net "{slash}NMI"
      (pins U16-18 U52-9)
    )
    (net "Net-(C101-Pad2)"
      (pins C109-1 RV1-3 R22-1 C101-2 R24-2)
    )
    (net "Net-(C102-Pad1)"
      (pins R16-2 R23-1 C102-1 RV2-1 RV2-2 C110-1)
    )
    (net "Net-(P15-Pin_9)"
      (pins P15-9 U51-R C110-2)
    )
    (net "Net-(D5-K)"
      (pins D5-1 J11-2)
    )
    (net "RUN-HALT-B"
      (pins D6-1 R11-1 J12-8)
    )
    (net "{slash}IORQ"
      (pins U6-9 U6-12 U52-62 U57-11 U21-13)
    )
    (net "{slash}BUSAK"
      (pins U52-6)
    )
    (net "{slash}RD"
      (pins U38-5 U7-12 U25-8 U6-13 U47-8 U52-67 U61-1 U13-24 U18-13 U53-24)
    )
    (net isa_iq_3
      (pins J8-4 J7-12)
    )
    (net "RUN-HALT-A"
      (pins D6-2 U14-11 J12-7)
    )
    (net LED1
      (pins U55-5 D7-1 R10-1)
    )
    (net LED2
      (pins U55-6 D8-1 J12-9)
    )
    (net PWR_ON
      (pins P11-8 U12-5)
    )
    (net LED3
      (pins R7-2 D9-1 U70-15)
    )
    (net PULLUP1
      (pins U47-15 RR5-3)
    )
    (net LED0
      (pins U55-2 R9-1 D10-1)
    )
    (net "IDE-LED"
      (pins R36-2 D11-1 J12-3)
    )
    (net "STATUS-LED"
      (pins R5-2 D12-1 J12-1)
    )
    (net RESET
      (pins U38-35 U34-2 J14-2 J10-2 J8-2 J4-2 U61-20 J6-2 J3-2 U63-12)
    )
    (net "unconnected-(J11-Pin_6-Pad6)"
      (pins J11-6)
    )
    (net D0
      (pins U48-37 U38-34 U25-12 U47-14 U55-3 U31-18 U52-37 U61-7 U13-13 U23-17 J11-19
        U15-2 U70-3 U53-13)
    )
    (net "{slash}VDPWR"
      (pins U23-14 J11-16 U18-8)
    )
    (net D1
      (pins U48-36 U38-33 U25-13 U47-13 U55-4 U31-16 U52-38 U61-8 U13-14 U23-18 J11-17
        U15-3 U70-4 U53-14)
    )
    (net D4
      (pins U48-33 U38-30 U25-16 U55-13 U31-9 U52-41 U61-11 U13-18 U23-21 J11-11 U15-6
        U70-13 U53-18)
    )
    (net D5
      (pins U48-32 U38-29 U25-17 U55-14 U31-7 U52-42 U61-12 U13-19 U23-22 J11-9 U15-7
        U53-19)
    )
    (net D3
      (pins U48-34 U38-31 U25-15 U47-11 U55-8 U31-12 U52-40 U61-10 U13-17 U23-20 J11-13
        U15-5 U70-11 U53-17)
    )
    (net D6
      (pins U48-31 U38-28 U25-18 U55-17 U31-5 U52-43 U61-13 U13-20 U23-23 J11-7 U15-8
        U53-20)
    )
    (net "{slash}VDPRD"
      (pins U23-15 J11-18 U18-11)
    )
    (net "Net-(U19-Pad2)"
      (pins U19-2 U19-5)
    )
    (net "unconnected-(U19-Pad8)"
      (pins U19-8)
    )
    (net "unconnected-(U19-Pad10)"
      (pins U19-10)
    )
    (net "unconnected-(U12B-C-Pad11)"
      (pins U12-11)
    )
    (net "unconnected-(U19-Pad12)"
      (pins U19-12)
    )
    (net "unconnected-(U12B-D-Pad12)"
      (pins U12-12)
    )
    (net "unconnected-(U12B-~{S}-Pad10)"
      (pins U12-10)
    )
    (net "unconnected-(J11-Pin_10-Pad10)"
      (pins J11-10)
    )
    (net isa_iq_1
      (pins J2-12 J4-4)
    )
    (net isa_iq_4
      (pins J10-4 J9-12)
    )
    (net isa_iq_5
      (pins J14-4 J1-12 J13-12 J3-4)
    )
    (net "Net-(U47-XT1)"
      (pins X1-2 U47-17 C59-2)
    )
    (net "Net-(U47-XT)"
      (pins X1-1 U47-16 C60-2)
    )
    (net "Net-(J2-Pin_2)"
      (pins J2-2 J4-21)
    )
    (net "Net-(J2-Pin_8)"
      (pins J2-8 J4-24)
    )
    (net "Net-(J2-Pin_4)"
      (pins J2-4 J4-22)
    )
    (net "Net-(J2-Pin_10)"
      (pins J2-10 J4-25)
    )
    (net "Net-(J5-Pin_2)"
      (pins J5-2 J6-21)
    )
    (net "unconnected-(J3-DRQ3-Pad16)"
      (pins J3-16)
    )
    (net "unconnected-(J3-~{DACK2}-Pad26)"
      (pins J3-26)
    )
    (net "unconnected-(J3-DRQ1-Pad18)"
      (pins J3-18)
    )
    (net "unconnected-(J3-~{DACK3}-Pad15)"
      (pins J3-15)
    )
    (net "unconnected-(J3-DRQ2-Pad6)"
      (pins J3-6)
    )
    (net TC
      (pins J14-27 J10-27 J8-27 J4-27 J6-27 J3-27)
    )
    (net "unconnected-(J3-UNUSED-Pad8)"
      (pins J3-8)
    )
    (net "unconnected-(J3-~{DACK1}-Pad17)"
      (pins J3-17)
    )
    (net "unconnected-(J3-IO_READY-Pad41)"
      (pins J3-41)
    )
    (net "unconnected-(J3-~{DACK0}-Pad19)"
      (pins J3-19)
    )
    (net "unconnected-(J4-~{DACK2}-Pad26)"
      (pins J4-26)
    )
    (net "unconnected-(J4-~{DACK0}-Pad19)"
      (pins J4-19)
    )
    (net "unconnected-(J4-DRQ1-Pad18)"
      (pins J4-18)
    )
    (net "unconnected-(J4-UNUSED-Pad8)"
      (pins J4-8)
    )
    (net "unconnected-(J4-DRQ2-Pad6)"
      (pins J4-6)
    )
    (net "unconnected-(J4-~{DACK1}-Pad17)"
      (pins J4-17)
    )
    (net "unconnected-(J4-DRQ3-Pad16)"
      (pins J4-16)
    )
    (net "unconnected-(J4-IO_READY-Pad41)"
      (pins J4-41)
    )
    (net "unconnected-(J4-~{DACK3}-Pad15)"
      (pins J4-15)
    )
    (net "Net-(J5-Pin_8)"
      (pins J5-8 J6-24)
    )
    (net "Net-(J5-Pin_6)"
      (pins J5-6 J6-23)
    )
    (net "Net-(J5-Pin_4)"
      (pins J5-4 J6-22)
    )
    (net "Net-(J5-Pin_10)"
      (pins J5-10 J6-25)
    )
    (net "unconnected-(J6-DRQ2-Pad6)"
      (pins J6-6)
    )
    (net "unconnected-(J6-~{DACK3}-Pad15)"
      (pins J6-15)
    )
    (net "unconnected-(J6-DRQ3-Pad16)"
      (pins J6-16)
    )
    (net "unconnected-(J6-IO_READY-Pad41)"
      (pins J6-41)
    )
    (net "unconnected-(J6-DRQ1-Pad18)"
      (pins J6-18)
    )
    (net "unconnected-(J6-~{DACK1}-Pad17)"
      (pins J6-17)
    )
    (net "unconnected-(J6-~{DACK0}-Pad19)"
      (pins J6-19)
    )
    (net "unconnected-(J6-~{DACK2}-Pad26)"
      (pins J6-26)
    )
    (net "unconnected-(J6-UNUSED-Pad8)"
      (pins J6-8)
    )
    (net "Net-(J7-Pin_4)"
      (pins J8-22 J7-4)
    )
    (net "Net-(J7-Pin_8)"
      (pins J8-24 J7-8)
    )
    (net "Net-(J7-Pin_10)"
      (pins J8-25 J7-10)
    )
    (net "Net-(J7-Pin_6)"
      (pins J8-23 J7-6)
    )
    (net "Net-(J7-Pin_2)"
      (pins J8-21 J7-2)
    )
    (net "unconnected-(J8-~{DACK0}-Pad19)"
      (pins J8-19)
    )
    (net "unconnected-(J8-~{DACK2}-Pad26)"
      (pins J8-26)
    )
    (net "unconnected-(J8-IO_READY-Pad41)"
      (pins J8-41)
    )
    (net "unconnected-(J8-DRQ2-Pad6)"
      (pins J8-6)
    )
    (net "unconnected-(J8-DRQ3-Pad16)"
      (pins J8-16)
    )
    (net "unconnected-(J8-UNUSED-Pad8)"
      (pins J8-8)
    )
    (net "unconnected-(J8-~{DACK1}-Pad17)"
      (pins J8-17)
    )
    (net "unconnected-(J8-~{DACK3}-Pad15)"
      (pins J8-15)
    )
    (net "unconnected-(J8-DRQ1-Pad18)"
      (pins J8-18)
    )
    (net "Net-(J10-IRQ6)"
      (pins J10-22 J9-4)
    )
    (net "Net-(J10-IRQ3)"
      (pins J10-25 J9-10)
    )
    (net "Net-(J10-IRQ5)"
      (pins J10-23 J9-6)
    )
    (net "Net-(J10-IRQ4)"
      (pins J10-24 J9-8)
    )
    (net "Net-(J10-IRQ7)"
      (pins J10-21 J9-2)
    )
    (net "unconnected-(J10-~{DACK1}-Pad17)"
      (pins J10-17)
    )
    (net "unconnected-(J10-DRQ2-Pad6)"
      (pins J10-6)
    )
    (net "unconnected-(J10-~{DACK3}-Pad15)"
      (pins J10-15)
    )
    (net "unconnected-(J10-DRQ3-Pad16)"
      (pins J10-16)
    )
    (net "unconnected-(J10-~{DACK0}-Pad19)"
      (pins J10-19)
    )
    (net "unconnected-(J10-UNUSED-Pad8)"
      (pins J10-8)
    )
    (net "unconnected-(J10-IO_READY-Pad41)"
      (pins J10-41)
    )
    (net "unconnected-(J10-~{DACK2}-Pad26)"
      (pins J10-26)
    )
    (net "unconnected-(J10-DRQ1-Pad18)"
      (pins J10-18)
    )
    (net "Net-(P12-Pin_2)"
      (pins SW1-2 SW1-2@1 P12-2 R1-2 R2-2)
    )
    (net D7
      (pins U48-30 U38-27 U25-19 U55-18 U31-3 U52-44 U61-14 U13-21 U23-24 J11-5 U15-9
        U70-14 U53-21)
    )
    (net "unconnected-(P14-Pad1)"
      (pins P14-1)
    )
    (net "unconnected-(P14-Pad3)"
      (pins P14-3)
    )
    (net "unconnected-(P14-Pad12)"
      (pins P14-12)
    )
    (net "unconnected-(P14-Pad2)"
      (pins P14-2)
    )
    (net "unconnected-(P14-Pad13)"
      (pins P14-13)
    )
    (net "unconnected-(P18-Pin_2-Pad2)"
      (pins P18-2)
    )
    (net "unconnected-(P18-Pin_10-Pad10)"
      (pins P18-10)
    )
    (net "unconnected-(P18-Pin_8-Pad8)"
      (pins P18-8)
    )
    (net "unconnected-(P18-Pin_7-Pad7)"
      (pins P18-7)
    )
    (net "unconnected-(P18-Pin_1-Pad1)"
      (pins P18-1)
    )
    (net D2
      (pins U48-35 U38-32 U25-14 U47-12 U55-7 U31-14 U52-39 U61-9 U13-15 U23-19 J11-15
        U15-4 U70-6 U53-15)
    )
    (net VRY
      (pins U34-1 K17-1 U23-38 J11-4)
    )
    (net "unconnected-(J11-Pin_8-Pad8)"
      (pins J11-8)
    )
    (net "unconnected-(J11-Pin_20-Pad20)"
      (pins J11-20)
    )
    (net "unconnected-(J15-Pad6)"
      (pins J15-6)
    )
    (net "unconnected-(J15-Pad2)"
      (pins J15-2)
    )
    (net MSEDAT
      (pins U26-2 U25-28 J15-1 RR5-8)
    )
    (net MSECLK
      (pins U26-4 U25-39 J15-5 RR5-10)
    )
    (net KBDDAT
      (pins U26-12 U25-27 J16-1 RR5-7)
    )
    (net "unconnected-(J16-Pad2)"
      (pins J16-2)
    )
    (net KBDCLK
      (pins U26-6 U25-1 J16-5 RR5-9)
    )
    (net "unconnected-(J16-Pad6)"
      (pins J16-6)
    )
    (net CTS_TTL0
      (pins U35-12 U52-46 J17-6)
    )
    (net SOUT_TTL0
      (pins U35-10 U52-48 J17-5)
    )
    (net RTS_TTL0
      (pins U35-11 U52-45 J17-2)
    )
    (net SIN_TTL0
      (pins U35-9 U52-49 J17-4)
    )
    (net "Net-(J17-Pin_3)"
      (pins J18-2 J17-3)
    )
    (net "Net-(J19-Pin_3)"
      (pins J19-3 J20-2)
    )
    (net CTS_TTL1
      (pins U10-12 J19-6 U52-56)
    )
    (net RTS_TTL1
      (pins U55-16 U10-11 J19-2)
    )
    (net SOUT_TTL1
      (pins U10-10 J19-5 U52-51)
    )
    (net SIN_TTL1
      (pins U10-9 J19-4 U52-53)
    )
    (net "{slash}CPU_INT0"
      (pins J21-4 U52-10 J23-4 J22-4 RR1-2)
    )
    (net "{slash}CPU_INT1"
      (pins J21-3 U52-11 J23-3 J22-3 RR1-3)
    )
    (net "Net-(J21-Pin_1)"
      (pins U2-2 J21-1 J21-2)
    )
    (net "Net-(J22-Pin_1)"
      (pins U2-4 J22-1 J22-2)
    )
    (net "{slash}VINT"
      (pins U23-16 J23-1 J23-2)
    )
    (net "Net-(JP2-A)"
      (pins JP3-1 R4-2 JP2-1)
    )
    (net CTS0
      (pins P18-6 U35-13 JP2-2)
    )
    (net CTS1
      (pins JP3-2 P13-6 U10-13)
    )
    (net "Net-(JP10-B)"
      (pins U48-26 JP10-2)
    )
    (net "unconnected-(U47-STDP-Pad1)"
      (pins U47-1)
    )
    (net "Net-(K2-Pin_2)"
      (pins P29-20 K2-2 P31-25)
    )
    (net "Net-(K3-Pin_2)"
      (pins K3-2 U13-30)
    )
    (net A17_ROM
      (pins K3-1 U70-7)
    )
    (net A18_ROM
      (pins K4-1 K5-3 U70-10)
    )
    (net "Net-(K4-Pin_2)"
      (pins K4-2 U13-31)
    )
    (net A19_ROM
      (pins K5-1 U70-12)
    )
    (net "Net-(K5-Pin_2)"
      (pins U13-1 K5-2)
    )
    (net "Net-(K16-Pin_2)"
      (pins K16-2 U53-30)
    )
    (net A17
      (pins U68-3 K16-1 U52-32 U1-4)
    )
    (net "Net-(K17-Pin_2)"
      (pins K17-2 U52-4)
    )
    (net "Net-(K17-Pin_3)"
      (pins K17-3 P37-8 P37-9 P37-10 P37-11)
    )
    (net A15_ROM
      (pins U70-2 K18-1)
    )
    (net "Net-(U12A-D)"
      (pins U12-2 U12-6)
    )
    (net "unconnected-(U12B-~{R}-Pad13)"
      (pins U12-13)
    )
    (net "Net-(U12A-C)"
      (pins U19-4 U12-3)
    )
    (net "unconnected-(U12B-Q-Pad9)"
      (pins U12-9)
    )
    (net "Net-(U12A-~{S})"
      (pins U19-6 U12-4)
    )
    (net "unconnected-(U12B-~{Q}-Pad8)"
      (pins U12-8)
    )
    (net "Net-(K18-Pin_2)"
      (pins U13-3 K18-2)
    )
    (net "Net-(U25-EA)"
      (pins U25-2 U25-7 U25-20 NT1-2)
    )
    (net "Net-(P1-Pin_4)"
      (pins P1-4 U57-5)
    )
    (net "Net-(P1-Pin_6)"
      (pins P1-6 U57-7)
    )
    (net "Net-(P1-Pin_2)"
      (pins P1-2 U57-3)
    )
    (net "unconnected-(P11-Pin_15-Pad15)"
      (pins P11-15)
    )
    (net RTS1
      (pins P13-4 U10-14)
    )
    (net "unconnected-(P13-Pin_7-Pad7)"
      (pins P13-7)
    )
    (net "unconnected-(P13-Pin_10-Pad10)"
      (pins P13-10)
    )
    (net "unconnected-(P13-Pin_1-Pad1)"
      (pins P13-1)
    )
    (net RX1
      (pins P13-3 U10-8)
    )
    (net "unconnected-(P13-Pin_2-Pad2)"
      (pins P13-2)
    )
    (net "unconnected-(P13-Pin_8-Pad8)"
      (pins P13-8)
    )
    (net TX1
      (pins P13-5 U10-7)
    )
    (net "unconnected-(P15-Pin_7-Pad7)"
      (pins P15-7)
    )
    (net ACR5
      (pins P15-8 U55-15)
    )
    (net "unconnected-(P15-Pin_5-Pad5)"
      (pins P15-5)
    )
    (net IOA7
      (pins P15-4 U48-14 J12-6)
    )
    (net IOB7
      (pins P15-6 U48-6)
    )
    (net "Net-(P17-Pin_4)"
      (pins P17-4 U21-5)
    )
    (net "Net-(P17-Pin_6)"
      (pins P17-6 U21-7)
    )
    (net "Net-(P17-Pin_2)"
      (pins P17-2 U21-3)
    )
    (net "Net-(P17-Pin_8)"
      (pins P17-8 U21-9)
    )
    (net RTS0
      (pins P18-4 U35-14)
    )
    (net TX0
      (pins P18-5 U35-7)
    )
    (net RX0
      (pins P18-3 U35-8)
    )
    (net "Net-(P27-Pin_32)"
      (pins U61-28 P27-32)
    )
    (net "Net-(P27-Pin_34)"
      (pins U61-40 P27-34 RP1-4)
    )
    (net "unconnected-(P27-Pin_4-Pad4)"
      (pins P27-4)
    )
    (net "Net-(P27-Pin_16)"
      (pins U61-36 P27-6 P27-16)
    )
    (net "Net-(P27-Pin_10)"
      (pins U61-37 P27-10)
    )
    (net "Net-(P27-Pin_24)"
      (pins U61-29 P27-24)
    )
    (net "Net-(P27-Pin_30)"
      (pins U61-21 P27-30 RP1-3)
    )
    (net "Net-(P27-Pin_22)"
      (pins U61-30 P27-22)
    )
    (net "Net-(P27-Pin_14)"
      (pins U61-35 P27-14)
    )
    (net "Net-(P27-Pin_8)"
      (pins U61-43 P27-8 RP1-7)
    )
    (net "Net-(P27-Pin_12)"
      (pins U61-33 P27-12)
    )
    (net "Net-(P27-Pin_26)"
      (pins U61-42 P27-26 RP1-6)
    )
    (net "Net-(P27-Pin_20)"
      (pins U61-32 P27-20)
    )
    (net "Net-(P27-Pin_2)"
      (pins U61-39 P27-2)
    )
    (net "Net-(P27-Pin_28)"
      (pins U61-41 P27-28 RP1-5)
    )
    (net "Net-(P27-Pin_18)"
      (pins U61-31 P27-18)
    )
    (net PA4
      (pins U38-40 P29-9 P31-10)
    )
    (net "unconnected-(P29-Pin_31-Pad31)"
      (pins P29-31)
    )
    (net "unconnected-(P29-Pin_28-Pad28)"
      (pins P29-28)
    )
    (net PA5
      (pins U38-39 P29-7 P31-12)
    )
    (net "unconnected-(P29-Pin_32-Pad32)"
      (pins P29-32)
    )
    (net PB0
      (pins U38-18 P29-4 P31-18)
    )
    (net "unconnected-(P29-Pin_21-Pad21)"
      (pins P29-21)
    )
    (net "unconnected-(P29-Pin_29-Pad29)"
      (pins P29-29)
    )
    (net "Net-(P29-Pin_39)"
      (pins R36-1 P29-39)
    )
    (net "{slash}PC5"
      (pins P29-23 U63-4)
    )
    (net PA3
      (pins U38-1 P29-11 P31-8)
    )
    (net PB6
      (pins U38-24 P29-16 P31-19)
    )
    (net "{slash}PC6"
      (pins P29-25 U63-6)
    )
    (net PB4
      (pins U38-22 P29-12 P31-23)
    )
    (net PA6
      (pins U38-38 P29-5 P31-14)
    )
    (net PA2
      (pins U38-2 P29-13 P31-6)
    )
    (net "{slash}PC4"
      (pins P29-38 U63-10)
    )
    (net PB5
      (pins U38-23 P29-14 P31-21)
    )
    (net PA0
      (pins U38-4 P29-17 P31-2)
    )
    (net PB1
      (pins U38-19 P29-6 P31-20)
    )
    (net PC2
      (pins U38-16 P29-36 P31-5)
    )
    (net PB2
      (pins U38-20 P29-8 P31-22)
    )
    (net "{slash}PC7"
      (pins P29-1 U63-2)
    )
    (net PB3
      (pins U38-21 P29-10 P31-24)
    )
    (net "{slash}PC3"
      (pins P29-37 U63-8)
    )
    (net PB7
      (pins U38-25 P29-18 P31-17)
    )
    (net PC1
      (pins U38-15 P29-33 P31-3)
    )
    (net PA7
      (pins U38-37 P29-3 P31-16)
    )
    (net PC0
      (pins U38-14 P29-35 P31-1)
    )
    (net "unconnected-(P29-Pin_34-Pad34)"
      (pins P29-34)
    )
    (net "unconnected-(P29-Pin_27-Pad27)"
      (pins P29-27)
    )
    (net PA1
      (pins U38-3 P29-15 P31-4)
    )
    (net PC6
      (pins U38-11 U63-5 P31-13)
    )
    (net PC3
      (pins U38-17 U63-9 P31-7)
    )
    (net PC4
      (pins U38-13 U63-11 P31-9)
    )
    (net PC7
      (pins U38-10 U63-1 P31-15)
    )
    (net PC5
      (pins U38-12 U63-3 P31-11)
    )
    (net "unconnected-(P37-Pad13)"
      (pins P37-13)
    )
    (net "unconnected-(P37-Pad3)"
      (pins P37-3)
    )
    (net "unconnected-(P37-Pad1)"
      (pins P37-1)
    )
    (net "unconnected-(P37-Pad2)"
      (pins P37-2)
    )
    (net "unconnected-(P37-Pad12)"
      (pins P37-12)
    )
    (net "unconnected-(P41-Pad13)"
      (pins P41-13)
    )
    (net "unconnected-(P41-Pad1)"
      (pins P41-1)
    )
    (net "Net-(U61-XT1)"
      (pins U61-26 P41-8 P41-9 P41-10 P41-11)
    )
    (net "unconnected-(P41-Pad12)"
      (pins P41-12)
    )
    (net "unconnected-(P41-Pad2)"
      (pins P41-2)
    )
    (net "unconnected-(P41-Pad3)"
      (pins P41-3)
    )
    (net "Net-(P43-Pin_3)"
      (pins U48-4 R22-2 P43-3 R21-1)
    )
    (net "Net-(P43-Pin_2)"
      (pins U48-3 R16-1 P43-2 P43-4 R17-1 R24-1)
    )
    (net "Net-(P43-Pin_1)"
      (pins U48-38 R19-1 P43-1 R23-2)
    )
    (net IOB4
      (pins U48-9 P51-6)
    )
    (net "{slash}RGT-A"
      (pins P51-7 U66-11 RR8-5)
    )
    (net "unconnected-(P51-Pin_10-Pad10)"
      (pins P51-10)
    )
    (net "{slash}TRG1-A"
      (pins U49-2 P51-2 U67-2 RR1-5)
    )
    (net "{slash}TRG2-A"
      (pins U49-6 P51-4 U67-5 RR1-7)
    )
    (net "{slash}FWD-A"
      (pins P51-1 U66-2 RR8-2)
    )
    (net "{slash}LFT-A"
      (pins P51-5 U66-14 RR8-4)
    )
    (net "{slash}BCK-A"
      (pins P51-3 U66-5 RR8-3)
    )
    (net "{slash}FWD-B"
      (pins P52-1 U66-3 RR8-7)
    )
    (net IOB5
      (pins U48-8 P52-6)
    )
    (net "{slash}RGT-B"
      (pins P52-7 U66-10 RR8-10)
    )
    (net "{slash}TRG1-B"
      (pins U49-4 P52-2 U67-3 RR1-6)
    )
    (net "{slash}BCK-B"
      (pins P52-3 U66-6 RR8-8)
    )
    (net "{slash}TRG2-B"
      (pins U49-8 P52-4 U67-6 RR1-8)
    )
    (net "{slash}LFT-B"
      (pins P52-5 U66-13 RR8-9)
    )
    (net "unconnected-(P52-Pin_10-Pad10)"
      (pins P52-10)
    )
    (net "FP-D6"
      (pins U31-15 RN5-8 J12-18)
    )
    (net "FP-D3"
      (pins U31-8 RN5-5 J12-21)
    )
    (net "Net-(J12-Pin_12)"
      (pins R9-2 J12-12)
    )
    (net IOA6
      (pins U48-15 J12-4)
    )
    (net "FP-D1"
      (pins U31-4 RN5-3 J12-17)
    )
    (net "Net-(R5-Pad1)"
      (pins U39-4 R5-1)
    )
    (net "{slash}HALT"
      (pins U2-5 U52-60 R11-2)
    )
    (net "Net-(U52-{slash}DCD0)"
      (pins R42-2 U52-47)
    )
    (net "Net-(U61-IRQ)"
      (pins U39-13 R46-2 U61-16)
    )
    (net "Net-(U61-DMA)"
      (pins U39-9 U61-15 R47-2)
    )
    (net "unconnected-(RP1-R8-Pad9)"
      (pins RP1-9)
    )
    (net "unconnected-(RP1-R1-Pad2)"
      (pins RP1-2)
    )
    (net "Net-(RP1-R7)"
      (pins U61-27 RP1-8)
    )
    (net "{slash}WAIT"
      (pins U52-5 RR5-2)
    )
    (net PROG
      (pins U25-25 RR5-6)
    )
    (net "FP-D0"
      (pins U31-2 RN5-2 J12-15)
    )
    (net "unconnected-(RR8-R5-Pad6)"
      (pins RR8-6)
    )
    (net "unconnected-(U2-Pad12)"
      (pins U2-12)
    )
    (net "unconnected-(U2-Pad11)"
      (pins U2-11)
    )
    (net INTB
      (pins U2-3 U16-14)
    )
    (net "Net-(U14-Pad12)"
      (pins U2-6 U14-12)
    )
    (net "unconnected-(U2-Pad10)"
      (pins U2-10)
    )
    (net INT_KM
      (pins U2-1 U18-6)
    )
    (net "{slash}ROM_ENABLE"
      (pins U2-9 U55-19)
    )
    (net "Net-(U68-E3)"
      (pins U2-8 U68-6)
    )
    (net "unconnected-(U2-Pad13)"
      (pins U2-13)
    )
    (net A4
      (pins U4-11 U58-3 U52-19 U13-8 U21-8 U53-8)
    )
    (net A2
      (pins U4-6 U47-6 U58-1 U52-16 U13-10 U53-10)
    )
    (net A6
      (pins U4-15 U52-21 U13-6 U57-4 U21-4 U53-6)
    )
    (net A7
      (pins U4-17 U52-22 U13-5 U57-2 U21-2 U53-5)
    )
    (net A1
      (pins U38-8 U39-1 U4-4 U6-5 U47-5 U32-3 U32-13 U52-15 U13-11 U53-11)
    )
    (net A3
      (pins U4-8 U47-7 U58-2 U52-17 U13-9 U53-9)
    )
    (net A5
      (pins U4-13 U52-20 U13-7 U57-6 U21-6 U53-7)
    )
    (net "unconnected-(U5-Pad5)"
      (pins U5-5)
    )
    (net "unconnected-(U5-Pad2)"
      (pins U5-2)
    )
    (net "unconnected-(U5-Pad4)"
      (pins U5-4)
    )
    (net "unconnected-(U5-Pad6)"
      (pins U5-6)
    )
    (net "unconnected-(U5-Pad1)"
      (pins U5-1)
    )
    (net "Net-(U48-BDIR)"
      (pins U48-27 U5-10)
    )
    (net "Net-(U48-BC1)"
      (pins U48-29 U5-13)
    )
    (net "{slash}SNDCS"
      (pins U5-9 U5-11 U58-7)
    )
    (net "unconnected-(U5-Pad3)"
      (pins U5-3)
    )
    (net "FP-D2"
      (pins U31-6 RN5-4 J12-19)
    )
    (net "FP-D7"
      (pins U31-17 RN5-9 J12-16)
    )
    (net "Net-(J12-Pin_5)"
      (pins R7-1 J12-5)
    )
    (net "unconnected-(J12-Pin_11-Pad11)"
      (pins J12-11)
    )
    (net "FP-D5"
      (pins U31-13 RN5-7 J12-20)
    )
    (net "{slash}MREQ"
      (pins U7-2 U7-4 U7-9 U52-63 U33-4)
    )
    (net "{slash}CS_ROM"
      (pins U7-8 U13-22)
    )
    (net "Net-(J12-Pin_14)"
      (pins R10-2 J12-14)
    )
    (net "Net-(U68-O0)"
      (pins U7-10 U68-15 U33-2)
    )
    (net "{slash}CS_RAMLO"
      (pins U7-6 U53-22)
    )
    (net "unconnected-(P19-Pad3)"
      (pins P19-3)
    )
    (net "{slash}CS_RAMHI"
      (pins U7-3)
    )
    (net "Net-(U33-Pad12)"
      (pins U7-5 U33-12)
    )
    (net "Net-(U33-Pad1)"
      (pins U39-6 U7-1 U33-1)
    )
    (net "Net-(U33-Pad6)"
      (pins U7-13 U33-6)
    )
    (net "Net-(U34B-CP)"
      (pins U34-13 P19-8 P19-9 P19-10 P19-11)
    )
    (net "unconnected-(U8-Pad9)"
      (pins U8-9)
    )
    (net "{slash}DACK1"
      (pins U8-12 U32-4)
    )
    (net "Net-(U61-{slash}DACK)"
      (pins U8-11 U61-5)
    )
    (net "{slash}DACK_AND_TC"
      (pins U8-13 U32-7 U33-10)
    )
    (net DATA_DIR
      (pins U7-11 U15-1)
    )
    (net "unconnected-(U8-Pad10)"
      (pins U8-10)
    )
    (net "unconnected-(U8-Pad8)"
      (pins U8-8)
    )
    (net A8
      (pins U3-2 U52-23 U13-27 U53-27)
    )
    (net A9
      (pins U3-4 U52-24 U13-26 U53-26)
    )
    (net A10
      (pins U3-6 U52-25 U13-23 U53-23)
    )
    (net A14
      (pins U3-15 U52-29 U13-29 U53-3)
    )
    (net A16_ROM
      (pins U13-2 U70-5)
    )
    (net A11
      (pins U3-8 U52-26 U13-25 U53-25)
    )
    (net A12
      (pins U3-11 U52-27 U13-4 U53-4)
    )
    (net A13
      (pins U3-13 U52-28 U13-28 U53-28)
    )
    (net "unconnected-(U14-Pad10)"
      (pins U14-10)
    )
    (net "unconnected-(U14-Pad1)"
      (pins U14-1)
    )
    (net "unconnected-(U14-Pad9)"
      (pins U14-9)
    )
    (net "unconnected-(U14-Pad4)"
      (pins U14-4)
    )
    (net "unconnected-(U14-Pad2)"
      (pins U14-2)
    )
    (net "unconnected-(U14-Pad5)"
      (pins U14-5)
    )
    (net "unconnected-(U14-Pad6)"
      (pins U14-6)
    )
    (net "unconnected-(U14-Pad3)"
      (pins U14-3)
    )
    (net "unconnected-(U14-Pad8)"
      (pins U14-8)
    )
    (net "unconnected-(U16-O3b-Pad3)"
      (pins U16-3)
    )
    (net PHI
      (pins U16-4 U52-68)
    )
    (net "unconnected-(U16-O1b-Pad7)"
      (pins U16-7)
    )
    (net "unconnected-(U16-I2b-Pad15)"
      (pins U16-15)
    )
    (net "unconnected-(U16-I1b-Pad13)"
      (pins U16-13)
    )
    (net "unconnected-(U16-O0b-Pad9)"
      (pins U16-9)
    )
    (net "unconnected-(U16-I3a-Pad8)"
      (pins U16-8)
    )
    (net "unconnected-(U16-O2b-Pad5)"
      (pins U16-5)
    )
    (net "unconnected-(U16-I3b-Pad17)"
      (pins U16-17)
    )
    (net "unconnected-(U16-I0b-Pad11)"
      (pins U16-11)
    )
    (net "unconnected-(U16-O3a-Pad12)"
      (pins U16-12)
    )
    (net "{slash}VDPCS"
      (pins U58-9 U18-9 U18-12)
    )
    (net "Net-(U25-P25{slash}BF)"
      (pins U25-36 U18-5)
    )
    (net "Net-(U25-P24{slash}OB)"
      (pins U25-35 U18-4)
    )
    (net "unconnected-(U21-~{P&gt;Q}-Pad1)"
      (pins U21-1)
    )
    (net "{slash}M1"
      (pins U52-65 U57-8 U21-11)
    )
    (net "{slash}CS_RTC"
      (pins U47-2 U33-3 U21-19)
    )
    (net "unconnected-(U23-XTAL2-Pad40)"
      (pins U23-40)
    )
    (net "unconnected-(U23-RD3-Pad29)"
      (pins U23-29)
    )
    (net "unconnected-(U23-RD2-Pad30)"
      (pins U23-30)
    )
    (net "unconnected-(U23-AD6-Pad4)"
      (pins U23-4)
    )
    (net "unconnected-(U23-RD7-Pad25)"
      (pins U23-25)
    )
    (net "unconnected-(U23-RD0-Pad32)"
      (pins U23-32)
    )
    (net "unconnected-(U23-RD1-Pad31)"
      (pins U23-31)
    )
    (net "unconnected-(U23-~{RAS}-Pad1)"
      (pins U23-1)
    )
    (net "unconnected-(U23-AD7-Pad3)"
      (pins U23-3)
    )
    (net "unconnected-(U23-RD6-Pad26)"
      (pins U23-26)
    )
    (net "unconnected-(U23-AD3-Pad7)"
      (pins U23-7)
    )
    (net "unconnected-(U23-EXTVDP-Pad35)"
      (pins U23-35)
    )
    (net "unconnected-(U23-RD5-Pad27)"
      (pins U23-27)
    )
    (net "unconnected-(U23-AD1-Pad9)"
      (pins U23-9)
    )
    (net "unconnected-(U23-GROMCLK-Pad37)"
      (pins U23-37)
    )
    (net "unconnected-(U23-~{CAS}-Pad2)"
      (pins U23-2)
    )
    (net "unconnected-(U23-AD5-Pad5)"
      (pins U23-5)
    )
    (net "unconnected-(U23-AD0-Pad10)"
      (pins U23-10)
    )
    (net "unconnected-(U23-AD2-Pad8)"
      (pins U23-8)
    )
    (net "unconnected-(U23-XTAL1-Pad39)"
      (pins U23-39)
    )
    (net "unconnected-(U23-AD4-Pad6)"
      (pins U23-6)
    )
    (net "unconnected-(U23-RD4-Pad28)"
      (pins U23-28)
    )
    (net "unconnected-(U23-COMVID-Pad36)"
      (pins U23-36)
    )
    (net "unconnected-(U23-R{slash}~{W}-Pad11)"
      (pins U23-11)
    )
    (net "unconnected-(U24-Pin_2-Pad2)"
      (pins U24-2)
    )
    (net "unconnected-(U24-Pin_10-Pad10)"
      (pins U24-10)
    )
    (net "unconnected-(U24-Pin_5-Pad5)"
      (pins U24-5)
    )
    (net "unconnected-(U24-Pin_9-Pad9)"
      (pins U24-9)
    )
    (net "unconnected-(U24-Pin_6-Pad6)"
      (pins U24-6)
    )
    (net "unconnected-(U24-Pin_12-Pad12)"
      (pins U24-12)
    )
    (net "unconnected-(U24-Pin_13-Pad13)"
      (pins U24-13)
    )
    (net "unconnected-(U24-Pin_3-Pad3)"
      (pins U24-3)
    )
    (net "unconnected-(U25-P12-Pad29)"
      (pins U25-29)
    )
    (net "Net-(U25-P23)"
      (pins U26-3 U25-24)
    )
    (net "unconnected-(U25-P14-Pad31)"
      (pins U25-31)
    )
    (net "unconnected-(U25-P16-Pad33)"
      (pins U25-33)
    )
    (net "{slash}CS_KB"
      (pins U25-6 U58-15)
    )
    (net "unconnected-(U25-P21-Pad22)"
      (pins U25-22)
    )
    (net "Net-(U25-P26{slash}DRQ)"
      (pins U26-5 U25-37)
    )
    (net "unconnected-(U25-P15-Pad32)"
      (pins U25-32)
    )
    (net "Net-(U25-P27{slash}DAK)"
      (pins U26-13 U25-38)
    )
    (net "unconnected-(U25-P20-Pad21)"
      (pins U25-21)
    )
    (net "unconnected-(U25-SSPP-Pad26)"
      (pins U25-26)
    )
    (net "unconnected-(U25-P13-Pad30)"
      (pins U25-30)
    )
    (net "Net-(U25-P22)"
      (pins U26-1 U25-23)
    )
    (net "unconnected-(U25-SYNC-Pad11)"
      (pins U25-11)
    )
    (net "unconnected-(U25-P17-Pad34)"
      (pins U25-34)
    )
    (net "unconnected-(U26-Pad9)"
      (pins U26-9)
    )
    (net "unconnected-(U26-Pad10)"
      (pins U26-10)
    )
    (net "unconnected-(U26-Pad8)"
      (pins U26-8)
    )
    (net "unconnected-(U26-Pad11)"
      (pins U26-11)
    )
    (net A15
      (pins U68-1 U3-17 U52-30 U53-31)
    )
    (net A19
      (pins U39-5 U68-4 U52-35 U1-8)
    )
    (net A16
      (pins U68-2 U52-31 U1-2 U53-2)
    )
    (net A18
      (pins U68-5 U52-33 U1-6 U53-1)
    )
    (net "unconnected-(U32B-O3-Pad9)"
      (pins U32-9)
    )
    (net "Net-(U32A-O1)"
      (pins U32-5 U61-19)
    )
    (net "Net-(U32A-O2)"
      (pins U32-6 U61-18)
    )
    (net "{slash}ACRCS"
      (pins U32-15 U58-10)
    )
    (net "unconnected-(U32B-O1-Pad11)"
      (pins U32-11)
    )
    (net "Net-(U32B-O0)"
      (pins U32-12 U55-11)
    )
    (net "{slash}CS_UTIL"
      (pins U32-1 U58-11)
    )
    (net "Net-(U32B-O2)"
      (pins U32-10 U70-9)
    )
    (net "{slash}TC"
      (pins U6-3 U33-9)
    )
    (net "Net-(U61-TC)"
      (pins U61-6 U33-8)
    )
    (net "{slash}TEND1"
      (pins U52-59 U33-11)
    )
    (net "unconnected-(P19-Pad12)"
      (pins P19-12)
    )
    (net "unconnected-(U34A-Q3-Pad6)"
      (pins U34-6)
    )
    (net "unconnected-(U34B-Q0-Pad11)"
      (pins U34-11)
    )
    (net "Net-(U34A-Q0)"
      (pins U48-22 U34-3)
    )
    (net "unconnected-(U34B-Q2-Pad9)"
      (pins U34-9)
    )
    (net "unconnected-(U34A-Q1-Pad4)"
      (pins U34-4)
    )
    (net "unconnected-(U34A-Q2-Pad5)"
      (pins U34-5)
    )
    (net "unconnected-(P19-Pad13)"
      (pins P19-13)
    )
    (net "unconnected-(U34B-Q1-Pad10)"
      (pins U34-10)
    )
    (net "unconnected-(P19-Pad1)"
      (pins P19-1)
    )
    (net "{slash}CS_PPI2"
      (pins U38-6 U58-14)
    )
    (net "unconnected-(U39-Pad10)"
      (pins U39-10)
    )
    (net "{slash}INT_FDC"
      (pins U39-12 U52-12)
    )
    (net "{slash}STATUS"
      (pins U39-3 U55-9)
    )
    (net "unconnected-(U39-Pad11)"
      (pins U39-11)
    )
    (net "Net-(U39-Pad2)"
      (pins U39-2 U6-2)
    )
    (net "{slash}DREQ1"
      (pins U39-8 U52-58)
    )
    (net IOB1
      (pins U48-12 U49-3)
    )
    (net IOA0
      (pins U48-21 U66-4)
    )
    (net IOB0
      (pins U48-13 U49-1)
    )
    (net "unconnected-(U48-NC5-Pad5)"
      (pins U48-5)
    )
    (net "unconnected-(U48-NC2-Pad2)"
      (pins U48-2)
    )
    (net "unconnected-(U48-TEST1-Pad39)"
      (pins U48-39)
    )
    (net IOA3
      (pins U48-18 U66-9)
    )
    (net IOA4
      (pins U48-17 U67-4)
    )
    (net "{slash}RESAY3"
      (pins U48-23 U55-12)
    )
    (net IOA5
      (pins U48-16 U67-7)
    )
    (net IOB3
      (pins U48-10 U49-9)
    )
    (net IOA2
      (pins U48-19 U66-12)
    )
    (net IOA1
      (pins U48-20 U66-7)
    )
    (net IOB6
      (pins U48-7 U67-1 U66-1)
    )
    (net IOB2
      (pins U48-11 U49-5)
    )
    (net "unconnected-(P19-Pad2)"
      (pins P19-2)
    )
    (net "Net-(U34B-Q3)"
      (pins U34-8 R8-2 R12-2)
    )
    (net "unconnected-(RR1-R8-Pad9)"
      (pins RR1-9)
    )
    (net "unconnected-(RR1-R9-Pad10)"
      (pins RR1-10)
    )
    (net "unconnected-(U52-{slash}RFSH-Pad61)"
      (pins U52-61)
    )
    (net "{slash}BUSRQ"
      (pins U52-7 RR1-4)
    )
    (net "{slash}TEND0"
      (pins U52-54 R12-1)
    )
    (net "unconnected-(U52-CXS-Pad57)"
      (pins U52-57)
    )
    (net "unconnected-(U52-ST-Pad13)"
      (pins U52-13)
    )
    (net "unconnected-(U52-E-Pad64)"
      (pins U52-64)
    )
    (net "unconnected-(U52-XTAL-Pad3)"
      (pins U52-3)
    )
    (net "{slash}DREQ0"
      (pins R8-1 U52-50)
    )
    (net "unconnected-(U52-TEST-Pad52)"
      (pins U52-52)
    )
    (net "unconnected-(U52-TXS-Pad55)"
      (pins U52-55)
    )
    (net "unconnected-(U57-~{P&gt;Q}-Pad1)"
      (pins U57-1)
    )
    (net "unconnected-(U1-I3b-Pad17)"
      (pins U1-17)
    )
    (net "{slash}CS_FDC"
      (pins U6-1 U6-4 U58-12)
    )
    (net "Net-(U1-O0b)"
      (pins U49-11 U1-9)
    )
    (net "unconnected-(U1-O2b-Pad5)"
      (pins U1-5)
    )
    (net "unconnected-(U1-O3b-Pad3)"
      (pins U1-3)
    )
    (net "Net-(U1-O1b)"
      (pins U49-13 U1-7)
    )
    (net "Net-(U1-I1b)"
      (pins U6-8 U1-13 U18-2)
    )
    (net "Net-(U61-{slash}CS)"
      (pins U6-6 U61-3)
    )
    (net "unconnected-(U1-I2b-Pad15)"
      (pins U1-15)
    )
    (net "unconnected-(U61-{slash}HDL-Pad38)"
      (pins U61-38)
    )
    (net "unconnected-(U61-{slash}XT1-Pad25)"
      (pins U61-25)
    )
    (net "unconnected-(U61-{slash}XT2-Pad22)"
      (pins U61-22)
    )
    (net "unconnected-(U67-Zc-Pad9)"
      (pins U67-9)
    )
    (net "unconnected-(U67-I0d-Pad14)"
      (pins U67-14)
    )
    (net "unconnected-(U67-I1c-Pad10)"
      (pins U67-10)
    )
    (net "unconnected-(U67-I1d-Pad13)"
      (pins U67-13)
    )
    (net "unconnected-(U67-I0c-Pad11)"
      (pins U67-11)
    )
    (net "unconnected-(U67-Zd-Pad12)"
      (pins U67-12)
    )
    (net "unconnected-(U68-O1-Pad14)"
      (pins U68-14)
    )
    (net "unconnected-(U68-O7-Pad7)"
      (pins U68-7)
    )
    (net "unconnected-(U68-O6-Pad9)"
      (pins U68-9)
    )
    (net "unconnected-(U68-O5-Pad10)"
      (pins U68-10)
    )
    (net "unconnected-(U68-O2-Pad13)"
      (pins U68-13)
    )
    (net "unconnected-(U68-O4-Pad11)"
      (pins U68-11)
    )
    (net "unconnected-(U68-O3-Pad12)"
      (pins U68-12)
    )
    (net "Net-(U1-I0b)"
      (pins U6-11 U1-11)
    )
    (net "unconnected-(U8-Pad5)"
      (pins U8-5)
    )
    (net "unconnected-(U8-Pad2)"
      (pins U8-2)
    )
    (net "unconnected-(U8-Pad1)"
      (pins U8-1)
    )
    (net "unconnected-(U8-Pad6)"
      (pins U8-6)
    )
    (net "unconnected-(U8-Pad4)"
      (pins U8-4)
    )
    (net "unconnected-(U8-Pad3)"
      (pins U8-3)
    )
    (net "{slash}CS_FP"
      (pins U58-13 U18-1)
    )
    (net "Net-(U31-OEa)"
      (pins U31-1 U31-19 U18-3)
    )
    (net "{slash}INTIORQ"
      (pins U58-4 U57-19 U33-5)
    )
    (net GND
      (pins SW1-1 SW1-1@1 SW2-1 SW2-1@1 P12-1 R6-2 P18-9 P15-10 P1-1 P1-3 P1-5 U8-7
        U48-1 U48-24 U38-7 U39-7 U34-7 U34-12 U49-7 P17-1 P17-3 P17-5 P17-7 U19-7
        P14-4 P14-5 P14-6 P14-7 U7-7 C29-2 C46-2 C44-2 C39-2 C36-2 C25-2 C48-2 C50-2
        C52-2 C54-2 C24-2 C23-2 C27-2 C19-2 C31-2 C38-2 C15-2 C11-2 C7-2 C20-2 C16-2
        C12-2 C8-2 C5-2 C13-2 C21-2 C61-2 C35-2 C2-2 C3-2 C28-2 C4-2 C1-2 C64-1 P6-1
        P6-1@1 P6-1@2 P5-1 P5-1@1 P5-1@2 P3-1 P3-1@1 P3-1@2 P2-1 P2-1@1 P2-1@2 P7-1
        P7-1@1 P7-1@2 P11-5 P11-6 P11-9 P11-10 P11-12 P11-13 P11-14 C37-2 C6-2 C10-2
        C18-2 C22-2 C26-2 C30-2 C33-2 C40-2 C43-2 C45-2 C47-2 C49-2 C51-2 C53-2 U26-7
        U2-7 U4-1 U4-10 U4-19 U6-7 U5-7 U35-15 C41-2 C32-2 C72-2 J16-3 P21-1 P21-1@1
        P21-1@2 U68-8 U47-9 U32-8 J14-1 J14-10 J14-31 R13-1 J10-1 J10-10 J10-31 U3-1
        U3-10 U3-19 P13-9 R19-2 U55-10 P23-1 P23-1@1 P23-1@2 J15-3 R42-1 U58-5 U58-8
        P10-1 P10-1@1 P10-1@2 U12-7 C17-2 R46-1 RV1-1 RV1-2 J8-1 J8-10 J8-31 P9-1
        P9-1@1 P9-1@2 P51-8 BT1-2 U51-S P4-1 P4-1@1 P4-1@2 U10-15 U24-4 U24-7 J4-1
        J4-10 J4-31 P52-8 J19-1 P22-1 P22-1@1 P22-1@2 U31-10 U16-1 U16-10 U16-19 U67-8
        U67-15 U52-1 U52-2 U52-18 U52-36 U61-17 U61-23 U61-24 U61-34 U14-7 U14-13
        R14-1 U13-16 C101-1 U57-10 U57-12 U57-13 U57-14 U57-15 U57-16 U57-17 U57-18
        U23-12 J11-1 J11-3 R26-2 U15-10 U15-19 R21-2 P29-2 P29-19 P29-22 P29-24 P29-26
        P29-30 P29-40 U66-8 U66-15 U33-7 R17-2 U29-1 P41-4 P41-5 P41-6 P41-7 NT1-1
        J17-1 P37-4 P37-5 P37-6 P37-7 C34-2 U1-1 U1-10 U1-19 C57-2 K2-1 P27-1 P27-3
        P27-5 P27-7 P27-9 P27-11 P27-13 P27-15 P27-17 P27-19 P27-21 P27-23 P27-25
        P27-27 P27-29 P27-31 P27-33 J6-1 J6-10 J6-31 C56-2 JP10-1 C73-1 U18-7 P19-4
        P19-5 P19-6 P19-7 J3-1 J3-10 J3-31 C102-2 U21-10 U21-14 U21-15 U21-16 U21-17
        U21-18 R47-1 RV2-3 P8-1 P8-1@1 P8-1@2 U63-7 U70-8 P31-26 J12-13 U53-16)
    )
    (net B_SMEMW
      (pins J14-11 J10-11 J8-11 J4-11 R14-2 J6-11 J3-11)
    )
    (class kicad_default +3V3 +5V -5V 5VSB A0 A1 A10 A11 A12 A13 A14 A15 A15_ROM
      A16 A16_ROM A17 A17_ROM A18 A18_ROM A19 A19_ROM A2 A3 A4 A5 A6 A7 A8
      A9 ACR5 BUSALE BUSCLK B_A0 B_A1 B_A10 B_A11 B_A12 B_A13 B_A14 B_A15
      B_A16 B_A17 B_A18 B_A19 B_A2 B_A3 B_A4 B_A5 B_A6 B_A7 B_A8 B_A9 B_D0
      B_D1 B_D2 B_D3 B_D4 B_D5 B_D6 B_D7 B_INT B_IOR B_IOW B_SMEMR B_SMEMW
      "B_{slash}CLK" "B_{slash}NMI" CLK CTS0 CTS1 CTS_TTL0 CTS_TTL1 D0 D1
      D2 D3 D4 D5 D6 D7 DATA_DIR "EXT-RES" "FP-D0" "FP-D1" "FP-D2" "FP-D3"
      "FP-D4" "FP-D5" "FP-D6" "FP-D7" "IDE-LED" INTB INT_KM IOA0 IOA1 IOA2
      IOA3 IOA4 IOA5 IOA6 IOA7 IOB0 IOB1 IOB2 IOB3 IOB4 IOB5 IOB6 IOB7 KBDCLK
      KBDDAT LED0 LED1 LED2 LED3 MSECLK MSEDAT "Net-(BT1-+)" "Net-(C101-Pad2)"
      "Net-(C102-Pad1)" "Net-(D1-A)" "Net-(D2-A)" "Net-(D3-K)" "Net-(D5-K)"
      "Net-(J1-Pin_10)" "Net-(J1-Pin_2)" "Net-(J1-Pin_4)" "Net-(J1-Pin_6)"
      "Net-(J1-Pin_8)" "Net-(J10-IRQ3)" "Net-(J10-IRQ4)" "Net-(J10-IRQ5)"
      "Net-(J10-IRQ6)" "Net-(J10-IRQ7)" "Net-(J12-Pin_12)" "Net-(J12-Pin_14)"
      "Net-(J12-Pin_5)" "Net-(J13-Pin_10)" "Net-(J13-Pin_2)" "Net-(J13-Pin_4)"
      "Net-(J13-Pin_6)" "Net-(J13-Pin_8)" "Net-(J17-Pin_3)" "Net-(J19-Pin_3)"
      "Net-(J2-Pin_10)" "Net-(J2-Pin_2)" "Net-(J2-Pin_4)" "Net-(J2-Pin_6)"
      "Net-(J2-Pin_8)" "Net-(J21-Pin_1)" "Net-(J22-Pin_1)" "Net-(J5-Pin_10)"
      "Net-(J5-Pin_2)" "Net-(J5-Pin_4)" "Net-(J5-Pin_6)" "Net-(J5-Pin_8)"
      "Net-(J7-Pin_10)" "Net-(J7-Pin_2)" "Net-(J7-Pin_4)" "Net-(J7-Pin_6)"
      "Net-(J7-Pin_8)" "Net-(JP10-B)" "Net-(JP2-A)" "Net-(K16-Pin_2)" "Net-(K17-Pin_2)"
      "Net-(K17-Pin_3)" "Net-(K18-Pin_2)" "Net-(K2-Pin_2)" "Net-(K3-Pin_2)"
      "Net-(K4-Pin_2)" "Net-(K5-Pin_2)" "Net-(P1-Pin_2)" "Net-(P1-Pin_4)"
      "Net-(P1-Pin_6)" "Net-(P12-Pin_2)" "Net-(P15-Pin_3)" "Net-(P15-Pin_9)"
      "Net-(P17-Pin_2)" "Net-(P17-Pin_4)" "Net-(P17-Pin_6)" "Net-(P17-Pin_8)"
      "Net-(P27-Pin_10)" "Net-(P27-Pin_12)" "Net-(P27-Pin_14)" "Net-(P27-Pin_16)"
      "Net-(P27-Pin_18)" "Net-(P27-Pin_2)" "Net-(P27-Pin_20)" "Net-(P27-Pin_22)"
      "Net-(P27-Pin_24)" "Net-(P27-Pin_26)" "Net-(P27-Pin_28)" "Net-(P27-Pin_30)"
      "Net-(P27-Pin_32)" "Net-(P27-Pin_34)" "Net-(P27-Pin_8)" "Net-(P29-Pin_39)"
      "Net-(P43-Pin_1)" "Net-(P43-Pin_2)" "Net-(P43-Pin_3)" "Net-(R5-Pad1)"
      "Net-(RP1-R7)" "Net-(U1-I0b)" "Net-(U1-I1b)" "Net-(U1-O0b)" "Net-(U1-O1b)"
      "Net-(U10-C1+)" "Net-(U10-C1-)" "Net-(U10-C2+)" "Net-(U10-C2-)" "Net-(U10-VS+)"
      "Net-(U10-VS-)" "Net-(U12A-C)" "Net-(U12A-D)" "Net-(U12A-~{S})" "Net-(U14-Pad12)"
      "Net-(U19-Pad2)" "Net-(U25-EA)" "Net-(U25-P22)" "Net-(U25-P23)" "Net-(U25-P24{slash}OB)"
      "Net-(U25-P25{slash}BF)" "Net-(U25-P26{slash}DRQ)" "Net-(U25-P27{slash}DAK)"
      "Net-(U31-OEa)" "Net-(U32A-O1)" "Net-(U32A-O2)" "Net-(U32B-O0)" "Net-(U32B-O2)"
      "Net-(U33-Pad1)" "Net-(U33-Pad12)" "Net-(U33-Pad6)" "Net-(U34A-Q0)"
      "Net-(U34B-CP)" "Net-(U34B-Q3)" "Net-(U35-C1+)" "Net-(U35-C1-)" "Net-(U35-C2+)"
      "Net-(U35-C2-)" "Net-(U35-VS+)" "Net-(U35-VS-)" "Net-(U39-Pad2)" "Net-(U47-XT)"
      "Net-(U47-XT1)" "Net-(U48-BC1)" "Net-(U48-BDIR)" "Net-(U52-{slash}DCD0)"
      "Net-(U61-DMA)" "Net-(U61-IRQ)" "Net-(U61-TC)" "Net-(U61-XT1)" "Net-(U61-{slash}CS)"
      "Net-(U61-{slash}DACK)" "Net-(U68-E3)" "Net-(U68-O0)" PA0 PA1 PA2 PA3
      PA4 PA5 PA6 PA7 PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7 PC0 PC1 PC2 PC3 PC4
      PC5 PC6 PC7 PHI PROG PULLUP1 PWR_ON RESET RTS0 RTS1 RTS_TTL0 RTS_TTL1
      "RUN-HALT-A" "RUN-HALT-B" RX0 RX1 SIN_TTL0 SIN_TTL1 SOUT_TTL0 SOUT_TTL1
      "STATUS-LED" TC TX0 TX1 VRY isa_iq_1 isa_iq_2 isa_iq_3 isa_iq_4 isa_iq_5
      "unconnected-(J10-DRQ1-Pad18)" "unconnected-(J10-DRQ2-Pad6)" "unconnected-(J10-DRQ3-Pad16)"
      "unconnected-(J10-IO_READY-Pad41)" "unconnected-(J10-UNUSED-Pad8)" "unconnected-(J10-~{DACK0}-Pad19)"
      "unconnected-(J10-~{DACK1}-Pad17)" "unconnected-(J10-~{DACK2}-Pad26)"
      "unconnected-(J10-~{DACK3}-Pad15)" "unconnected-(J11-Pin_10-Pad10)"
      "unconnected-(J11-Pin_20-Pad20)" "unconnected-(J11-Pin_6-Pad6)" "unconnected-(J11-Pin_8-Pad8)"
      "unconnected-(J12-Pin_11-Pad11)" "unconnected-(J14-DRQ1-Pad18)" "unconnected-(J14-DRQ2-Pad6)"
      "unconnected-(J14-DRQ3-Pad16)" "unconnected-(J14-IO_READY-Pad41)" "unconnected-(J14-UNUSED-Pad8)"
      "unconnected-(J14-~{DACK0}-Pad19)" "unconnected-(J14-~{DACK1}-Pad17)"
      "unconnected-(J14-~{DACK2}-Pad26)" "unconnected-(J14-~{DACK3}-Pad15)"
      "unconnected-(J15-Pad2)" "unconnected-(J15-Pad6)" "unconnected-(J16-Pad2)"
      "unconnected-(J16-Pad6)" "unconnected-(J3-DRQ1-Pad18)" "unconnected-(J3-DRQ2-Pad6)"
      "unconnected-(J3-DRQ3-Pad16)" "unconnected-(J3-IO_READY-Pad41)" "unconnected-(J3-UNUSED-Pad8)"
      "unconnected-(J3-~{DACK0}-Pad19)" "unconnected-(J3-~{DACK1}-Pad17)"
      "unconnected-(J3-~{DACK2}-Pad26)" "unconnected-(J3-~{DACK3}-Pad15)"
      "unconnected-(J4-DRQ1-Pad18)" "unconnected-(J4-DRQ2-Pad6)" "unconnected-(J4-DRQ3-Pad16)"
      "unconnected-(J4-IO_READY-Pad41)" "unconnected-(J4-UNUSED-Pad8)" "unconnected-(J4-~{DACK0}-Pad19)"
      "unconnected-(J4-~{DACK1}-Pad17)" "unconnected-(J4-~{DACK2}-Pad26)"
      "unconnected-(J4-~{DACK3}-Pad15)" "unconnected-(J6-DRQ1-Pad18)" "unconnected-(J6-DRQ2-Pad6)"
      "unconnected-(J6-DRQ3-Pad16)" "unconnected-(J6-IO_READY-Pad41)" "unconnected-(J6-UNUSED-Pad8)"
      "unconnected-(J6-~{DACK0}-Pad19)" "unconnected-(J6-~{DACK1}-Pad17)"
      "unconnected-(J6-~{DACK2}-Pad26)" "unconnected-(J6-~{DACK3}-Pad15)"
      "unconnected-(J8-DRQ1-Pad18)" "unconnected-(J8-DRQ2-Pad6)" "unconnected-(J8-DRQ3-Pad16)"
      "unconnected-(J8-IO_READY-Pad41)" "unconnected-(J8-UNUSED-Pad8)" "unconnected-(J8-~{DACK0}-Pad19)"
      "unconnected-(J8-~{DACK1}-Pad17)" "unconnected-(J8-~{DACK2}-Pad26)"
      "unconnected-(J8-~{DACK3}-Pad15)" "unconnected-(P11-Pin_15-Pad15)" "unconnected-(P13-Pin_1-Pad1)"
      "unconnected-(P13-Pin_10-Pad10)" "unconnected-(P13-Pin_2-Pad2)" "unconnected-(P13-Pin_7-Pad7)"
      "unconnected-(P13-Pin_8-Pad8)" "unconnected-(P14-Pad1)" "unconnected-(P14-Pad12)"
      "unconnected-(P14-Pad13)" "unconnected-(P14-Pad2)" "unconnected-(P14-Pad3)"
      "unconnected-(P15-Pin_5-Pad5)" "unconnected-(P15-Pin_7-Pad7)" "unconnected-(P18-Pin_1-Pad1)"
      "unconnected-(P18-Pin_10-Pad10)" "unconnected-(P18-Pin_2-Pad2)" "unconnected-(P18-Pin_7-Pad7)"
      "unconnected-(P18-Pin_8-Pad8)" "unconnected-(P19-Pad1)" "unconnected-(P19-Pad12)"
      "unconnected-(P19-Pad13)" "unconnected-(P19-Pad2)" "unconnected-(P19-Pad3)"
      "unconnected-(P27-Pin_4-Pad4)" "unconnected-(P29-Pin_21-Pad21)" "unconnected-(P29-Pin_27-Pad27)"
      "unconnected-(P29-Pin_28-Pad28)" "unconnected-(P29-Pin_29-Pad29)" "unconnected-(P29-Pin_31-Pad31)"
      "unconnected-(P29-Pin_32-Pad32)" "unconnected-(P29-Pin_34-Pad34)" "unconnected-(P37-Pad1)"
      "unconnected-(P37-Pad12)" "unconnected-(P37-Pad13)" "unconnected-(P37-Pad2)"
      "unconnected-(P37-Pad3)" "unconnected-(P41-Pad1)" "unconnected-(P41-Pad12)"
      "unconnected-(P41-Pad13)" "unconnected-(P41-Pad2)" "unconnected-(P41-Pad3)"
      "unconnected-(P51-Pin_10-Pad10)" "unconnected-(P52-Pin_10-Pad10)" "unconnected-(RP1-R1-Pad2)"
      "unconnected-(RP1-R8-Pad9)" "unconnected-(RR1-R8-Pad9)" "unconnected-(RR1-R9-Pad10)"
      "unconnected-(RR8-R5-Pad6)" "unconnected-(U1-I2b-Pad15)" "unconnected-(U1-I3b-Pad17)"
      "unconnected-(U1-O2b-Pad5)" "unconnected-(U1-O3b-Pad3)" "unconnected-(U12B-C-Pad11)"
      "unconnected-(U12B-D-Pad12)" "unconnected-(U12B-Q-Pad9)" "unconnected-(U12B-~{Q}-Pad8)"
      "unconnected-(U12B-~{R}-Pad13)" "unconnected-(U12B-~{S}-Pad10)" "unconnected-(U14-Pad1)"
      "unconnected-(U14-Pad10)" "unconnected-(U14-Pad2)" "unconnected-(U14-Pad3)"
      "unconnected-(U14-Pad4)" "unconnected-(U14-Pad5)" "unconnected-(U14-Pad6)"
      "unconnected-(U14-Pad8)" "unconnected-(U14-Pad9)" "unconnected-(U16-I0b-Pad11)"
      "unconnected-(U16-I1b-Pad13)" "unconnected-(U16-I2b-Pad15)" "unconnected-(U16-I3a-Pad8)"
      "unconnected-(U16-I3b-Pad17)" "unconnected-(U16-O0b-Pad9)" "unconnected-(U16-O1b-Pad7)"
      "unconnected-(U16-O2b-Pad5)" "unconnected-(U16-O3a-Pad12)" "unconnected-(U16-O3b-Pad3)"
      "unconnected-(U19-Pad10)" "unconnected-(U19-Pad12)" "unconnected-(U19-Pad8)"
      "unconnected-(U2-Pad10)" "unconnected-(U2-Pad11)" "unconnected-(U2-Pad12)"
      "unconnected-(U2-Pad13)" "unconnected-(U21-~{P&gt;Q}-Pad1)" "unconnected-(U23-AD0-Pad10)"
      "unconnected-(U23-AD1-Pad9)" "unconnected-(U23-AD2-Pad8)" "unconnected-(U23-AD3-Pad7)"
      "unconnected-(U23-AD4-Pad6)" "unconnected-(U23-AD5-Pad5)" "unconnected-(U23-AD6-Pad4)"
      "unconnected-(U23-AD7-Pad3)" "unconnected-(U23-COMVID-Pad36)" "unconnected-(U23-EXTVDP-Pad35)"
      "unconnected-(U23-GROMCLK-Pad37)" "unconnected-(U23-RD0-Pad32)" "unconnected-(U23-RD1-Pad31)"
      "unconnected-(U23-RD2-Pad30)" "unconnected-(U23-RD3-Pad29)" "unconnected-(U23-RD4-Pad28)"
      "unconnected-(U23-RD5-Pad27)" "unconnected-(U23-RD6-Pad26)" "unconnected-(U23-RD7-Pad25)"
      "unconnected-(U23-R{slash}~{W}-Pad11)" "unconnected-(U23-XTAL1-Pad39)"
      "unconnected-(U23-XTAL2-Pad40)" "unconnected-(U23-~{CAS}-Pad2)" "unconnected-(U23-~{RAS}-Pad1)"
      "unconnected-(U24-Pin_10-Pad10)" "unconnected-(U24-Pin_12-Pad12)" "unconnected-(U24-Pin_13-Pad13)"
      "unconnected-(U24-Pin_2-Pad2)" "unconnected-(U24-Pin_3-Pad3)" "unconnected-(U24-Pin_5-Pad5)"
      "unconnected-(U24-Pin_6-Pad6)" "unconnected-(U24-Pin_9-Pad9)" "unconnected-(U25-P12-Pad29)"
      "unconnected-(U25-P13-Pad30)" "unconnected-(U25-P14-Pad31)" "unconnected-(U25-P15-Pad32)"
      "unconnected-(U25-P16-Pad33)" "unconnected-(U25-P17-Pad34)" "unconnected-(U25-P20-Pad21)"
      "unconnected-(U25-P21-Pad22)" "unconnected-(U25-SSPP-Pad26)" "unconnected-(U25-SYNC-Pad11)"
      "unconnected-(U26-Pad10)" "unconnected-(U26-Pad11)" "unconnected-(U26-Pad8)"
      "unconnected-(U26-Pad9)" "unconnected-(U32B-O1-Pad11)" "unconnected-(U32B-O3-Pad9)"
      "unconnected-(U34A-Q1-Pad4)" "unconnected-(U34A-Q2-Pad5)" "unconnected-(U34A-Q3-Pad6)"
      "unconnected-(U34B-Q0-Pad11)" "unconnected-(U34B-Q1-Pad10)" "unconnected-(U34B-Q2-Pad9)"
      "unconnected-(U39-Pad10)" "unconnected-(U39-Pad11)" "unconnected-(U47-STDP-Pad1)"
      "unconnected-(U48-NC2-Pad2)" "unconnected-(U48-NC5-Pad5)" "unconnected-(U48-TEST1-Pad39)"
      "unconnected-(U5-Pad1)" "unconnected-(U5-Pad2)" "unconnected-(U5-Pad3)"
      "unconnected-(U5-Pad4)" "unconnected-(U5-Pad5)" "unconnected-(U5-Pad6)"
      "unconnected-(U52-CXS-Pad57)" "unconnected-(U52-E-Pad64)" "unconnected-(U52-ST-Pad13)"
      "unconnected-(U52-TEST-Pad52)" "unconnected-(U52-TXS-Pad55)" "unconnected-(U52-XTAL-Pad3)"
      "unconnected-(U52-{slash}RFSH-Pad61)" "unconnected-(U57-~{P&gt;Q}-Pad1)"
      "unconnected-(U61-{slash}HDL-Pad38)" "unconnected-(U61-{slash}XT1-Pad25)"
      "unconnected-(U61-{slash}XT2-Pad22)" "unconnected-(U67-I0c-Pad11)" "unconnected-(U67-I0d-Pad14)"
      "unconnected-(U67-I1c-Pad10)" "unconnected-(U67-I1d-Pad13)" "unconnected-(U67-Zc-Pad9)"
      "unconnected-(U67-Zd-Pad12)" "unconnected-(U68-O1-Pad14)" "unconnected-(U68-O2-Pad13)"
      "unconnected-(U68-O3-Pad12)" "unconnected-(U68-O4-Pad11)" "unconnected-(U68-O5-Pad10)"
      "unconnected-(U68-O6-Pad9)" "unconnected-(U68-O7-Pad7)" "unconnected-(U8-Pad1)"
      "unconnected-(U8-Pad10)" "unconnected-(U8-Pad2)" "unconnected-(U8-Pad3)"
      "unconnected-(U8-Pad4)" "unconnected-(U8-Pad5)" "unconnected-(U8-Pad6)"
      "unconnected-(U8-Pad8)" "unconnected-(U8-Pad9)" "{slash}ACRCS" "{slash}AEN"
      "{slash}BCK-A" "{slash}BCK-B" "{slash}BUSAK" "{slash}BUSRQ" "{slash}CPU_INT0"
      "{slash}CPU_INT1" "{slash}CS_FDC" "{slash}CS_FP" "{slash}CS_KB" "{slash}CS_PPI2"
      "{slash}CS_RAMHI" "{slash}CS_RAMLO" "{slash}CS_ROM" "{slash}CS_RTC"
      "{slash}CS_UTIL" "{slash}DACK1" "{slash}DACK_AND_TC" "{slash}DREQ0"
      "{slash}DREQ1" "{slash}FWD-A" "{slash}FWD-B" "{slash}HALT" "{slash}INTIORQ"
      "{slash}INT_FDC" "{slash}IORQ" "{slash}LFT-A" "{slash}LFT-B" "{slash}M1"
      "{slash}MREQ" "{slash}NMI" "{slash}PC3" "{slash}PC4" "{slash}PC5" "{slash}PC6"
      "{slash}PC7" "{slash}RD" "{slash}RESAY3" "{slash}RGT-A" "{slash}RGT-B"
      "{slash}ROM_ENABLE" "{slash}SNDCS" "{slash}STATUS" "{slash}TC" "{slash}TEND0"
      "{slash}TEND1" "{slash}TRG1-A" "{slash}TRG1-B" "{slash}TRG2-A" "{slash}TRG2-B"
      "{slash}VDPCS" "{slash}VDPRD" "{slash}VDPWR" "{slash}VINT" "{slash}WAIT"
      "{slash}WR"
      (circuit
        (use_via "Via[0-3]_800:400_um")
      )
      (rule
        (width 250)
        (clearance 200)
      )
    )
    (class Power +12V -12V GND
      (circuit
        (use_via "Via[0-3]_800:400_um")
      )
      (rule
        (width 1000)
        (clearance 200)
      )
    )
  )
  (wiring
  )
)
