Verilog source code for the Novena High Speed Analog Front End.

Capture data at 1GSPS from ADC and buffer in DDR3 memory. 

Perform burst reads of the data via EIM to the host CPU.
