// Seed: 1185086892
module module_0 (
    input  tri1 id_0,
    output tri0 id_1
);
  wire id_3;
  wire id_4;
  wire id_5;
  id_6(
      .id_0(id_4), .id_1(1 ^ 1'b0), .id_2(id_1)
  );
  wire id_7, id_8;
  always @(posedge 1 or posedge 1) $display;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input tri id_2,
    input tri1 id_3
);
  tri id_5 = 1;
  assign id_1 = (id_0) ==? (id_3);
  module_0(
      id_3, id_1
  );
endmodule
