

================================================================
== Vitis HLS Report for 'kernel_3mm'
================================================================
* Date:           Wed Apr  5 23:23:04 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_3mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.430 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1013|     1013|  5.065 us|  5.065 us|  1014|  1014|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_36    |kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2    |      505|      505|  2.525 us|  2.525 us|  505|  505|       no|
        |grp_kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5_fu_46  |kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5  |      505|      505|  2.525 us|  2.525 us|  505|  505|       no|
        |grp_kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8_fu_56  |kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8  |      505|      505|  2.525 us|  2.525 us|  505|  505|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   54|    2010|   3219|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    118|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   54|    2017|   3339|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   15|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+------+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+------+-----+
    |grp_kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5_fu_46  |kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5  |        0|  18|  670|  1073|    0|
    |grp_kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8_fu_56  |kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8  |        0|  18|  670|  1073|    0|
    |grp_kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_36    |kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2    |        0|  18|  670|  1073|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                          |                                                     |        0|  54| 2010|  3219|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |E_address0  |  14|          3|    7|         21|
    |E_ce0       |  14|          3|    1|          3|
    |E_ce1       |   9|          2|    1|          2|
    |E_we0       |   9|          2|    1|          2|
    |F_address0  |  14|          3|    7|         21|
    |F_ce0       |  14|          3|    1|          3|
    |F_ce1       |   9|          2|    1|          2|
    |F_we0       |   9|          2|    1|          2|
    |ap_NS_fsm   |  26|          5|    1|          5|
    +------------+----+-----------+-----+-----------+
    |Total       | 118|         25|   21|         61|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                    | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                   |  4|   0|    4|          0|
    |grp_kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5_fu_46_ap_start_reg  |  1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8_fu_56_ap_start_reg  |  1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_36_ap_start_reg    |  1|   0|    1|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                       |  7|   0|    7|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|    kernel_3mm|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|    kernel_3mm|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|    kernel_3mm|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|    kernel_3mm|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|    kernel_3mm|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|    kernel_3mm|  return value|
|A_address0  |  out|    7|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|A_address1  |  out|    7|   ap_memory|             A|         array|
|A_ce1       |  out|    1|   ap_memory|             A|         array|
|A_q1        |   in|   32|   ap_memory|             A|         array|
|B_address0  |  out|    7|   ap_memory|             B|         array|
|B_ce0       |  out|    1|   ap_memory|             B|         array|
|B_q0        |   in|   32|   ap_memory|             B|         array|
|B_address1  |  out|    7|   ap_memory|             B|         array|
|B_ce1       |  out|    1|   ap_memory|             B|         array|
|B_q1        |   in|   32|   ap_memory|             B|         array|
|C_address0  |  out|    7|   ap_memory|             C|         array|
|C_ce0       |  out|    1|   ap_memory|             C|         array|
|C_q0        |   in|   32|   ap_memory|             C|         array|
|C_address1  |  out|    7|   ap_memory|             C|         array|
|C_ce1       |  out|    1|   ap_memory|             C|         array|
|C_q1        |   in|   32|   ap_memory|             C|         array|
|D_address0  |  out|    7|   ap_memory|             D|         array|
|D_ce0       |  out|    1|   ap_memory|             D|         array|
|D_q0        |   in|   32|   ap_memory|             D|         array|
|D_address1  |  out|    7|   ap_memory|             D|         array|
|D_ce1       |  out|    1|   ap_memory|             D|         array|
|D_q1        |   in|   32|   ap_memory|             D|         array|
|E_address0  |  out|    7|   ap_memory|             E|         array|
|E_ce0       |  out|    1|   ap_memory|             E|         array|
|E_we0       |  out|    1|   ap_memory|             E|         array|
|E_d0        |  out|   32|   ap_memory|             E|         array|
|E_q0        |   in|   32|   ap_memory|             E|         array|
|E_address1  |  out|    7|   ap_memory|             E|         array|
|E_ce1       |  out|    1|   ap_memory|             E|         array|
|E_q1        |   in|   32|   ap_memory|             E|         array|
|F_address0  |  out|    7|   ap_memory|             F|         array|
|F_ce0       |  out|    1|   ap_memory|             F|         array|
|F_we0       |  out|    1|   ap_memory|             F|         array|
|F_d0        |  out|   32|   ap_memory|             F|         array|
|F_q0        |   in|   32|   ap_memory|             F|         array|
|F_address1  |  out|    7|   ap_memory|             F|         array|
|F_ce1       |  out|    1|   ap_memory|             F|         array|
|F_q1        |   in|   32|   ap_memory|             F|         array|
|G_address0  |  out|    7|   ap_memory|             G|         array|
|G_ce0       |  out|    1|   ap_memory|             G|         array|
|G_we0       |  out|    1|   ap_memory|             G|         array|
|G_d0        |  out|   32|   ap_memory|             G|         array|
|G_q0        |   in|   32|   ap_memory|             G|         array|
+------------+-----+-----+------------+--------------+--------------+

