

================================================================
== Vitis HLS Report for 'float64_div_Pipeline_VITIS_LOOP_602_1'
================================================================
* Date:           Tue Jun 18 22:36:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dfsin_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.724 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_602_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     286|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|      261|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      261|     349|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |rem0_1_fu_148_p2      |         +|   0|  0|  71|          64|          64|
    |z1_fu_124_p2          |         +|   0|  0|  71|          64|          64|
    |zSig_4_fu_118_p2      |         +|   0|  0|  71|          64|           2|
    |icmp_ln150_fu_129_p2  |      icmp|   0|  0|  71|          64|          64|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 286|         257|         196|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_rem0    |   9|          2|   64|        128|
    |rem0_5_fu_44             |   9|          2|   64|        128|
    |rem1_4_fu_40             |   9|          2|   64|        128|
    |zSig_fu_36               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  259|        518|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |icmp_ln150_reg_202       |   1|   0|    1|          0|
    |rem0_5_fu_44             |  64|   0|   64|          0|
    |rem0_reg_194             |  64|   0|   64|          0|
    |rem1_4_fu_40             |  64|   0|   64|          0|
    |zSig_fu_36               |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 261|   0|  261|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  float64_div_Pipeline_VITIS_LOOP_602_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  float64_div_Pipeline_VITIS_LOOP_602_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  float64_div_Pipeline_VITIS_LOOP_602_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  float64_div_Pipeline_VITIS_LOOP_602_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  float64_div_Pipeline_VITIS_LOOP_602_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  float64_div_Pipeline_VITIS_LOOP_602_1|  return value|
|rem0_4             |   in|   64|     ap_none|                                 rem0_4|        scalar|
|rem1_3             |   in|   64|     ap_none|                                 rem1_3|        scalar|
|zSig_3             |   in|   64|     ap_none|                                 zSig_3|        scalar|
|bSig_9             |   in|   64|     ap_none|                                 bSig_9|        scalar|
|rem1_4_out         |  out|   64|      ap_vld|                             rem1_4_out|       pointer|
|rem1_4_out_ap_vld  |  out|    1|      ap_vld|                             rem1_4_out|       pointer|
|zSig_out           |  out|   64|      ap_vld|                               zSig_out|       pointer|
|zSig_out_ap_vld    |  out|    1|      ap_vld|                               zSig_out|       pointer|
+-------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zSig = alloca i32 1" [benchmarks/chstone/dfsin/src/softfloat.c:540]   --->   Operation 5 'alloca' 'zSig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rem1_4 = alloca i32 1" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 6 'alloca' 'rem1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rem0_5 = alloca i32 1" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 7 'alloca' 'rem0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bSig_9_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bSig_9"   --->   Operation 8 'read' 'bSig_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zSig_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %zSig_3"   --->   Operation 9 'read' 'zSig_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rem1_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %rem1_3"   --->   Operation 10 'read' 'rem1_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rem0_4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %rem0_4"   --->   Operation 11 'read' 'rem0_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln143 = store i64 %rem0_4_read, i64 %rem0_5" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 12 'store' 'store_ln143' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln143 = store i64 %rem1_3_read, i64 %rem1_4" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 13 'store' 'store_ln143' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln540 = store i64 %zSig_3_read, i64 %zSig" [benchmarks/chstone/dfsin/src/softfloat.c:540]   --->   Operation 14 'store' 'store_ln540' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.72>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%rem0 = load i64 %rem0_5" [benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 16 'load' 'rem0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %rem0, i32 63" [benchmarks/chstone/dfsin/src/softfloat.c:602]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln602 = br i1 %tmp, void %while.end.exitStub, void %while.body" [benchmarks/chstone/dfsin/src/softfloat.c:602]   --->   Operation 18 'br' 'br_ln602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zSig_load = load i64 %zSig" [benchmarks/chstone/dfsin/src/softfloat.c:604]   --->   Operation 19 'load' 'zSig_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%rem1_4_load = load i64 %rem1_4" [benchmarks/chstone/dfsin/src/softfloat-macros:148->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 20 'load' 'rem1_4_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.36ns)   --->   "%zSig_4 = add i64 %zSig_load, i64 18446744073709551615" [benchmarks/chstone/dfsin/src/softfloat.c:604]   --->   Operation 21 'add' 'zSig_4' <Predicate = (tmp)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.36ns)   --->   "%z1 = add i64 %bSig_9_read, i64 %rem1_4_load" [benchmarks/chstone/dfsin/src/softfloat-macros:148->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 22 'add' 'z1' <Predicate = (tmp)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.36ns)   --->   "%icmp_ln150 = icmp_ult  i64 %z1, i64 %rem1_4_load" [benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 23 'icmp' 'icmp_ln150' <Predicate = (tmp)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln143 = store i64 %z1, i64 %rem1_4" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 24 'store' 'store_ln143' <Predicate = (tmp)> <Delay = 0.46>
ST_2 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln540 = store i64 %zSig_4, i64 %zSig" [benchmarks/chstone/dfsin/src/softfloat.c:540]   --->   Operation 25 'store' 'store_ln540' <Predicate = (tmp)> <Delay = 0.46>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zSig_load_1 = load i64 %zSig"   --->   Operation 32 'load' 'zSig_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%rem1_4_load_1 = load i64 %rem1_4"   --->   Operation 33 'load' 'rem1_4_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %rem1_4_out, i64 %rem1_4_load_1"   --->   Operation 34 'write' 'write_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %zSig_out, i64 %zSig_load_1"   --->   Operation 35 'write' 'write_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln604 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/chstone/dfsin/src/softfloat.c:604]   --->   Operation 26 'specpipeline' 'specpipeline_ln604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln602 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [benchmarks/chstone/dfsin/src/softfloat.c:602]   --->   Operation 27 'specloopname' 'specloopname_ln602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i1 %icmp_ln150" [benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 28 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.36ns)   --->   "%rem0_1 = add i64 %zext_ln150, i64 %rem0" [benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 29 'add' 'rem0_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln143 = store i64 %rem0_1, i64 %rem0_5" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 30 'store' 'store_ln143' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln602 = br void %while.cond" [benchmarks/chstone/dfsin/src/softfloat.c:602]   --->   Operation 31 'br' 'br_ln602' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rem0_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rem1_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zSig_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bSig_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rem1_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ zSig_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
zSig               (alloca      ) [ 0110]
rem1_4             (alloca      ) [ 0110]
rem0_5             (alloca      ) [ 0111]
bSig_9_read        (read        ) [ 0110]
zSig_3_read        (read        ) [ 0000]
rem1_3_read        (read        ) [ 0000]
rem0_4_read        (read        ) [ 0000]
store_ln143        (store       ) [ 0000]
store_ln143        (store       ) [ 0000]
store_ln540        (store       ) [ 0000]
br_ln0             (br          ) [ 0000]
rem0               (load        ) [ 0101]
tmp                (bitselect   ) [ 0110]
br_ln602           (br          ) [ 0000]
zSig_load          (load        ) [ 0000]
rem1_4_load        (load        ) [ 0000]
zSig_4             (add         ) [ 0000]
z1                 (add         ) [ 0000]
icmp_ln150         (icmp        ) [ 0101]
store_ln143        (store       ) [ 0000]
store_ln540        (store       ) [ 0000]
specpipeline_ln604 (specpipeline) [ 0000]
specloopname_ln602 (specloopname) [ 0000]
zext_ln150         (zext        ) [ 0000]
rem0_1             (add         ) [ 0000]
store_ln143        (store       ) [ 0000]
br_ln602           (br          ) [ 0000]
zSig_load_1        (load        ) [ 0000]
rem1_4_load_1      (load        ) [ 0000]
write_ln0          (write       ) [ 0000]
write_ln0          (write       ) [ 0000]
ret_ln0            (ret         ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rem0_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rem0_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rem1_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rem1_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zSig_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zSig_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bSig_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bSig_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rem1_4_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rem1_4_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zSig_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zSig_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="zSig_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="zSig/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="rem1_4_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rem1_4/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="rem0_5_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rem0_5/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="bSig_9_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="0"/>
<pin id="50" dir="0" index="1" bw="64" slack="0"/>
<pin id="51" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bSig_9_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="zSig_3_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zSig_3_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="rem1_3_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rem1_3_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="rem0_4_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rem0_4_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln0_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="0" index="2" bw="64" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="write_ln0_write_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="64" slack="0"/>
<pin id="82" dir="0" index="2" bw="64" slack="0"/>
<pin id="83" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln143_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln143_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="64" slack="0"/>
<pin id="93" dir="0" index="1" bw="64" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln540_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln540/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="rem0_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="1"/>
<pin id="103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rem0/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="0" index="2" bw="7" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zSig_load_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="1"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="zSig_load/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="rem1_4_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="1"/>
<pin id="117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rem1_4_load/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zSig_4_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="zSig_4/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="z1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="1"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="z1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln150_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln150/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln143_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="1"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln540_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="1"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln540/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln150_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="rem0_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="1"/>
<pin id="151" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rem0_1/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln143_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="2"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zSig_load_1_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="1"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="zSig_load_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="rem1_4_load_1_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="1"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rem1_4_load_1/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="zSig_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="zSig "/>
</bind>
</comp>

<comp id="174" class="1005" name="rem1_4_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="rem1_4 "/>
</bind>
</comp>

<comp id="182" class="1005" name="rem0_5_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="rem0_5 "/>
</bind>
</comp>

<comp id="189" class="1005" name="bSig_9_read_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bSig_9_read "/>
</bind>
</comp>

<comp id="194" class="1005" name="rem0_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="1"/>
<pin id="196" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rem0 "/>
</bind>
</comp>

<comp id="202" class="1005" name="icmp_ln150_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln150 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="90"><net_src comp="66" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="60" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="54" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="101" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="124" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="115" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="124" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="118" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="148" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="158" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="165"><net_src comp="162" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="169"><net_src comp="36" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="172"><net_src comp="166" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="177"><net_src comp="40" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="180"><net_src comp="174" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="185"><net_src comp="44" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="188"><net_src comp="182" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="192"><net_src comp="48" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="197"><net_src comp="101" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="205"><net_src comp="129" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="145" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rem1_4_out | {2 }
	Port: zSig_out | {2 }
 - Input state : 
	Port: float64_div_Pipeline_VITIS_LOOP_602_1 : rem0_4 | {1 }
	Port: float64_div_Pipeline_VITIS_LOOP_602_1 : rem1_3 | {1 }
	Port: float64_div_Pipeline_VITIS_LOOP_602_1 : zSig_3 | {1 }
	Port: float64_div_Pipeline_VITIS_LOOP_602_1 : bSig_9 | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		br_ln602 : 2
		zSig_4 : 1
		z1 : 1
		icmp_ln150 : 2
		store_ln143 : 2
		store_ln540 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 3
		rem0_1 : 1
		store_ln143 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |      zSig_4_fu_118     |    0    |    71   |
|    add   |        z1_fu_124       |    0    |    71   |
|          |      rem0_1_fu_148     |    0    |    71   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln150_fu_129   |    0    |    71   |
|----------|------------------------|---------|---------|
|          | bSig_9_read_read_fu_48 |    0    |    0    |
|   read   | zSig_3_read_read_fu_54 |    0    |    0    |
|          | rem1_3_read_read_fu_60 |    0    |    0    |
|          | rem0_4_read_read_fu_66 |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |  write_ln0_write_fu_72 |    0    |    0    |
|          |  write_ln0_write_fu_79 |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_104       |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln150_fu_145   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   284   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|bSig_9_read_reg_189|   64   |
| icmp_ln150_reg_202|    1   |
|   rem0_5_reg_182  |   64   |
|    rem0_reg_194   |   64   |
|   rem1_4_reg_174  |   64   |
|    zSig_reg_166   |   64   |
+-------------------+--------+
|       Total       |   321  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   284  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   321  |    -   |
+-----------+--------+--------+
|   Total   |   321  |   284  |
+-----------+--------+--------+
