Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df29c2f6e2044f84bbf85ac3a1f043ef --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_21 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_20 -L axi_crossbar_v2_1_22 -L axi_protocol_converter_v2_1_21 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prueba_bd_wrapper_behav xil_defaultlib.prueba_bd_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'modeTest' [C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/hdl/AES256_v2_v1_0.v:78]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'outp_fifo' [C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/hdl/AES256_v2_v1_0_S00_AXI.v:538]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5496]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5514]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10203]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10222]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7107]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7126]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/sim/prueba_bd.v:623]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ip/prueba_bd_processing_system7_0_0/sim/prueba_bd_processing_system7_0_0.v:197]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3759]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-3283] element index 64 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6084]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10844]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7722]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7935]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8074]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8171]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8190]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8331]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8336]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8341]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_fifo_1to4.sv" Line 4. Module mod_fifo_1to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_fifo_1to4.sv" Line 4. Module mod_fifo_1to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.srcs/sources_1/bd/verilogCode/design/mod_fifo_1to8.sv" Line 3. Module mod_fifo_1to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/AES256_device_FSM_AXI.sv" Line 7. Module AES256_device doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/AES256_enc_FSM_AXI.sv" Line 23. Module AES256_enc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_mux_2to1.sv" Line 3. Module mod_mux_2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_enc_addRoundKey.sv" Line 3. Module mod_enc_addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_reg16_16to1.sv" Line 8. Module mod_reg16_16to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_enc_rom256.sv" Line 7. Module mod_enc_rom256 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_enc_shifter.sv" Line 8. Module mod_enc_shifter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_enc_mixColumns.sv" Line 3. Module mod_enc_mixColumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_reg16.sv" Line 8. Module mod_reg16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/AES256_dec_FSM_AXI.sv" Line 32. Module AES256_dec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_mux_2to1.sv" Line 3. Module mod_mux_2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_dec_shifter.sv" Line 8. Module mod_dec_shifter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_reg16_16to1.sv" Line 8. Module mod_reg16_16to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_dec_rom256.sv" Line 7. Module mod_dec_rom256 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_reg16_1to16.sv" Line 7. Module mod_reg16_1to16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_mux_2to1.sv" Line 3. Module mod_mux_2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_dec_addRoundKey.sv" Line 5. Module mod_dec_addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_dec_mixColumns.sv" Line 3. Module mod_dec_mixColumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_reg16.sv" Line 8. Module mod_reg16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/AES256_keygen_FSM_AXI.sv" Line 11. Module AES256_keygen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_kg_rotWord.sv" Line 8. Module mod_kg_rotWord doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_kg_subWord.sv" Line 7. Module mod_kg_subWord doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_romKey.sv" Line 7. Module mod_romKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/fifo_128_32.sv" Line 3. Module fifo_128_32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_fifo_1to4.sv" Line 4. Module mod_fifo_1to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_fifo_1to4.sv" Line 4. Module mod_fifo_1to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.srcs/sources_1/bd/verilogCode/design/mod_fifo_1to8.sv" Line 3. Module mod_fifo_1to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/AES256_device_FSM_AXI.sv" Line 7. Module AES256_device doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/AES256_enc_FSM_AXI.sv" Line 23. Module AES256_enc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_mux_2to1.sv" Line 3. Module mod_mux_2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_enc_addRoundKey.sv" Line 3. Module mod_enc_addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_reg16_16to1.sv" Line 8. Module mod_reg16_16to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_enc_rom256.sv" Line 7. Module mod_enc_rom256 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_enc_shifter.sv" Line 8. Module mod_enc_shifter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_enc_mixColumns.sv" Line 3. Module mod_enc_mixColumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_reg16.sv" Line 8. Module mod_reg16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/AES256_dec_FSM_AXI.sv" Line 32. Module AES256_dec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_mux_2to1.sv" Line 3. Module mod_mux_2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_dec_shifter.sv" Line 8. Module mod_dec_shifter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_reg16_16to1.sv" Line 8. Module mod_reg16_16to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_dec_rom256.sv" Line 7. Module mod_dec_rom256 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_reg16_1to16.sv" Line 7. Module mod_reg16_1to16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_mux_2to1.sv" Line 3. Module mod_mux_2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_dec_addRoundKey.sv" Line 5. Module mod_dec_addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_dec_mixColumns.sv" Line 3. Module mod_dec_mixColumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_reg16.sv" Line 8. Module mod_reg16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/AES256_keygen_FSM_AXI.sv" Line 11. Module AES256_keygen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_kg_rotWord.sv" Line 8. Module mod_kg_rotWord doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_kg_subWord.sv" Line 7. Module mod_kg_subWord doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_romKey.sv" Line 7. Module mod_romKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/RMartinez/Projects/RiscV/ProyectoAdrin/vivado/prueba1/prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/fifo_128_32.sv" Line 3. Module fifo_128_32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.mod_fifo_1to4
Compiling module xil_defaultlib.mod_fifo_1to8
Compiling module xil_defaultlib.mod_mux_2to1
Compiling module xil_defaultlib.mod_enc_addRoundKey
Compiling module xil_defaultlib.mod_reg16_16to1
Compiling module xil_defaultlib.mod_enc_rom256
Compiling module xil_defaultlib.mod_enc_shifter
Compiling module xil_defaultlib.mod_enc_mixColumns
Compiling module xil_defaultlib.mod_reg16
Compiling module xil_defaultlib.AES256_enc
Compiling module xil_defaultlib.mod_dec_shifter
Compiling module xil_defaultlib.mod_dec_rom256
Compiling module xil_defaultlib.mod_reg16_1to16
Compiling module xil_defaultlib.mod_dec_addRoundKey
Compiling module xil_defaultlib.mod_dec_mixColumns
Compiling module xil_defaultlib.AES256_dec
Compiling module xil_defaultlib.mod_kg_rotWord
Compiling module xil_defaultlib.mod_kg_subWord
Compiling module xil_defaultlib.AES256_keygen
Compiling module xil_defaultlib.mod_romKey
Compiling module xil_defaultlib.AES256_device
Compiling module xil_defaultlib.fifo_128_32
Compiling module xil_defaultlib.AES256_v2_v1_0_S00_AXI_default
Compiling module xil_defaultlib.AES256_v2_v1_0
Compiling module xil_defaultlib.prueba_bd_AES256_v2_0_1
Compiling module xil_defaultlib.prueba_bd_ila_0_0
Compiling module xil_defaultlib.prueba_bd_ila_1_0
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ge...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ge...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_fm...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ss...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_in...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_sp...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_dd...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_oc...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_oc...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_re...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_re...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_in...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9(C_...
Compiling module xil_defaultlib.prueba_bd_processing_system7_0_0
Compiling module xil_defaultlib.m00_couplers_imp_UZK04K
Compiling module xil_defaultlib.m01_couplers_imp_1F4XERG
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.prueba_bd_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_1WOF3EG
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_addr_decode...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_splitter(C_...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_decerr_slav...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_crossbar_sa...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_axi_crossba...
Compiling module xil_defaultlib.prueba_bd_xbar_0
Compiling module xil_defaultlib.prueba_bd_ps7_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture prueba_bd_rst_ps7_0_50m_0_arch of entity xil_defaultlib.prueba_bd_rst_ps7_0_50M_0 [prueba_bd_rst_ps7_0_50m_0_defaul...]
Compiling module xil_defaultlib.prueba_bd
Compiling module xil_defaultlib.prueba_bd_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot prueba_bd_wrapper_behav
