
cm3test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002220  08000000  08000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .preinit_array 00000000  08002220  08002220  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .init_array   00000000  08002220  08002220  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000000  08002220  08002220  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000028  20000000  08002220  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000258  20000028  08002248  00020028  2**2
                  ALLOC
  6 .ccm          00000000  10000000  10000000  00020028  2**0
                  CONTENTS
  7 .debug_info   0000ed5e  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002a33  00000000  00000000  0002ed86  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000008a0  00000000  00000000  000317b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000007e0  00000000  00000000  00032059  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00005dbd  00000000  00000000  00032839  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0001868c  00000000  00000000  000385f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .comment      000000ee  00000000  00000000  00050c82  2**0
                  CONTENTS, READONLY
 14 .ARM.attributes 00000037  00000000  00000000  00050d70  2**0
                  CONTENTS, READONLY
 15 .debug_frame  000013cc  00000000  00000000  00050da8  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00003259  00000000  00000000  00052174  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00005d0f  00000000  00000000  000553cd  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <vector_table>:
 8000000:	00 00 02 20 b1 1a 00 08 af 1a 00 08 ad 1a 00 08     ... ............
 8000010:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 00 00 00 00     ................
	...
 800002c:	af 1a 00 08 af 1a 00 08 00 00 00 00 af 1a 00 08     ................
 800003c:	af 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 800004c:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 800005c:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 a5 02 00 08     ................
 800006c:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 800007c:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 800008c:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 800009c:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 80000ac:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 80000bc:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 80000cc:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 80000dc:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 80000ec:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 80000fc:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 800010c:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 800011c:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 800012c:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 800013c:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 800014c:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 800015c:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 800016c:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 800017c:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 800018c:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................
 800019c:	ad 1a 00 08 ad 1a 00 08 ad 1a 00 08 ad 1a 00 08     ................

080001ac <cm_enable_interrupts>:
/** @brief Cortex M Enable interrupts
 *
 * Disable the interrupt mask and enable interrupts globally
 */
static inline void cm_enable_interrupts(void)
{
 80001ac:	b480      	push	{r7}
 80001ae:	af00      	add	r7, sp, #0
	__asm__ volatile ("CPSIE I\n");
 80001b0:	b662      	cpsie	i
}
 80001b2:	bf00      	nop
 80001b4:	46bd      	mov	sp, r7
 80001b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001ba:	4770      	bx	lr

080001bc <cm_disable_interrupts>:
/** @brief Cortex M Disable interrupts
 *
 * Mask all interrupts globally
 */
static inline void cm_disable_interrupts(void)
{
 80001bc:	b480      	push	{r7}
 80001be:	af00      	add	r7, sp, #0
	__asm__ volatile ("CPSID I\n");
 80001c0:	b672      	cpsid	i
}
 80001c2:	bf00      	nop
 80001c4:	46bd      	mov	sp, r7
 80001c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001ca:	4770      	bx	lr

080001cc <push>:
struct{
	uint8_t buf[128];
	uint32_t wpoint, rpoint, len;
} simq;

uint8_t push(void* x) {
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b082      	sub	sp, #8
 80001d0:	af00      	add	r7, sp, #0
 80001d2:	6078      	str	r0, [r7, #4]
	if(simq.len >= 8) return 0;
 80001d4:	4b12      	ldr	r3, [pc, #72]	; (8000220 <push+0x54>)
 80001d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80001da:	2b07      	cmp	r3, #7
 80001dc:	d901      	bls.n	80001e2 <push+0x16>
 80001de:	2300      	movs	r3, #0
 80001e0:	e01a      	b.n	8000218 <push+0x4c>
	memcpy(simq.buf + simq.wpoint, x, 16);
 80001e2:	4b0f      	ldr	r3, [pc, #60]	; (8000220 <push+0x54>)
 80001e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80001e8:	4a0d      	ldr	r2, [pc, #52]	; (8000220 <push+0x54>)
 80001ea:	4413      	add	r3, r2
 80001ec:	2210      	movs	r2, #16
 80001ee:	6879      	ldr	r1, [r7, #4]
 80001f0:	4618      	mov	r0, r3
 80001f2:	f001 ff49 	bl	8002088 <memcpy>
	simq.wpoint = (simq.wpoint + 16) % 128;
 80001f6:	4b0a      	ldr	r3, [pc, #40]	; (8000220 <push+0x54>)
 80001f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80001fc:	3310      	adds	r3, #16
 80001fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000202:	4a07      	ldr	r2, [pc, #28]	; (8000220 <push+0x54>)
 8000204:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	simq.len ++;
 8000208:	4b05      	ldr	r3, [pc, #20]	; (8000220 <push+0x54>)
 800020a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800020e:	3301      	adds	r3, #1
 8000210:	4a03      	ldr	r2, [pc, #12]	; (8000220 <push+0x54>)
 8000212:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	return 1;
 8000216:	2301      	movs	r3, #1
}
 8000218:	4618      	mov	r0, r3
 800021a:	3708      	adds	r7, #8
 800021c:	46bd      	mov	sp, r7
 800021e:	bd80      	pop	{r7, pc}
 8000220:	2000014c 	.word	0x2000014c

08000224 <pop>:
uint8_t pop(void* x) {
 8000224:	b580      	push	{r7, lr}
 8000226:	b082      	sub	sp, #8
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
	if(simq.len == 0) return 0;
 800022c:	4b12      	ldr	r3, [pc, #72]	; (8000278 <pop+0x54>)
 800022e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000232:	2b00      	cmp	r3, #0
 8000234:	d101      	bne.n	800023a <pop+0x16>
 8000236:	2300      	movs	r3, #0
 8000238:	e01a      	b.n	8000270 <pop+0x4c>
	memcpy(x, simq.buf + simq.rpoint, 16);
 800023a:	4b0f      	ldr	r3, [pc, #60]	; (8000278 <pop+0x54>)
 800023c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000240:	4a0d      	ldr	r2, [pc, #52]	; (8000278 <pop+0x54>)
 8000242:	4413      	add	r3, r2
 8000244:	2210      	movs	r2, #16
 8000246:	4619      	mov	r1, r3
 8000248:	6878      	ldr	r0, [r7, #4]
 800024a:	f001 ff1d 	bl	8002088 <memcpy>
	simq.rpoint = (simq.rpoint + 16) % 128;
 800024e:	4b0a      	ldr	r3, [pc, #40]	; (8000278 <pop+0x54>)
 8000250:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000254:	3310      	adds	r3, #16
 8000256:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800025a:	4a07      	ldr	r2, [pc, #28]	; (8000278 <pop+0x54>)
 800025c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
	simq.len --;
 8000260:	4b05      	ldr	r3, [pc, #20]	; (8000278 <pop+0x54>)
 8000262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000266:	3b01      	subs	r3, #1
 8000268:	4a03      	ldr	r2, [pc, #12]	; (8000278 <pop+0x54>)
 800026a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	return 1;
 800026e:	2301      	movs	r3, #1
 8000270:	4618      	mov	r0, r3
 8000272:	3708      	adds	r7, #8
 8000274:	46bd      	mov	sp, r7
 8000276:	bd80      	pop	{r7, pc}
 8000278:	2000014c 	.word	0x2000014c

0800027c <comms_init>:
usbd_device * usb;
struct params_t params;

//void apply_offsets(int16_t* buf);

void comms_init(usbd_device * usbd){
 800027c:	b580      	push	{r7, lr}
 800027e:	b082      	sub	sp, #8
 8000280:	af00      	add	r7, sp, #0
 8000282:	6078      	str	r0, [r7, #4]
	usb = usbd;
 8000284:	4a05      	ldr	r2, [pc, #20]	; (800029c <comms_init+0x20>)
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	6013      	str	r3, [r2, #0]
	memset(&params, 0, sizeof(struct params_t));
 800028a:	2204      	movs	r2, #4
 800028c:	2100      	movs	r1, #0
 800028e:	4804      	ldr	r0, [pc, #16]	; (80002a0 <comms_init+0x24>)
 8000290:	f001 ff05 	bl	800209e <memset>
	//usbd_ep_write_packet(usb, 0x81, simq.buf, 32);
}
 8000294:	bf00      	nop
 8000296:	3708      	adds	r7, #8
 8000298:	46bd      	mov	sp, r7
 800029a:	bd80      	pop	{r7, pc}
 800029c:	200001d8 	.word	0x200001d8
 80002a0:	20000148 	.word	0x20000148

080002a4 <exti4_isr>:

// From here we get notified of new data
// So we need to read it out
void exti4_isr(){
 80002a4:	b580      	push	{r7, lr}
 80002a6:	af00      	add	r7, sp, #0
	exti_reset_request(EXTI4);
 80002a8:	2010      	movs	r0, #16
 80002aa:	f000 fe19 	bl	8000ee0 <exti_reset_request>
	gpio_toggle(GPIOD, GPIO14);
 80002ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80002b2:	4806      	ldr	r0, [pc, #24]	; (80002cc <exti4_isr+0x28>)
 80002b4:	f000 fd8b 	bl	8000dce <gpio_toggle>
	mpu_getsample();
 80002b8:	f000 fa22 	bl	8000700 <mpu_getsample>
	gpio_clear(GPIOD, GPIO13);
 80002bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002c0:	4802      	ldr	r0, [pc, #8]	; (80002cc <exti4_isr+0x28>)
 80002c2:	f000 fd81 	bl	8000dc8 <gpio_clear>
}
 80002c6:	bf00      	nop
 80002c8:	bd80      	pop	{r7, pc}
 80002ca:	bf00      	nop
 80002cc:	40020c00 	.word	0x40020c00

080002d0 <comms_new_sample>:

// Data has been read out, push it into FIFO
void comms_new_sample(uint8_t* buf){
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b082      	sub	sp, #8
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
	//apply_offsets((int16_t*) buf);
	cm_disable_interrupts();
 80002d8:	f7ff ff70 	bl	80001bc <cm_disable_interrupts>
	push(buf);
 80002dc:	6878      	ldr	r0, [r7, #4]
 80002de:	f7ff ff75 	bl	80001cc <push>
	cm_enable_interrupts();
 80002e2:	f7ff ff63 	bl	80001ac <cm_enable_interrupts>
}
 80002e6:	bf00      	nop
 80002e8:	3708      	adds	r7, #8
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bd80      	pop	{r7, pc}
	...

080002f0 <tx_callback>:

// Data has been transmitted, transmit new data
void tx_callback(usbd_device *usbd_dev, uint8_t ep){
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b082      	sub	sp, #8
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
 80002f8:	460b      	mov	r3, r1
 80002fa:	70fb      	strb	r3, [r7, #3]
	static uint8_t localbuf[32];
	gpio_set(GPIOD, GPIO13);
 80002fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000300:	480e      	ldr	r0, [pc, #56]	; (800033c <tx_callback+0x4c>)
 8000302:	f000 fd5f 	bl	8000dc4 <gpio_set>
	memset(localbuf, 0, 32);
 8000306:	2220      	movs	r2, #32
 8000308:	2100      	movs	r1, #0
 800030a:	480d      	ldr	r0, [pc, #52]	; (8000340 <tx_callback+0x50>)
 800030c:	f001 fec7 	bl	800209e <memset>
	cm_disable_interrupts();
 8000310:	f7ff ff54 	bl	80001bc <cm_disable_interrupts>
	pop(localbuf);
 8000314:	480a      	ldr	r0, [pc, #40]	; (8000340 <tx_callback+0x50>)
 8000316:	f7ff ff85 	bl	8000224 <pop>
	pop(localbuf + 16);
 800031a:	4b0a      	ldr	r3, [pc, #40]	; (8000344 <tx_callback+0x54>)
 800031c:	4618      	mov	r0, r3
 800031e:	f7ff ff81 	bl	8000224 <pop>
	cm_enable_interrupts();
 8000322:	f7ff ff43 	bl	80001ac <cm_enable_interrupts>
	usbd_ep_write_packet(usb, 0x81, localbuf, 32);
 8000326:	4b08      	ldr	r3, [pc, #32]	; (8000348 <tx_callback+0x58>)
 8000328:	6818      	ldr	r0, [r3, #0]
 800032a:	2320      	movs	r3, #32
 800032c:	4a04      	ldr	r2, [pc, #16]	; (8000340 <tx_callback+0x50>)
 800032e:	2181      	movs	r1, #129	; 0x81
 8000330:	f000 ff2b 	bl	800118a <usbd_ep_write_packet>
}
 8000334:	bf00      	nop
 8000336:	3708      	adds	r7, #8
 8000338:	46bd      	mov	sp, r7
 800033a:	bd80      	pop	{r7, pc}
 800033c:	40020c00 	.word	0x40020c00
 8000340:	20000028 	.word	0x20000028
 8000344:	20000038 	.word	0x20000038
 8000348:	200001d8 	.word	0x200001d8

0800034c <hid_control_request_class>:

// Handle GET_REPORT and SET_REPORT
enum usbd_request_return_codes hid_control_request_class(usbd_device *dev, struct usb_setup_data *req, uint8_t **buf, uint16_t *len,
		void (**complete)(usbd_device *dev, struct usb_setup_data *req))
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b086      	sub	sp, #24
 8000350:	af00      	add	r7, sp, #0
 8000352:	60f8      	str	r0, [r7, #12]
 8000354:	60b9      	str	r1, [r7, #8]
 8000356:	607a      	str	r2, [r7, #4]
 8000358:	603b      	str	r3, [r7, #0]
	(void)complete;
	(void)dev;
	if((req->bRequest == USB_REQ_GET_REPORT) && USB_VAL_IS_FEATURE(req->wValue)) {
 800035a:	68bb      	ldr	r3, [r7, #8]
 800035c:	785b      	ldrb	r3, [r3, #1]
 800035e:	2b01      	cmp	r3, #1
 8000360:	d125      	bne.n	80003ae <hid_control_request_class+0x62>
 8000362:	68bb      	ldr	r3, [r7, #8]
 8000364:	885b      	ldrh	r3, [r3, #2]
 8000366:	b29b      	uxth	r3, r3
 8000368:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800036c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8000370:	d11d      	bne.n	80003ae <hid_control_request_class+0x62>
		uint32_t time = dwt_read_cycle_counter();
 8000372:	f001 fc11 	bl	8001b98 <dwt_read_cycle_counter>
 8000376:	6178      	str	r0, [r7, #20]
		// We want little endian here to be consistent with other data
		BUF_SET_TIME((uint8_t*) &params.timestamp, time, 0);
 8000378:	4a1c      	ldr	r2, [pc, #112]	; (80003ec <hid_control_request_class+0xa0>)
 800037a:	697b      	ldr	r3, [r7, #20]
 800037c:	0e1b      	lsrs	r3, r3, #24
 800037e:	b2db      	uxtb	r3, r3
 8000380:	7013      	strb	r3, [r2, #0]
 8000382:	4a1b      	ldr	r2, [pc, #108]	; (80003f0 <hid_control_request_class+0xa4>)
 8000384:	697b      	ldr	r3, [r7, #20]
 8000386:	0c1b      	lsrs	r3, r3, #16
 8000388:	b2db      	uxtb	r3, r3
 800038a:	7013      	strb	r3, [r2, #0]
 800038c:	4a19      	ldr	r2, [pc, #100]	; (80003f4 <hid_control_request_class+0xa8>)
 800038e:	697b      	ldr	r3, [r7, #20]
 8000390:	0a1b      	lsrs	r3, r3, #8
 8000392:	b2db      	uxtb	r3, r3
 8000394:	7013      	strb	r3, [r2, #0]
 8000396:	4b18      	ldr	r3, [pc, #96]	; (80003f8 <hid_control_request_class+0xac>)
 8000398:	697a      	ldr	r2, [r7, #20]
 800039a:	b2d2      	uxtb	r2, r2
 800039c:	701a      	strb	r2, [r3, #0]
		*buf = (uint8_t*) &params;
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	4a12      	ldr	r2, [pc, #72]	; (80003ec <hid_control_request_class+0xa0>)
 80003a2:	601a      	str	r2, [r3, #0]
		*len = sizeof(struct params_t);
 80003a4:	683b      	ldr	r3, [r7, #0]
 80003a6:	2204      	movs	r2, #4
 80003a8:	801a      	strh	r2, [r3, #0]
		return USBD_REQ_HANDLED;
 80003aa:	2301      	movs	r3, #1
 80003ac:	e01a      	b.n	80003e4 <hid_control_request_class+0x98>
	}
	if((req->bRequest == USB_REQ_SET_REPORT) && USB_VAL_IS_FEATURE(req->wValue)) {
 80003ae:	68bb      	ldr	r3, [r7, #8]
 80003b0:	785b      	ldrb	r3, [r3, #1]
 80003b2:	2b09      	cmp	r3, #9
 80003b4:	d115      	bne.n	80003e2 <hid_control_request_class+0x96>
 80003b6:	68bb      	ldr	r3, [r7, #8]
 80003b8:	885b      	ldrh	r3, [r3, #2]
 80003ba:	b29b      	uxth	r3, r3
 80003bc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80003c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80003c4:	d10d      	bne.n	80003e2 <hid_control_request_class+0x96>
		memcpy(&params, *buf, sizeof(params));
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	461a      	mov	r2, r3
 80003ce:	4b07      	ldr	r3, [pc, #28]	; (80003ec <hid_control_request_class+0xa0>)
 80003d0:	601a      	str	r2, [r3, #0]
		*buf = (uint8_t*) &params;
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	4a05      	ldr	r2, [pc, #20]	; (80003ec <hid_control_request_class+0xa0>)
 80003d6:	601a      	str	r2, [r3, #0]
		*len = 0;
 80003d8:	683b      	ldr	r3, [r7, #0]
 80003da:	2200      	movs	r2, #0
 80003dc:	801a      	strh	r2, [r3, #0]

		return USBD_REQ_HANDLED;
 80003de:	2301      	movs	r3, #1
 80003e0:	e000      	b.n	80003e4 <hid_control_request_class+0x98>
	}
	return USBD_REQ_NOTSUPP;
 80003e2:	2300      	movs	r3, #0

}
 80003e4:	4618      	mov	r0, r3
 80003e6:	3718      	adds	r7, #24
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	20000148 	.word	0x20000148
 80003f0:	20000149 	.word	0x20000149
 80003f4:	2000014a 	.word	0x2000014a
 80003f8:	2000014b 	.word	0x2000014b

080003fc <led_setup>:
#include <init.h>

unsigned long SystemCoreClock = 16000000UL;

void led_setup(void)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	af00      	add	r7, sp, #0
	rcc_periph_clock_enable(RCC_GPIOD);
 8000400:	f240 6003 	movw	r0, #1539	; 0x603
 8000404:	f000 fdde 	bl	8000fc4 <rcc_periph_clock_enable>
	gpio_mode_setup(GPIOD, GPIO_MODE_OUTPUT, GPIO_PUPD_NONE, GPIO12 | GPIO13 | GPIO14 | GPIO15);
 8000408:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800040c:	2200      	movs	r2, #0
 800040e:	2101      	movs	r1, #1
 8000410:	4802      	ldr	r0, [pc, #8]	; (800041c <led_setup+0x20>)
 8000412:	f000 fce5 	bl	8000de0 <gpio_mode_setup>

}
 8000416:	bf00      	nop
 8000418:	bd80      	pop	{r7, pc}
 800041a:	bf00      	nop
 800041c:	40020c00 	.word	0x40020c00

08000420 <spi_setup>:
void spi_setup(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	af00      	add	r7, sp, #0
	rcc_periph_clock_enable(RCC_SPI1);
 8000424:	f640 008c 	movw	r0, #2188	; 0x88c
 8000428:	f000 fdcc 	bl	8000fc4 <rcc_periph_clock_enable>
	rcc_periph_clock_enable(RCC_GPIOA);
 800042c:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8000430:	f000 fdc8 	bl	8000fc4 <rcc_periph_clock_enable>

	gpio_mode_setup(GPIOA, GPIO_MODE_OUTPUT, GPIO_PUPD_NONE, GPIO4);
 8000434:	2310      	movs	r3, #16
 8000436:	2200      	movs	r2, #0
 8000438:	2101      	movs	r1, #1
 800043a:	481c      	ldr	r0, [pc, #112]	; (80004ac <spi_setup+0x8c>)
 800043c:	f000 fcd0 	bl	8000de0 <gpio_mode_setup>
	gpio_set(GPIOA, GPIO4);
 8000440:	2110      	movs	r1, #16
 8000442:	481a      	ldr	r0, [pc, #104]	; (80004ac <spi_setup+0x8c>)
 8000444:	f000 fcbe 	bl	8000dc4 <gpio_set>

	gpio_mode_setup(GPIOA, GPIO_MODE_AF, GPIO_PUPD_NONE, GPIO5 | GPIO6 | GPIO7);
 8000448:	23e0      	movs	r3, #224	; 0xe0
 800044a:	2200      	movs	r2, #0
 800044c:	2102      	movs	r1, #2
 800044e:	4817      	ldr	r0, [pc, #92]	; (80004ac <spi_setup+0x8c>)
 8000450:	f000 fcc6 	bl	8000de0 <gpio_mode_setup>
	gpio_set_af(GPIOA, GPIO_AF5, GPIO5 | GPIO6 | GPIO7);
 8000454:	22e0      	movs	r2, #224	; 0xe0
 8000456:	2105      	movs	r1, #5
 8000458:	4814      	ldr	r0, [pc, #80]	; (80004ac <spi_setup+0x8c>)
 800045a:	f000 fce3 	bl	8000e24 <gpio_set_af>

	spi_reset(SPI1);
 800045e:	4814      	ldr	r0, [pc, #80]	; (80004b0 <spi_setup+0x90>)
 8000460:	f000 fdce 	bl	8001000 <spi_reset>
	spi_set_master_mode(SPI1);
 8000464:	4812      	ldr	r0, [pc, #72]	; (80004b0 <spi_setup+0x90>)
 8000466:	f000 fe2f 	bl	80010c8 <spi_set_master_mode>
	spi_set_baudrate_prescaler(SPI1, SPI_CR1_BR_FPCLK_DIV_128);
 800046a:	2106      	movs	r1, #6
 800046c:	4810      	ldr	r0, [pc, #64]	; (80004b0 <spi_setup+0x90>)
 800046e:	f000 fe20 	bl	80010b2 <spi_set_baudrate_prescaler>
	spi_set_clock_polarity_1(SPI1);
 8000472:	480f      	ldr	r0, [pc, #60]	; (80004b0 <spi_setup+0x90>)
 8000474:	f000 fe2d 	bl	80010d2 <spi_set_clock_polarity_1>
	spi_set_clock_phase_1(SPI1);
 8000478:	480d      	ldr	r0, [pc, #52]	; (80004b0 <spi_setup+0x90>)
 800047a:	f000 fe2f 	bl	80010dc <spi_set_clock_phase_1>
	spi_set_full_duplex_mode(SPI1);
 800047e:	480c      	ldr	r0, [pc, #48]	; (80004b0 <spi_setup+0x90>)
 8000480:	f000 fdff 	bl	8001082 <spi_set_full_duplex_mode>
	spi_set_unidirectional_mode(SPI1);
 8000484:	480a      	ldr	r0, [pc, #40]	; (80004b0 <spi_setup+0x90>)
 8000486:	f000 fdf7 	bl	8001078 <spi_set_unidirectional_mode>
	spi_set_dff_8bit(SPI1);
 800048a:	4809      	ldr	r0, [pc, #36]	; (80004b0 <spi_setup+0x90>)
 800048c:	f000 fe2b 	bl	80010e6 <spi_set_dff_8bit>
	spi_enable_software_slave_management(SPI1);
 8000490:	4807      	ldr	r0, [pc, #28]	; (80004b0 <spi_setup+0x90>)
 8000492:	f000 fdfb 	bl	800108c <spi_enable_software_slave_management>
	spi_send_msb_first(SPI1);
 8000496:	4806      	ldr	r0, [pc, #24]	; (80004b0 <spi_setup+0x90>)
 8000498:	f000 fe06 	bl	80010a8 <spi_send_msb_first>
	spi_set_nss_high(SPI1);
 800049c:	4804      	ldr	r0, [pc, #16]	; (80004b0 <spi_setup+0x90>)
 800049e:	f000 fdfe 	bl	800109e <spi_set_nss_high>
	spi_enable(SPI1);
 80004a2:	4803      	ldr	r0, [pc, #12]	; (80004b0 <spi_setup+0x90>)
 80004a4:	f000 fddc 	bl	8001060 <spi_enable>
}
 80004a8:	bf00      	nop
 80004aa:	bd80      	pop	{r7, pc}
 80004ac:	40020000 	.word	0x40020000
 80004b0:	40013000 	.word	0x40013000

080004b4 <clk_setup>:
void clk_setup(void) {
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0
	//rcc_clock_setup_hse_3v3(&rcc_hse_8mhz_3v3[RCC_CLOCK_3V3_168MHZ]);
	rcc_clock_setup_hse_3v3(&rcc_hse_8mhz_3v3[RCC_CLOCK_3V3_120MHZ]);
 80004b8:	4804      	ldr	r0, [pc, #16]	; (80004cc <clk_setup+0x18>)
 80004ba:	f000 fc2d 	bl	8000d18 <rcc_clock_setup_hse_3v3>
	SystemCoreClock = 120000000UL;
 80004be:	4b04      	ldr	r3, [pc, #16]	; (80004d0 <clk_setup+0x1c>)
 80004c0:	4a04      	ldr	r2, [pc, #16]	; (80004d4 <clk_setup+0x20>)
 80004c2:	601a      	str	r2, [r3, #0]
	dwt_enable_cycle_counter();
 80004c4:	f001 fb4e 	bl	8001b64 <dwt_enable_cycle_counter>
}
 80004c8:	bf00      	nop
 80004ca:	bd80      	pop	{r7, pc}
 80004cc:	080021b4 	.word	0x080021b4
 80004d0:	20000000 	.word	0x20000000
 80004d4:	07270e00 	.word	0x07270e00

080004d8 <exti_setup>:
void exti_setup(void){
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0
	rcc_periph_clock_enable(RCC_SYSCFG);
 80004dc:	f640 008e 	movw	r0, #2190	; 0x88e
 80004e0:	f000 fd70 	bl	8000fc4 <rcc_periph_clock_enable>
	rcc_periph_clock_enable(RCC_GPIOC);
 80004e4:	f240 6002 	movw	r0, #1538	; 0x602
 80004e8:	f000 fd6c 	bl	8000fc4 <rcc_periph_clock_enable>

    gpio_mode_setup(GPIOC, GPIO_MODE_INPUT, GPIO_PUPD_NONE, GPIO4);
 80004ec:	2310      	movs	r3, #16
 80004ee:	2200      	movs	r2, #0
 80004f0:	2100      	movs	r1, #0
 80004f2:	4809      	ldr	r0, [pc, #36]	; (8000518 <exti_setup+0x40>)
 80004f4:	f000 fc74 	bl	8000de0 <gpio_mode_setup>

	exti_enable_request(EXTI4);
 80004f8:	2010      	movs	r0, #16
 80004fa:	f000 fce7 	bl	8000ecc <exti_enable_request>
	exti_select_source(EXTI4, GPIOC);
 80004fe:	4906      	ldr	r1, [pc, #24]	; (8000518 <exti_setup+0x40>)
 8000500:	2010      	movs	r0, #16
 8000502:	f000 fcf3 	bl	8000eec <exti_select_source>
	exti_set_trigger(EXTI4, EXTI_TRIGGER_RISING);
 8000506:	2100      	movs	r1, #0
 8000508:	2010      	movs	r0, #16
 800050a:	f000 fcc1 	bl	8000e90 <exti_set_trigger>
    nvic_enable_irq(NVIC_EXTI4_IRQ);
 800050e:	200a      	movs	r0, #10
 8000510:	f001 fb1a 	bl	8001b48 <nvic_enable_irq>
}
 8000514:	bf00      	nop
 8000516:	bd80      	pop	{r7, pc}
 8000518:	40020800 	.word	0x40020800

0800051c <main>:
#include <usb.h>

struct spiHandle_t spi_hnd = {.spi = SPI1, .cs_port = GPIOA, .cs_pin = GPIO4};

int main(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
    clk_setup();
 8000522:	f7ff ffc7 	bl	80004b4 <clk_setup>
	led_setup();
 8000526:	f7ff ff69 	bl	80003fc <led_setup>
	spi_setup();
 800052a:	f7ff ff79 	bl	8000420 <spi_setup>

	//delayUS_DWT(1000);

	usbd_device * usb = usb_init();
 800052e:	f000 fab5 	bl	8000a9c <usb_init>
 8000532:	6078      	str	r0, [r7, #4]
	comms_init(usb);
 8000534:	6878      	ldr	r0, [r7, #4]
 8000536:	f7ff fea1 	bl	800027c <comms_init>
	mpu_start(&spi_hnd);
 800053a:	4803      	ldr	r0, [pc, #12]	; (8000548 <main+0x2c>)
 800053c:	f000 f806 	bl	800054c <mpu_start>

	while(1) {
		usbd_poll(usb);
 8000540:	6878      	ldr	r0, [r7, #4]
 8000542:	f000 fdfd 	bl	8001140 <usbd_poll>
 8000546:	e7fb      	b.n	8000540 <main+0x24>
 8000548:	20000004 	.word	0x20000004

0800054c <mpu_start>:
void mpu_init(struct spiHandle_t* spi);
void mpu_reset_fifo(struct spiHandle_t* spi);
uint16_t mpu_count(struct spiHandle_t* spi);
void mpu_sendusb(uint8_t* data);

void mpu_start(struct spiHandle_t *spi) {
 800054c:	b580      	push	{r7, lr}
 800054e:	b082      	sub	sp, #8
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
	g_spi = spi;
 8000554:	4a10      	ldr	r2, [pc, #64]	; (8000598 <mpu_start+0x4c>)
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	6013      	str	r3, [r2, #0]
    delayUS_DWT(1000);
 800055a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800055e:	f000 fae7 	bl	8000b30 <delayUS_DWT>
    spi_read_reg(spi, 0x75);
 8000562:	2175      	movs	r1, #117	; 0x75
 8000564:	6878      	ldr	r0, [r7, #4]
 8000566:	f000 f928 	bl	80007ba <spi_read_reg>
    spi_delay();
 800056a:	f000 fa3d 	bl	80009e8 <spi_delay>
    spi_read_reg(spi, 0x75);
 800056e:	2175      	movs	r1, #117	; 0x75
 8000570:	6878      	ldr	r0, [r7, #4]
 8000572:	f000 f922 	bl	80007ba <spi_read_reg>
    spi_delay();
 8000576:	f000 fa37 	bl	80009e8 <spi_delay>
    spi_read_reg(spi, 0x75);
 800057a:	2175      	movs	r1, #117	; 0x75
 800057c:	6878      	ldr	r0, [r7, #4]
 800057e:	f000 f91c 	bl	80007ba <spi_read_reg>
    spi_delay();
 8000582:	f000 fa31 	bl	80009e8 <spi_delay>
    mpu_init(spi);
 8000586:	6878      	ldr	r0, [r7, #4]
 8000588:	f000 f838 	bl	80005fc <mpu_init>
	exti_setup();
 800058c:	f7ff ffa4 	bl	80004d8 <exti_setup>
}
 8000590:	bf00      	nop
 8000592:	3708      	adds	r7, #8
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}
 8000598:	200001fc 	.word	0x200001fc

0800059c <mpu_sendusb>:
void mpu_sendusb(uint8_t* data){
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
	comms_new_sample(&buf[0]);
 80005a4:	4813      	ldr	r0, [pc, #76]	; (80005f4 <mpu_sendusb+0x58>)
 80005a6:	f7ff fe93 	bl	80002d0 <comms_new_sample>
	(buf[0]&0x80) ? gpio_set(GPIOD, GPIO12) : gpio_clear(GPIOD, GPIO12);
 80005aa:	4b12      	ldr	r3, [pc, #72]	; (80005f4 <mpu_sendusb+0x58>)
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	b25b      	sxtb	r3, r3
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	da05      	bge.n	80005c0 <mpu_sendusb+0x24>
 80005b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005b8:	480f      	ldr	r0, [pc, #60]	; (80005f8 <mpu_sendusb+0x5c>)
 80005ba:	f000 fc03 	bl	8000dc4 <gpio_set>
 80005be:	e004      	b.n	80005ca <mpu_sendusb+0x2e>
 80005c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005c4:	480c      	ldr	r0, [pc, #48]	; (80005f8 <mpu_sendusb+0x5c>)
 80005c6:	f000 fbff 	bl	8000dc8 <gpio_clear>
	(buf[2]&0x80) ? gpio_set(GPIOD, GPIO15) : gpio_clear(GPIOD, GPIO15);
 80005ca:	4b0a      	ldr	r3, [pc, #40]	; (80005f4 <mpu_sendusb+0x58>)
 80005cc:	789b      	ldrb	r3, [r3, #2]
 80005ce:	b25b      	sxtb	r3, r3
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	da05      	bge.n	80005e0 <mpu_sendusb+0x44>
 80005d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005d8:	4807      	ldr	r0, [pc, #28]	; (80005f8 <mpu_sendusb+0x5c>)
 80005da:	f000 fbf3 	bl	8000dc4 <gpio_set>
}
 80005de:	e004      	b.n	80005ea <mpu_sendusb+0x4e>
	(buf[2]&0x80) ? gpio_set(GPIOD, GPIO15) : gpio_clear(GPIOD, GPIO15);
 80005e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005e4:	4804      	ldr	r0, [pc, #16]	; (80005f8 <mpu_sendusb+0x5c>)
 80005e6:	f000 fbef 	bl	8000dc8 <gpio_clear>
}
 80005ea:	bf00      	nop
 80005ec:	3708      	adds	r7, #8
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	200001dc 	.word	0x200001dc
 80005f8:	40020c00 	.word	0x40020c00

080005fc <mpu_init>:

void mpu_init(struct spiHandle_t* spi){
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
    spi_write_reg_d(spi, 0x6B, 0x80); // Reset all
 8000604:	2280      	movs	r2, #128	; 0x80
 8000606:	216b      	movs	r1, #107	; 0x6b
 8000608:	6878      	ldr	r0, [r7, #4]
 800060a:	f000 f944 	bl	8000896 <spi_write_reg_d>
    delayUS_DWT(5000);
 800060e:	f241 3088 	movw	r0, #5000	; 0x1388
 8000612:	f000 fa8d 	bl	8000b30 <delayUS_DWT>
    spi_write_reg_d(spi, 0x6B, 1); // Power up
 8000616:	2201      	movs	r2, #1
 8000618:	216b      	movs	r1, #107	; 0x6b
 800061a:	6878      	ldr	r0, [r7, #4]
 800061c:	f000 f93b 	bl	8000896 <spi_write_reg_d>
    spi_write_reg_d(spi, 0x6c, 0); // Enable all sensors, all axes
 8000620:	2200      	movs	r2, #0
 8000622:	216c      	movs	r1, #108	; 0x6c
 8000624:	6878      	ldr	r0, [r7, #4]
 8000626:	f000 f936 	bl	8000896 <spi_write_reg_d>
    spi_write_reg_d(spi, 0x19, 0); //
 800062a:	2200      	movs	r2, #0
 800062c:	2119      	movs	r1, #25
 800062e:	6878      	ldr	r0, [r7, #4]
 8000630:	f000 f931 	bl	8000896 <spi_write_reg_d>
    spi_write_reg_d(spi, 0x1a, 0x01); // DLPF
 8000634:	2201      	movs	r2, #1
 8000636:	211a      	movs	r1, #26
 8000638:	6878      	ldr	r0, [r7, #4]
 800063a:	f000 f92c 	bl	8000896 <spi_write_reg_d>
    spi_write_reg_d(spi, 0x1d, 0x01); // -||-
 800063e:	2201      	movs	r2, #1
 8000640:	211d      	movs	r1, #29
 8000642:	6878      	ldr	r0, [r7, #4]
 8000644:	f000 f927 	bl	8000896 <spi_write_reg_d>
    spi_write_reg_d(spi, 0x23, 0x78); // FIFO setup
 8000648:	2278      	movs	r2, #120	; 0x78
 800064a:	2123      	movs	r1, #35	; 0x23
 800064c:	6878      	ldr	r0, [r7, #4]
 800064e:	f000 f922 	bl	8000896 <spi_write_reg_d>
    spi_write_reg_d(spi, 0x37, 0x30); // int setup
 8000652:	2230      	movs	r2, #48	; 0x30
 8000654:	2137      	movs	r1, #55	; 0x37
 8000656:	6878      	ldr	r0, [r7, #4]
 8000658:	f000 f91d 	bl	8000896 <spi_write_reg_d>
    spi_write_reg_d(spi, 0x38, 0x01); // Data interrupt
 800065c:	2201      	movs	r2, #1
 800065e:	2138      	movs	r1, #56	; 0x38
 8000660:	6878      	ldr	r0, [r7, #4]
 8000662:	f000 f918 	bl	8000896 <spi_write_reg_d>
    // +- 2 G
    // +- 250 dps
    mpu_reset_fifo(spi);
 8000666:	6878      	ldr	r0, [r7, #4]
 8000668:	f000 f804 	bl	8000674 <mpu_reset_fifo>
}
 800066c:	bf00      	nop
 800066e:	3708      	adds	r7, #8
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}

08000674 <mpu_reset_fifo>:

void mpu_reset_fifo(struct spiHandle_t* spi) {
 8000674:	b580      	push	{r7, lr}
 8000676:	b084      	sub	sp, #16
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
    spi_modeSlow(spi);
 800067c:	6878      	ldr	r0, [r7, #4]
 800067e:	f000 f9a5 	bl	80009cc <spi_modeSlow>
    spi_delay(10);
 8000682:	200a      	movs	r0, #10
 8000684:	f000 f9b0 	bl	80009e8 <spi_delay>
    uint8_t user_ctrl = spi_read_reg_d(spi, 0x6a) & (~0x44);
 8000688:	216a      	movs	r1, #106	; 0x6a
 800068a:	6878      	ldr	r0, [r7, #4]
 800068c:	f000 f8c3 	bl	8000816 <spi_read_reg_d>
 8000690:	4603      	mov	r3, r0
 8000692:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 8000696:	73fb      	strb	r3, [r7, #15]
    uint8_t fifo_en = spi_read_reg_d(spi, 0x23);
 8000698:	2123      	movs	r1, #35	; 0x23
 800069a:	6878      	ldr	r0, [r7, #4]
 800069c:	f000 f8bb 	bl	8000816 <spi_read_reg_d>
 80006a0:	4603      	mov	r3, r0
 80006a2:	73bb      	strb	r3, [r7, #14]
    spi_write_reg_d(spi, 0x23, 0);
 80006a4:	2200      	movs	r2, #0
 80006a6:	2123      	movs	r1, #35	; 0x23
 80006a8:	6878      	ldr	r0, [r7, #4]
 80006aa:	f000 f8f4 	bl	8000896 <spi_write_reg_d>
    spi_write_reg_d(spi, 0x6a, user_ctrl);
 80006ae:	7bfb      	ldrb	r3, [r7, #15]
 80006b0:	461a      	mov	r2, r3
 80006b2:	216a      	movs	r1, #106	; 0x6a
 80006b4:	6878      	ldr	r0, [r7, #4]
 80006b6:	f000 f8ee 	bl	8000896 <spi_write_reg_d>
    spi_write_reg_d(spi, 0x6a, user_ctrl | 0x04);
 80006ba:	7bfb      	ldrb	r3, [r7, #15]
 80006bc:	f043 0304 	orr.w	r3, r3, #4
 80006c0:	b2db      	uxtb	r3, r3
 80006c2:	461a      	mov	r2, r3
 80006c4:	216a      	movs	r1, #106	; 0x6a
 80006c6:	6878      	ldr	r0, [r7, #4]
 80006c8:	f000 f8e5 	bl	8000896 <spi_write_reg_d>
    spi_write_reg_d(spi, 0x6a, user_ctrl | 0x40);
 80006cc:	7bfb      	ldrb	r3, [r7, #15]
 80006ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80006d2:	b2db      	uxtb	r3, r3
 80006d4:	461a      	mov	r2, r3
 80006d6:	216a      	movs	r1, #106	; 0x6a
 80006d8:	6878      	ldr	r0, [r7, #4]
 80006da:	f000 f8dc 	bl	8000896 <spi_write_reg_d>
    spi_write_reg_d(spi, 0x23, fifo_en);
 80006de:	7bbb      	ldrb	r3, [r7, #14]
 80006e0:	461a      	mov	r2, r3
 80006e2:	2123      	movs	r1, #35	; 0x23
 80006e4:	6878      	ldr	r0, [r7, #4]
 80006e6:	f000 f8d6 	bl	8000896 <spi_write_reg_d>
    spi_modeFast(spi);
 80006ea:	6878      	ldr	r0, [r7, #4]
 80006ec:	f000 f960 	bl	80009b0 <spi_modeFast>
    delayUS_DWT(50);
 80006f0:	2032      	movs	r0, #50	; 0x32
 80006f2:	f000 fa1d 	bl	8000b30 <delayUS_DWT>

}
 80006f6:	bf00      	nop
 80006f8:	3710      	adds	r7, #16
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
	...

08000700 <mpu_getsample>:

void mpu_getsample(){
 8000700:	b580      	push	{r7, lr}
 8000702:	b084      	sub	sp, #16
 8000704:	af00      	add	r7, sp, #0
	uint32_t time = dwt_read_cycle_counter();
 8000706:	f001 fa47 	bl	8001b98 <dwt_read_cycle_counter>
 800070a:	60b8      	str	r0, [r7, #8]
	uint8_t n = mpu_count(g_spi)/12;
 800070c:	4b21      	ldr	r3, [pc, #132]	; (8000794 <mpu_getsample+0x94>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4618      	mov	r0, r3
 8000712:	f000 f845 	bl	80007a0 <mpu_count>
 8000716:	4603      	mov	r3, r0
 8000718:	461a      	mov	r2, r3
 800071a:	4b1f      	ldr	r3, [pc, #124]	; (8000798 <mpu_getsample+0x98>)
 800071c:	fba3 2302 	umull	r2, r3, r3, r2
 8000720:	08db      	lsrs	r3, r3, #3
 8000722:	b29b      	uxth	r3, r3
 8000724:	71fb      	strb	r3, [r7, #7]
	for(int i = 0 ; i < n; i++) {
 8000726:	2300      	movs	r3, #0
 8000728:	60fb      	str	r3, [r7, #12]
 800072a:	e023      	b.n	8000774 <mpu_getsample+0x74>
		spi_delay();
 800072c:	f000 f95c 	bl	80009e8 <spi_delay>
		spi_read_reg_burst(g_spi, 0x74, 12, buf);
 8000730:	4b18      	ldr	r3, [pc, #96]	; (8000794 <mpu_getsample+0x94>)
 8000732:	6818      	ldr	r0, [r3, #0]
 8000734:	4b19      	ldr	r3, [pc, #100]	; (800079c <mpu_getsample+0x9c>)
 8000736:	220c      	movs	r2, #12
 8000738:	2174      	movs	r1, #116	; 0x74
 800073a:	f000 f8fc 	bl	8000936 <spi_read_reg_burst>
		BUF_SET_TIME(buf, time, 12);
 800073e:	68bb      	ldr	r3, [r7, #8]
 8000740:	0e1b      	lsrs	r3, r3, #24
 8000742:	b2da      	uxtb	r2, r3
 8000744:	4b15      	ldr	r3, [pc, #84]	; (800079c <mpu_getsample+0x9c>)
 8000746:	731a      	strb	r2, [r3, #12]
 8000748:	68bb      	ldr	r3, [r7, #8]
 800074a:	0c1b      	lsrs	r3, r3, #16
 800074c:	b2da      	uxtb	r2, r3
 800074e:	4b13      	ldr	r3, [pc, #76]	; (800079c <mpu_getsample+0x9c>)
 8000750:	735a      	strb	r2, [r3, #13]
 8000752:	68bb      	ldr	r3, [r7, #8]
 8000754:	0a1b      	lsrs	r3, r3, #8
 8000756:	b2da      	uxtb	r2, r3
 8000758:	4b10      	ldr	r3, [pc, #64]	; (800079c <mpu_getsample+0x9c>)
 800075a:	739a      	strb	r2, [r3, #14]
 800075c:	68bb      	ldr	r3, [r7, #8]
 800075e:	b2da      	uxtb	r2, r3
 8000760:	4b0e      	ldr	r3, [pc, #56]	; (800079c <mpu_getsample+0x9c>)
 8000762:	73da      	strb	r2, [r3, #15]
		mpu_sendusb(buf);
 8000764:	480d      	ldr	r0, [pc, #52]	; (800079c <mpu_getsample+0x9c>)
 8000766:	f7ff ff19 	bl	800059c <mpu_sendusb>
		spi_delay();
 800076a:	f000 f93d 	bl	80009e8 <spi_delay>
	for(int i = 0 ; i < n; i++) {
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	3301      	adds	r3, #1
 8000772:	60fb      	str	r3, [r7, #12]
 8000774:	79fa      	ldrb	r2, [r7, #7]
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	429a      	cmp	r2, r3
 800077a:	dcd7      	bgt.n	800072c <mpu_getsample+0x2c>
	}
	if(n > 39){
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	2b27      	cmp	r3, #39	; 0x27
 8000780:	d904      	bls.n	800078c <mpu_getsample+0x8c>
		//gpio_set(GPIOD, GPIO13);
		//delayMS_DWT(1000);
		//gpio_clear(GPIOD, GPIO13);
		mpu_reset_fifo(g_spi);
 8000782:	4b04      	ldr	r3, [pc, #16]	; (8000794 <mpu_getsample+0x94>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	4618      	mov	r0, r3
 8000788:	f7ff ff74 	bl	8000674 <mpu_reset_fifo>
	}
}
 800078c:	bf00      	nop
 800078e:	3710      	adds	r7, #16
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	200001fc 	.word	0x200001fc
 8000798:	aaaaaaab 	.word	0xaaaaaaab
 800079c:	200001dc 	.word	0x200001dc

080007a0 <mpu_count>:

uint16_t mpu_count(struct spiHandle_t* spi) {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
    return spi_read_reg16(spi, 0x72);
 80007a8:	2172      	movs	r1, #114	; 0x72
 80007aa:	6878      	ldr	r0, [r7, #4]
 80007ac:	f000 f887 	bl	80008be <spi_read_reg16>
 80007b0:	4603      	mov	r3, r0
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3708      	adds	r7, #8
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}

080007ba <spi_read_reg>:
#include "spi.h"

uint8_t spi_read_reg(struct spiHandle_t* spi, uint8_t reg) {
 80007ba:	b580      	push	{r7, lr}
 80007bc:	b084      	sub	sp, #16
 80007be:	af00      	add	r7, sp, #0
 80007c0:	6078      	str	r0, [r7, #4]
 80007c2:	460b      	mov	r3, r1
 80007c4:	70fb      	strb	r3, [r7, #3]
	gpio_clear(spi->cs_port, spi->cs_pin);
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	685a      	ldr	r2, [r3, #4]
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	891b      	ldrh	r3, [r3, #8]
 80007ce:	4619      	mov	r1, r3
 80007d0:	4610      	mov	r0, r2
 80007d2:	f000 faf9 	bl	8000dc8 <gpio_clear>
	spi_xfer(spi->spi, reg | 0x80);
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	681a      	ldr	r2, [r3, #0]
 80007da:	78fb      	ldrb	r3, [r7, #3]
 80007dc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	b29b      	uxth	r3, r3
 80007e4:	4619      	mov	r1, r3
 80007e6:	4610      	mov	r0, r2
 80007e8:	f000 fc3f 	bl	800106a <spi_xfer>
	uint8_t ret = spi_xfer(spi->spi, 0x00);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	2100      	movs	r1, #0
 80007f2:	4618      	mov	r0, r3
 80007f4:	f000 fc39 	bl	800106a <spi_xfer>
 80007f8:	4603      	mov	r3, r0
 80007fa:	73fb      	strb	r3, [r7, #15]
	gpio_set(spi->cs_port, spi->cs_pin);
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	685a      	ldr	r2, [r3, #4]
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	891b      	ldrh	r3, [r3, #8]
 8000804:	4619      	mov	r1, r3
 8000806:	4610      	mov	r0, r2
 8000808:	f000 fadc 	bl	8000dc4 <gpio_set>
	return ret;
 800080c:	7bfb      	ldrb	r3, [r7, #15]
}
 800080e:	4618      	mov	r0, r3
 8000810:	3710      	adds	r7, #16
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}

08000816 <spi_read_reg_d>:
uint8_t spi_read_reg_d(struct spiHandle_t* spi, uint8_t reg) {
 8000816:	b580      	push	{r7, lr}
 8000818:	b084      	sub	sp, #16
 800081a:	af00      	add	r7, sp, #0
 800081c:	6078      	str	r0, [r7, #4]
 800081e:	460b      	mov	r3, r1
 8000820:	70fb      	strb	r3, [r7, #3]
	uint8_t ret = spi_read_reg(spi, reg);
 8000822:	78fb      	ldrb	r3, [r7, #3]
 8000824:	4619      	mov	r1, r3
 8000826:	6878      	ldr	r0, [r7, #4]
 8000828:	f7ff ffc7 	bl	80007ba <spi_read_reg>
 800082c:	4603      	mov	r3, r0
 800082e:	73fb      	strb	r3, [r7, #15]
	spi_delay();
 8000830:	f000 f8da 	bl	80009e8 <spi_delay>
	return ret;
 8000834:	7bfb      	ldrb	r3, [r7, #15]
}
 8000836:	4618      	mov	r0, r3
 8000838:	3710      	adds	r7, #16
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}

0800083e <spi_write_reg>:
void spi_write_reg(struct spiHandle_t* spi, uint8_t reg, uint8_t data){
 800083e:	b580      	push	{r7, lr}
 8000840:	b082      	sub	sp, #8
 8000842:	af00      	add	r7, sp, #0
 8000844:	6078      	str	r0, [r7, #4]
 8000846:	460b      	mov	r3, r1
 8000848:	70fb      	strb	r3, [r7, #3]
 800084a:	4613      	mov	r3, r2
 800084c:	70bb      	strb	r3, [r7, #2]
	gpio_clear(spi->cs_port, spi->cs_pin);
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	685a      	ldr	r2, [r3, #4]
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	891b      	ldrh	r3, [r3, #8]
 8000856:	4619      	mov	r1, r3
 8000858:	4610      	mov	r0, r2
 800085a:	f000 fab5 	bl	8000dc8 <gpio_clear>
	spi_xfer(spi->spi, reg);
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	78fa      	ldrb	r2, [r7, #3]
 8000864:	b292      	uxth	r2, r2
 8000866:	4611      	mov	r1, r2
 8000868:	4618      	mov	r0, r3
 800086a:	f000 fbfe 	bl	800106a <spi_xfer>
	spi_xfer(spi->spi, data);
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	78ba      	ldrb	r2, [r7, #2]
 8000874:	b292      	uxth	r2, r2
 8000876:	4611      	mov	r1, r2
 8000878:	4618      	mov	r0, r3
 800087a:	f000 fbf6 	bl	800106a <spi_xfer>
	gpio_set(spi->cs_port, spi->cs_pin);
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	685a      	ldr	r2, [r3, #4]
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	891b      	ldrh	r3, [r3, #8]
 8000886:	4619      	mov	r1, r3
 8000888:	4610      	mov	r0, r2
 800088a:	f000 fa9b 	bl	8000dc4 <gpio_set>
}
 800088e:	bf00      	nop
 8000890:	3708      	adds	r7, #8
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}

08000896 <spi_write_reg_d>:
void spi_write_reg_d(struct spiHandle_t* spi, uint8_t reg, uint8_t data){
 8000896:	b580      	push	{r7, lr}
 8000898:	b082      	sub	sp, #8
 800089a:	af00      	add	r7, sp, #0
 800089c:	6078      	str	r0, [r7, #4]
 800089e:	460b      	mov	r3, r1
 80008a0:	70fb      	strb	r3, [r7, #3]
 80008a2:	4613      	mov	r3, r2
 80008a4:	70bb      	strb	r3, [r7, #2]
	spi_write_reg(spi, reg, data);
 80008a6:	78ba      	ldrb	r2, [r7, #2]
 80008a8:	78fb      	ldrb	r3, [r7, #3]
 80008aa:	4619      	mov	r1, r3
 80008ac:	6878      	ldr	r0, [r7, #4]
 80008ae:	f7ff ffc6 	bl	800083e <spi_write_reg>
    spi_delay();
 80008b2:	f000 f899 	bl	80009e8 <spi_delay>
}
 80008b6:	bf00      	nop
 80008b8:	3708      	adds	r7, #8
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}

080008be <spi_read_reg16>:
uint16_t spi_read_reg16(struct spiHandle_t* spi, uint8_t reg){
 80008be:	b590      	push	{r4, r7, lr}
 80008c0:	b085      	sub	sp, #20
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	6078      	str	r0, [r7, #4]
 80008c6:	460b      	mov	r3, r1
 80008c8:	70fb      	strb	r3, [r7, #3]
	gpio_clear(spi->cs_port, spi->cs_pin);
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	685a      	ldr	r2, [r3, #4]
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	891b      	ldrh	r3, [r3, #8]
 80008d2:	4619      	mov	r1, r3
 80008d4:	4610      	mov	r0, r2
 80008d6:	f000 fa77 	bl	8000dc8 <gpio_clear>
	spi_xfer(spi->spi, reg | 0x80);
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681a      	ldr	r2, [r3, #0]
 80008de:	78fb      	ldrb	r3, [r7, #3]
 80008e0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80008e4:	b2db      	uxtb	r3, r3
 80008e6:	b29b      	uxth	r3, r3
 80008e8:	4619      	mov	r1, r3
 80008ea:	4610      	mov	r0, r2
 80008ec:	f000 fbbd 	bl	800106a <spi_xfer>
	uint16_t ret = spi_xfer(spi->spi, 0x00);
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	2100      	movs	r1, #0
 80008f6:	4618      	mov	r0, r3
 80008f8:	f000 fbb7 	bl	800106a <spi_xfer>
 80008fc:	4603      	mov	r3, r0
 80008fe:	81fb      	strh	r3, [r7, #14]
	ret = (ret<<8) | spi_xfer(spi->spi, 0x00);
 8000900:	89fb      	ldrh	r3, [r7, #14]
 8000902:	021b      	lsls	r3, r3, #8
 8000904:	b21c      	sxth	r4, r3
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	2100      	movs	r1, #0
 800090c:	4618      	mov	r0, r3
 800090e:	f000 fbac 	bl	800106a <spi_xfer>
 8000912:	4603      	mov	r3, r0
 8000914:	b21b      	sxth	r3, r3
 8000916:	4323      	orrs	r3, r4
 8000918:	b21b      	sxth	r3, r3
 800091a:	81fb      	strh	r3, [r7, #14]
	gpio_set(spi->cs_port, spi->cs_pin);
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	685a      	ldr	r2, [r3, #4]
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	891b      	ldrh	r3, [r3, #8]
 8000924:	4619      	mov	r1, r3
 8000926:	4610      	mov	r0, r2
 8000928:	f000 fa4c 	bl	8000dc4 <gpio_set>
	return ret;
 800092c:	89fb      	ldrh	r3, [r7, #14]
}
 800092e:	4618      	mov	r0, r3
 8000930:	3714      	adds	r7, #20
 8000932:	46bd      	mov	sp, r7
 8000934:	bd90      	pop	{r4, r7, pc}

08000936 <spi_read_reg_burst>:
void spi_read_reg_burst(struct spiHandle_t* spi, uint8_t reg, int count, uint8_t* buf){
 8000936:	b590      	push	{r4, r7, lr}
 8000938:	b087      	sub	sp, #28
 800093a:	af00      	add	r7, sp, #0
 800093c:	60f8      	str	r0, [r7, #12]
 800093e:	607a      	str	r2, [r7, #4]
 8000940:	603b      	str	r3, [r7, #0]
 8000942:	460b      	mov	r3, r1
 8000944:	72fb      	strb	r3, [r7, #11]
	gpio_clear(spi->cs_port, spi->cs_pin);
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	685a      	ldr	r2, [r3, #4]
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	891b      	ldrh	r3, [r3, #8]
 800094e:	4619      	mov	r1, r3
 8000950:	4610      	mov	r0, r2
 8000952:	f000 fa39 	bl	8000dc8 <gpio_clear>
	spi_xfer(spi->spi, reg | 0x80);
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	681a      	ldr	r2, [r3, #0]
 800095a:	7afb      	ldrb	r3, [r7, #11]
 800095c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000960:	b2db      	uxtb	r3, r3
 8000962:	b29b      	uxth	r3, r3
 8000964:	4619      	mov	r1, r3
 8000966:	4610      	mov	r0, r2
 8000968:	f000 fb7f 	bl	800106a <spi_xfer>
	for(int i = 0; i < count; i++) {
 800096c:	2300      	movs	r3, #0
 800096e:	617b      	str	r3, [r7, #20]
 8000970:	e00e      	b.n	8000990 <spi_read_reg_burst+0x5a>
		buf[i] = spi_xfer(spi->spi, 0x00);
 8000972:	697b      	ldr	r3, [r7, #20]
 8000974:	683a      	ldr	r2, [r7, #0]
 8000976:	18d4      	adds	r4, r2, r3
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	2100      	movs	r1, #0
 800097e:	4618      	mov	r0, r3
 8000980:	f000 fb73 	bl	800106a <spi_xfer>
 8000984:	4603      	mov	r3, r0
 8000986:	b2db      	uxtb	r3, r3
 8000988:	7023      	strb	r3, [r4, #0]
	for(int i = 0; i < count; i++) {
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	3301      	adds	r3, #1
 800098e:	617b      	str	r3, [r7, #20]
 8000990:	697a      	ldr	r2, [r7, #20]
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	429a      	cmp	r2, r3
 8000996:	dbec      	blt.n	8000972 <spi_read_reg_burst+0x3c>
	}
	gpio_set(spi->cs_port, spi->cs_pin);
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	685a      	ldr	r2, [r3, #4]
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	891b      	ldrh	r3, [r3, #8]
 80009a0:	4619      	mov	r1, r3
 80009a2:	4610      	mov	r0, r2
 80009a4:	f000 fa0e 	bl	8000dc4 <gpio_set>
}
 80009a8:	bf00      	nop
 80009aa:	371c      	adds	r7, #28
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd90      	pop	{r4, r7, pc}

080009b0 <spi_modeFast>:
void spi_modeFast(struct spiHandle_t* spi){
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
	spi_set_baudrate_prescaler(spi->spi, SPI_CR1_BR_FPCLK_DIV_8);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	2102      	movs	r1, #2
 80009be:	4618      	mov	r0, r3
 80009c0:	f000 fb77 	bl	80010b2 <spi_set_baudrate_prescaler>
}
 80009c4:	bf00      	nop
 80009c6:	3708      	adds	r7, #8
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}

080009cc <spi_modeSlow>:
void spi_modeSlow(struct spiHandle_t* spi){
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
	spi_set_baudrate_prescaler(spi->spi, SPI_CR1_BR_FPCLK_DIV_128);
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	2106      	movs	r1, #6
 80009da:	4618      	mov	r0, r3
 80009dc:	f000 fb69 	bl	80010b2 <spi_set_baudrate_prescaler>
}
 80009e0:	bf00      	nop
 80009e2:	3708      	adds	r7, #8
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}

080009e8 <spi_delay>:
void spi_delay(){
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
	delayUS_DWT(2);
 80009ec:	2002      	movs	r0, #2
 80009ee:	f000 f89f 	bl	8000b30 <delayUS_DWT>
}
 80009f2:	bf00      	nop
 80009f4:	bd80      	pop	{r7, pc}
	...

080009f8 <hid_control_request>:
/* Buffer used for control requests. */
uint8_t usbd_control_buffer[128];

static enum usbd_request_return_codes hid_control_request(usbd_device *dev, struct usb_setup_data *req, uint8_t **buf, uint16_t *len,
			void (**complete)(usbd_device *dev, struct usb_setup_data *req))
{
 80009f8:	b480      	push	{r7}
 80009fa:	b085      	sub	sp, #20
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	60f8      	str	r0, [r7, #12]
 8000a00:	60b9      	str	r1, [r7, #8]
 8000a02:	607a      	str	r2, [r7, #4]
 8000a04:	603b      	str	r3, [r7, #0]
	(void)complete;
	(void)dev;

	if((req->bmRequestType != 0x81) ||
 8000a06:	68bb      	ldr	r3, [r7, #8]
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	2b81      	cmp	r3, #129	; 0x81
 8000a0c:	d109      	bne.n	8000a22 <hid_control_request+0x2a>
	   (req->bRequest != USB_REQ_GET_DESCRIPTOR) ||
 8000a0e:	68bb      	ldr	r3, [r7, #8]
 8000a10:	785b      	ldrb	r3, [r3, #1]
	if((req->bmRequestType != 0x81) ||
 8000a12:	2b06      	cmp	r3, #6
 8000a14:	d105      	bne.n	8000a22 <hid_control_request+0x2a>
	   (req->wValue != 0x2200))
 8000a16:	68bb      	ldr	r3, [r7, #8]
 8000a18:	885b      	ldrh	r3, [r3, #2]
 8000a1a:	b29b      	uxth	r3, r3
	   (req->bRequest != USB_REQ_GET_DESCRIPTOR) ||
 8000a1c:	f5b3 5f08 	cmp.w	r3, #8704	; 0x2200
 8000a20:	d001      	beq.n	8000a26 <hid_control_request+0x2e>
		return USBD_REQ_NOTSUPP;
 8000a22:	2300      	movs	r3, #0
 8000a24:	e006      	b.n	8000a34 <hid_control_request+0x3c>

	/* Handle the HID report descriptor. */
	*buf = (uint8_t *)hid_report_descriptor;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	4a05      	ldr	r2, [pc, #20]	; (8000a40 <hid_control_request+0x48>)
 8000a2a:	601a      	str	r2, [r3, #0]
	*len = sizeof(hid_report_descriptor);
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	2224      	movs	r2, #36	; 0x24
 8000a30:	801a      	strh	r2, [r3, #0]

	return USBD_REQ_HANDLED;
 8000a32:	2301      	movs	r3, #1
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	3714      	adds	r7, #20
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3e:	4770      	bx	lr
 8000a40:	080020d4 	.word	0x080020d4

08000a44 <hid_set_config>:

static void hid_set_config(usbd_device *dev, uint16_t wValue)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af02      	add	r7, sp, #8
 8000a4a:	6078      	str	r0, [r7, #4]
 8000a4c:	460b      	mov	r3, r1
 8000a4e:	807b      	strh	r3, [r7, #2]
	(void)wValue;

	usbd_ep_setup(dev, 0x81, USB_ENDPOINT_ATTR_INTERRUPT, 32, tx_callback);
 8000a50:	4b0e      	ldr	r3, [pc, #56]	; (8000a8c <hid_set_config+0x48>)
 8000a52:	9300      	str	r3, [sp, #0]
 8000a54:	2320      	movs	r3, #32
 8000a56:	2203      	movs	r2, #3
 8000a58:	2181      	movs	r1, #129	; 0x81
 8000a5a:	6878      	ldr	r0, [r7, #4]
 8000a5c:	f000 fb74 	bl	8001148 <usbd_ep_setup>

	usbd_register_control_callback(
 8000a60:	4b0b      	ldr	r3, [pc, #44]	; (8000a90 <hid_set_config+0x4c>)
 8000a62:	227f      	movs	r2, #127	; 0x7f
 8000a64:	2121      	movs	r1, #33	; 0x21
 8000a66:	6878      	ldr	r0, [r7, #4]
 8000a68:	f000 ff0b 	bl	8001882 <usbd_register_control_callback>
						dev,
						USB_REQ_TYPE_CLASS | USB_REQ_TYPE_INTERFACE,
						USB_REQ_TYPE_TYPE | USB_REQ_TYPE_RECIPIENT,
						hid_control_request_class);

	usbd_register_control_callback(
 8000a6c:	4b09      	ldr	r3, [pc, #36]	; (8000a94 <hid_set_config+0x50>)
 8000a6e:	227f      	movs	r2, #127	; 0x7f
 8000a70:	2101      	movs	r1, #1
 8000a72:	6878      	ldr	r0, [r7, #4]
 8000a74:	f000 ff05 	bl	8001882 <usbd_register_control_callback>
				dev,
				USB_REQ_TYPE_STANDARD | USB_REQ_TYPE_INTERFACE,
				USB_REQ_TYPE_TYPE | USB_REQ_TYPE_RECIPIENT,
				hid_control_request);

	usbd_ep_write_packet(dev, 0x81, usbd_control_buffer, 32);
 8000a78:	2320      	movs	r3, #32
 8000a7a:	4a07      	ldr	r2, [pc, #28]	; (8000a98 <hid_set_config+0x54>)
 8000a7c:	2181      	movs	r1, #129	; 0x81
 8000a7e:	6878      	ldr	r0, [r7, #4]
 8000a80:	f000 fb83 	bl	800118a <usbd_ep_write_packet>
}
 8000a84:	bf00      	nop
 8000a86:	3708      	adds	r7, #8
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	080002f1 	.word	0x080002f1
 8000a90:	0800034d 	.word	0x0800034d
 8000a94:	080009f9 	.word	0x080009f9
 8000a98:	20000200 	.word	0x20000200

08000a9c <usb_init>:


usbd_device * usb_init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b084      	sub	sp, #16
 8000aa0:	af04      	add	r7, sp, #16
	rcc_periph_clock_enable(RCC_GPIOA);
 8000aa2:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8000aa6:	f000 fa8d 	bl	8000fc4 <rcc_periph_clock_enable>
	rcc_periph_clock_enable(RCC_OTGFS);
 8000aaa:	f240 6087 	movw	r0, #1671	; 0x687
 8000aae:	f000 fa89 	bl	8000fc4 <rcc_periph_clock_enable>

	gpio_mode_setup(GPIOA, GPIO_MODE_AF, GPIO_PUPD_NONE, GPIO8 | GPIO11 | GPIO12);
 8000ab2:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2102      	movs	r1, #2
 8000aba:	4814      	ldr	r0, [pc, #80]	; (8000b0c <usb_init+0x70>)
 8000abc:	f000 f990 	bl	8000de0 <gpio_mode_setup>
	gpio_set_af(GPIOA, GPIO_AF10, GPIO8 | GPIO11 | GPIO12);
 8000ac0:	f44f 52c8 	mov.w	r2, #6400	; 0x1900
 8000ac4:	210a      	movs	r1, #10
 8000ac6:	4811      	ldr	r0, [pc, #68]	; (8000b0c <usb_init+0x70>)
 8000ac8:	f000 f9ac 	bl	8000e24 <gpio_set_af>

	usbd_dev = usbd_init(&otgfs_usb_driver, &dev_descr, &config, usb_strings, 3, usbd_control_buffer, sizeof(usbd_control_buffer));
 8000acc:	2380      	movs	r3, #128	; 0x80
 8000ace:	9302      	str	r3, [sp, #8]
 8000ad0:	4b0f      	ldr	r3, [pc, #60]	; (8000b10 <usb_init+0x74>)
 8000ad2:	9301      	str	r3, [sp, #4]
 8000ad4:	2303      	movs	r3, #3
 8000ad6:	9300      	str	r3, [sp, #0]
 8000ad8:	4b0e      	ldr	r3, [pc, #56]	; (8000b14 <usb_init+0x78>)
 8000ada:	4a0f      	ldr	r2, [pc, #60]	; (8000b18 <usb_init+0x7c>)
 8000adc:	490f      	ldr	r1, [pc, #60]	; (8000b1c <usb_init+0x80>)
 8000ade:	4810      	ldr	r0, [pc, #64]	; (8000b20 <usb_init+0x84>)
 8000ae0:	f000 fb06 	bl	80010f0 <usbd_init>
 8000ae4:	4602      	mov	r2, r0
 8000ae6:	4b0f      	ldr	r3, [pc, #60]	; (8000b24 <usb_init+0x88>)
 8000ae8:	601a      	str	r2, [r3, #0]
	usbd_register_set_config_callback(usbd_dev, hid_set_config);
 8000aea:	4b0e      	ldr	r3, [pc, #56]	; (8000b24 <usb_init+0x88>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	490e      	ldr	r1, [pc, #56]	; (8000b28 <usb_init+0x8c>)
 8000af0:	4618      	mov	r0, r3
 8000af2:	f000 fd81 	bl	80015f8 <usbd_register_set_config_callback>

	OTG_FS_GCCFG |= (1<<20);
 8000af6:	4a0d      	ldr	r2, [pc, #52]	; (8000b2c <usb_init+0x90>)
 8000af8:	4b0c      	ldr	r3, [pc, #48]	; (8000b2c <usb_init+0x90>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000b00:	6013      	str	r3, [r2, #0]
	/*systick_set_clocksource(STK_CSR_CLKSOURCE_AHB_DIV8);
	systick_set_reload(7499);
	systick_interrupt_enable();
	systick_counter_enable();*/

	return usbd_dev;
 8000b02:	4b08      	ldr	r3, [pc, #32]	; (8000b24 <usb_init+0x88>)
 8000b04:	681b      	ldr	r3, [r3, #0]
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	40020000 	.word	0x40020000
 8000b10:	20000200 	.word	0x20000200
 8000b14:	20000010 	.word	0x20000010
 8000b18:	0800213c 	.word	0x0800213c
 8000b1c:	080020c0 	.word	0x080020c0
 8000b20:	080021ec 	.word	0x080021ec
 8000b24:	20000048 	.word	0x20000048
 8000b28:	08000a45 	.word	0x08000a45
 8000b2c:	50000038 	.word	0x50000038

08000b30 <delayUS_DWT>:
#include <util.h>

#pragma GCC push_options
#pragma GCC optimize ("O3")
void delayUS_DWT(uint32_t us) {
 8000b30:	b500      	push	{lr}
	//cm_disable_interrupts();
	volatile uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8000b32:	4b0b      	ldr	r3, [pc, #44]	; (8000b60 <delayUS_DWT+0x30>)
 8000b34:	4a0b      	ldr	r2, [pc, #44]	; (8000b64 <delayUS_DWT+0x34>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	fba2 2303 	umull	r2, r3, r2, r3
void delayUS_DWT(uint32_t us) {
 8000b3c:	b083      	sub	sp, #12
	volatile uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8000b3e:	0c9b      	lsrs	r3, r3, #18
 8000b40:	fb00 f003 	mul.w	r0, r0, r3
 8000b44:	9000      	str	r0, [sp, #0]
	volatile uint32_t start = dwt_read_cycle_counter();
 8000b46:	f001 f827 	bl	8001b98 <dwt_read_cycle_counter>
 8000b4a:	9001      	str	r0, [sp, #4]
	do  {
	} while(dwt_read_cycle_counter() - start < cycles);
 8000b4c:	f001 f824 	bl	8001b98 <dwt_read_cycle_counter>
 8000b50:	9b01      	ldr	r3, [sp, #4]
 8000b52:	9a00      	ldr	r2, [sp, #0]
 8000b54:	1ac0      	subs	r0, r0, r3
 8000b56:	4290      	cmp	r0, r2
 8000b58:	d3f8      	bcc.n	8000b4c <delayUS_DWT+0x1c>
	//cm_enable_interrupts();
}
 8000b5a:	b003      	add	sp, #12
 8000b5c:	f85d fb04 	ldr.w	pc, [sp], #4
 8000b60:	20000000 	.word	0x20000000
 8000b64:	431bde83 	.word	0x431bde83

08000b68 <rcc_is_osc_ready>:
	return ((RCC_CIR & RCC_CIR_CSSF) != 0);
}

bool rcc_is_osc_ready(enum rcc_osc osc)
{
	switch (osc) {
 8000b68:	2806      	cmp	r0, #6
 8000b6a:	d822      	bhi.n	8000bb2 <rcc_is_osc_ready+0x4a>
 8000b6c:	e8df f000 	tbb	[pc, r0]
 8000b70:	091c1704 	.word	0x091c1704
 8000b74:	130e      	.short	0x130e
 8000b76:	15          	.byte	0x15
 8000b77:	00          	.byte	0x00
	case RCC_PLL:
		return RCC_CR & RCC_CR_PLLRDY;
 8000b78:	4b0f      	ldr	r3, [pc, #60]	; (8000bb8 <rcc_is_osc_ready+0x50>)
 8000b7a:	6818      	ldr	r0, [r3, #0]
 8000b7c:	f3c0 6040 	ubfx	r0, r0, #25, #1
 8000b80:	4770      	bx	lr
	case RCC_HSE:
		return RCC_CR & RCC_CR_HSERDY;
 8000b82:	4b0d      	ldr	r3, [pc, #52]	; (8000bb8 <rcc_is_osc_ready+0x50>)
 8000b84:	6818      	ldr	r0, [r3, #0]
 8000b86:	f3c0 4040 	ubfx	r0, r0, #17, #1
 8000b8a:	4770      	bx	lr
	case RCC_HSI:
		return RCC_CR & RCC_CR_HSIRDY;
 8000b8c:	4b0a      	ldr	r3, [pc, #40]	; (8000bb8 <rcc_is_osc_ready+0x50>)
	case RCC_LSE:
		return RCC_BDCR & RCC_BDCR_LSERDY;
 8000b8e:	6818      	ldr	r0, [r3, #0]
 8000b90:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8000b94:	4770      	bx	lr
 8000b96:	4b09      	ldr	r3, [pc, #36]	; (8000bbc <rcc_is_osc_ready+0x54>)
 8000b98:	e7f9      	b.n	8000b8e <rcc_is_osc_ready+0x26>
	case RCC_LSI:
		return RCC_CSR & RCC_CSR_LSIRDY;
 8000b9a:	4b09      	ldr	r3, [pc, #36]	; (8000bc0 <rcc_is_osc_ready+0x58>)
 8000b9c:	e7f7      	b.n	8000b8e <rcc_is_osc_ready+0x26>
	case RCC_PLLSAI:
		return RCC_CR & RCC_CR_PLLSAIRDY;
 8000b9e:	4b06      	ldr	r3, [pc, #24]	; (8000bb8 <rcc_is_osc_ready+0x50>)
 8000ba0:	6818      	ldr	r0, [r3, #0]
 8000ba2:	f3c0 7040 	ubfx	r0, r0, #29, #1
 8000ba6:	4770      	bx	lr
	case RCC_PLLI2S:
		return RCC_CR & RCC_CR_PLLI2SRDY;
 8000ba8:	4b03      	ldr	r3, [pc, #12]	; (8000bb8 <rcc_is_osc_ready+0x50>)
 8000baa:	6818      	ldr	r0, [r3, #0]
 8000bac:	f3c0 60c0 	ubfx	r0, r0, #27, #1
 8000bb0:	4770      	bx	lr
	}
	return false;
 8000bb2:	2000      	movs	r0, #0
}
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	40023800 	.word	0x40023800
 8000bbc:	40023870 	.word	0x40023870
 8000bc0:	40023874 	.word	0x40023874

08000bc4 <rcc_wait_for_osc_ready>:

void rcc_wait_for_osc_ready(enum rcc_osc osc)
{
 8000bc4:	b508      	push	{r3, lr}
 8000bc6:	4602      	mov	r2, r0
	while (!rcc_is_osc_ready(osc));
 8000bc8:	4610      	mov	r0, r2
 8000bca:	f7ff ffcd 	bl	8000b68 <rcc_is_osc_ready>
 8000bce:	2800      	cmp	r0, #0
 8000bd0:	d0fa      	beq.n	8000bc8 <rcc_wait_for_osc_ready+0x4>
}
 8000bd2:	bd08      	pop	{r3, pc}

08000bd4 <rcc_osc_on>:
	}
}

void rcc_osc_on(enum rcc_osc osc)
{
	switch (osc) {
 8000bd4:	2806      	cmp	r0, #6
 8000bd6:	d80a      	bhi.n	8000bee <rcc_osc_on+0x1a>
 8000bd8:	e8df f000 	tbb	[pc, r0]
 8000bdc:	0a1d1804 	.word	0x0a1d1804
 8000be0:	140f      	.short	0x140f
 8000be2:	16          	.byte	0x16
 8000be3:	00          	.byte	0x00
	case RCC_PLL:
		RCC_CR |= RCC_CR_PLLON;
 8000be4:	4a0e      	ldr	r2, [pc, #56]	; (8000c20 <rcc_osc_on+0x4c>)
 8000be6:	6813      	ldr	r3, [r2, #0]
 8000be8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
		break;
	case RCC_PLLSAI:
		RCC_CR |= RCC_CR_PLLSAION;
		break;
	case RCC_PLLI2S:
		RCC_CR |= RCC_CR_PLLI2SON;
 8000bec:	6013      	str	r3, [r2, #0]
		break;
	}
}
 8000bee:	4770      	bx	lr
		RCC_CR |= RCC_CR_HSEON;
 8000bf0:	4a0b      	ldr	r2, [pc, #44]	; (8000c20 <rcc_osc_on+0x4c>)
 8000bf2:	6813      	ldr	r3, [r2, #0]
 8000bf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bf8:	e7f8      	b.n	8000bec <rcc_osc_on+0x18>
		RCC_CR |= RCC_CR_HSION;
 8000bfa:	4a09      	ldr	r2, [pc, #36]	; (8000c20 <rcc_osc_on+0x4c>)
		RCC_CSR |= RCC_CSR_LSION;
 8000bfc:	6813      	ldr	r3, [r2, #0]
 8000bfe:	f043 0301 	orr.w	r3, r3, #1
 8000c02:	e7f3      	b.n	8000bec <rcc_osc_on+0x18>
		RCC_BDCR |= RCC_BDCR_LSEON;
 8000c04:	4a07      	ldr	r2, [pc, #28]	; (8000c24 <rcc_osc_on+0x50>)
 8000c06:	e7f9      	b.n	8000bfc <rcc_osc_on+0x28>
		RCC_CSR |= RCC_CSR_LSION;
 8000c08:	4a07      	ldr	r2, [pc, #28]	; (8000c28 <rcc_osc_on+0x54>)
 8000c0a:	e7f7      	b.n	8000bfc <rcc_osc_on+0x28>
		RCC_CR |= RCC_CR_PLLSAION;
 8000c0c:	4a04      	ldr	r2, [pc, #16]	; (8000c20 <rcc_osc_on+0x4c>)
 8000c0e:	6813      	ldr	r3, [r2, #0]
 8000c10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c14:	e7ea      	b.n	8000bec <rcc_osc_on+0x18>
		RCC_CR |= RCC_CR_PLLI2SON;
 8000c16:	4a02      	ldr	r2, [pc, #8]	; (8000c20 <rcc_osc_on+0x4c>)
 8000c18:	6813      	ldr	r3, [r2, #0]
 8000c1a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000c1e:	e7e5      	b.n	8000bec <rcc_osc_on+0x18>
 8000c20:	40023800 	.word	0x40023800
 8000c24:	40023870 	.word	0x40023870
 8000c28:	40023874 	.word	0x40023874

08000c2c <rcc_osc_off>:

void rcc_osc_off(enum rcc_osc osc)
{
	switch (osc) {
 8000c2c:	2806      	cmp	r0, #6
 8000c2e:	d80a      	bhi.n	8000c46 <rcc_osc_off+0x1a>
 8000c30:	e8df f000 	tbb	[pc, r0]
 8000c34:	0a1d1804 	.word	0x0a1d1804
 8000c38:	140f      	.short	0x140f
 8000c3a:	16          	.byte	0x16
 8000c3b:	00          	.byte	0x00
	case RCC_PLL:
		RCC_CR &= ~RCC_CR_PLLON;
 8000c3c:	4a0e      	ldr	r2, [pc, #56]	; (8000c78 <rcc_osc_off+0x4c>)
 8000c3e:	6813      	ldr	r3, [r2, #0]
 8000c40:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
		break;
	case RCC_PLLSAI:
		RCC_CR &= ~RCC_CR_PLLSAION;
		break;
	case RCC_PLLI2S:
		RCC_CR &= ~RCC_CR_PLLI2SON;
 8000c44:	6013      	str	r3, [r2, #0]
		break;
	}
}
 8000c46:	4770      	bx	lr
		RCC_CR &= ~RCC_CR_HSEON;
 8000c48:	4a0b      	ldr	r2, [pc, #44]	; (8000c78 <rcc_osc_off+0x4c>)
 8000c4a:	6813      	ldr	r3, [r2, #0]
 8000c4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c50:	e7f8      	b.n	8000c44 <rcc_osc_off+0x18>
		RCC_CR &= ~RCC_CR_HSION;
 8000c52:	4a09      	ldr	r2, [pc, #36]	; (8000c78 <rcc_osc_off+0x4c>)
		RCC_CSR &= ~RCC_CSR_LSION;
 8000c54:	6813      	ldr	r3, [r2, #0]
 8000c56:	f023 0301 	bic.w	r3, r3, #1
 8000c5a:	e7f3      	b.n	8000c44 <rcc_osc_off+0x18>
		RCC_BDCR &= ~RCC_BDCR_LSEON;
 8000c5c:	4a07      	ldr	r2, [pc, #28]	; (8000c7c <rcc_osc_off+0x50>)
 8000c5e:	e7f9      	b.n	8000c54 <rcc_osc_off+0x28>
		RCC_CSR &= ~RCC_CSR_LSION;
 8000c60:	4a07      	ldr	r2, [pc, #28]	; (8000c80 <rcc_osc_off+0x54>)
 8000c62:	e7f7      	b.n	8000c54 <rcc_osc_off+0x28>
		RCC_CR &= ~RCC_CR_PLLSAION;
 8000c64:	4a04      	ldr	r2, [pc, #16]	; (8000c78 <rcc_osc_off+0x4c>)
 8000c66:	6813      	ldr	r3, [r2, #0]
 8000c68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000c6c:	e7ea      	b.n	8000c44 <rcc_osc_off+0x18>
		RCC_CR &= ~RCC_CR_PLLI2SON;
 8000c6e:	4a02      	ldr	r2, [pc, #8]	; (8000c78 <rcc_osc_off+0x4c>)
 8000c70:	6813      	ldr	r3, [r2, #0]
 8000c72:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8000c76:	e7e5      	b.n	8000c44 <rcc_osc_off+0x18>
 8000c78:	40023800 	.word	0x40023800
 8000c7c:	40023870 	.word	0x40023870
 8000c80:	40023874 	.word	0x40023874

08000c84 <rcc_set_sysclk_source>:

void rcc_set_sysclk_source(uint32_t clk)
{
	uint32_t reg32;

	reg32 = RCC_CFGR;
 8000c84:	4a03      	ldr	r2, [pc, #12]	; (8000c94 <rcc_set_sysclk_source+0x10>)
 8000c86:	6813      	ldr	r3, [r2, #0]
	reg32 &= ~((1 << 1) | (1 << 0));
 8000c88:	f023 0303 	bic.w	r3, r3, #3
	RCC_CFGR = (reg32 | clk);
 8000c8c:	4318      	orrs	r0, r3
 8000c8e:	6010      	str	r0, [r2, #0]
}
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	40023808 	.word	0x40023808

08000c98 <rcc_set_ppre2>:

void rcc_set_ppre2(uint32_t ppre2)
{
	uint32_t reg32;

	reg32 = RCC_CFGR;
 8000c98:	4a03      	ldr	r2, [pc, #12]	; (8000ca8 <rcc_set_ppre2+0x10>)
 8000c9a:	6813      	ldr	r3, [r2, #0]
	reg32 &= ~((1 << 13) | (1 << 14) | (1 << 15));
 8000c9c:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
	RCC_CFGR = (reg32 | (ppre2 << 13));
 8000ca0:	ea43 3040 	orr.w	r0, r3, r0, lsl #13
 8000ca4:	6010      	str	r0, [r2, #0]
}
 8000ca6:	4770      	bx	lr
 8000ca8:	40023808 	.word	0x40023808

08000cac <rcc_set_ppre1>:

void rcc_set_ppre1(uint32_t ppre1)
{
	uint32_t reg32;

	reg32 = RCC_CFGR;
 8000cac:	4a03      	ldr	r2, [pc, #12]	; (8000cbc <rcc_set_ppre1+0x10>)
 8000cae:	6813      	ldr	r3, [r2, #0]
	reg32 &= ~((1 << 10) | (1 << 11) | (1 << 12));
 8000cb0:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
	RCC_CFGR = (reg32 | (ppre1 << 10));
 8000cb4:	ea43 2080 	orr.w	r0, r3, r0, lsl #10
 8000cb8:	6010      	str	r0, [r2, #0]
}
 8000cba:	4770      	bx	lr
 8000cbc:	40023808 	.word	0x40023808

08000cc0 <rcc_set_hpre>:

void rcc_set_hpre(uint32_t hpre)
{
	uint32_t reg32;

	reg32 = RCC_CFGR;
 8000cc0:	4a03      	ldr	r2, [pc, #12]	; (8000cd0 <rcc_set_hpre+0x10>)
 8000cc2:	6813      	ldr	r3, [r2, #0]
	reg32 &= ~((1 << 4) | (1 << 5) | (1 << 6) | (1 << 7));
 8000cc4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
	RCC_CFGR = (reg32 | (hpre << 4));
 8000cc8:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 8000ccc:	6010      	str	r0, [r2, #0]
}
 8000cce:	4770      	bx	lr
 8000cd0:	40023808 	.word	0x40023808

08000cd4 <rcc_set_main_pll_hse>:
	}
	RCC_PLLCFGR = RCC_PLLCFGR_PLLSRC | /* HSE */
		((pllm & RCC_PLLCFGR_PLLM_MASK) << RCC_PLLCFGR_PLLM_SHIFT) |
		((plln & RCC_PLLCFGR_PLLN_MASK) << RCC_PLLCFGR_PLLN_SHIFT) |
		((((pllp >> 1) - 1) & RCC_PLLCFGR_PLLP_MASK) << RCC_PLLCFGR_PLLP_SHIFT) |
		((pllq & RCC_PLLCFGR_PLLQ_MASK) << RCC_PLLCFGR_PLLQ_SHIFT) |
 8000cd4:	061b      	lsls	r3, r3, #24
 8000cd6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
		((pllm & RCC_PLLCFGR_PLLM_MASK) << RCC_PLLCFGR_PLLM_SHIFT) |
 8000cda:	f000 003f 	and.w	r0, r0, #63	; 0x3f
		((pllq & RCC_PLLCFGR_PLLQ_MASK) << RCC_PLLCFGR_PLLQ_SHIFT) |
 8000cde:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000ce2:	4303      	orrs	r3, r0
		((plln & RCC_PLLCFGR_PLLN_MASK) << RCC_PLLCFGR_PLLN_SHIFT) |
 8000ce4:	f647 70c0 	movw	r0, #32704	; 0x7fc0
 8000ce8:	ea00 1181 	and.w	r1, r0, r1, lsl #6
		((pllq & RCC_PLLCFGR_PLLQ_MASK) << RCC_PLLCFGR_PLLQ_SHIFT) |
 8000cec:	430b      	orrs	r3, r1
		((((pllp >> 1) - 1) & RCC_PLLCFGR_PLLP_MASK) << RCC_PLLCFGR_PLLP_SHIFT) |
 8000cee:	0851      	lsrs	r1, r2, #1
		((pllr & RCC_PLLCFGR_PLLR_MASK) << RCC_PLLCFGR_PLLR_SHIFT);
 8000cf0:	9a00      	ldr	r2, [sp, #0]
		((((pllp >> 1) - 1) & RCC_PLLCFGR_PLLP_MASK) << RCC_PLLCFGR_PLLP_SHIFT) |
 8000cf2:	3901      	subs	r1, #1
		((pllr & RCC_PLLCFGR_PLLR_MASK) << RCC_PLLCFGR_PLLR_SHIFT);
 8000cf4:	2a02      	cmp	r2, #2
		((((pllp >> 1) - 1) & RCC_PLLCFGR_PLLP_MASK) << RCC_PLLCFGR_PLLP_SHIFT) |
 8000cf6:	ea4f 4101 	mov.w	r1, r1, lsl #16
		((pllr & RCC_PLLCFGR_PLLR_MASK) << RCC_PLLCFGR_PLLR_SHIFT);
 8000cfa:	bf38      	it	cc
 8000cfc:	2202      	movcc	r2, #2
		((((pllp >> 1) - 1) & RCC_PLLCFGR_PLLP_MASK) << RCC_PLLCFGR_PLLP_SHIFT) |
 8000cfe:	f401 3140 	and.w	r1, r1, #196608	; 0x30000
		((pllr & RCC_PLLCFGR_PLLR_MASK) << RCC_PLLCFGR_PLLR_SHIFT);
 8000d02:	0712      	lsls	r2, r2, #28
 8000d04:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
		((pllq & RCC_PLLCFGR_PLLQ_MASK) << RCC_PLLCFGR_PLLQ_SHIFT) |
 8000d08:	430b      	orrs	r3, r1
 8000d0a:	4313      	orrs	r3, r2
	RCC_PLLCFGR = RCC_PLLCFGR_PLLSRC | /* HSE */
 8000d0c:	4a01      	ldr	r2, [pc, #4]	; (8000d14 <rcc_set_main_pll_hse+0x40>)
 8000d0e:	6013      	str	r3, [r2, #0]
}
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop
 8000d14:	40023804 	.word	0x40023804

08000d18 <rcc_clock_setup_hse_3v3>:
	/* Return the clock source which is used as system clock. */
	return (RCC_CFGR & 0x000c) >> 2;
}

void rcc_clock_setup_hse_3v3(const struct rcc_clock_scale *clock)
{
 8000d18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000d1a:	4604      	mov	r4, r0
	/* Enable internal high-speed oscillator. */
	rcc_osc_on(RCC_HSI);
 8000d1c:	2004      	movs	r0, #4
 8000d1e:	f7ff ff59 	bl	8000bd4 <rcc_osc_on>
	rcc_wait_for_osc_ready(RCC_HSI);
 8000d22:	2004      	movs	r0, #4
 8000d24:	f7ff ff4e 	bl	8000bc4 <rcc_wait_for_osc_ready>

	/* Select HSI as SYSCLK source. */
	rcc_set_sysclk_source(RCC_CFGR_SW_HSI);
 8000d28:	2000      	movs	r0, #0
 8000d2a:	f7ff ffab 	bl	8000c84 <rcc_set_sysclk_source>

	/* Enable external high-speed oscillator 8MHz. */
	rcc_osc_on(RCC_HSE);
 8000d2e:	2003      	movs	r0, #3
 8000d30:	f7ff ff50 	bl	8000bd4 <rcc_osc_on>
	rcc_wait_for_osc_ready(RCC_HSE);
 8000d34:	2003      	movs	r0, #3
 8000d36:	f7ff ff45 	bl	8000bc4 <rcc_wait_for_osc_ready>

	/* Enable/disable high performance mode */
	if (!clock->power_save) {
 8000d3a:	7be0      	ldrb	r0, [r4, #15]
 8000d3c:	2800      	cmp	r0, #0
 8000d3e:	d135      	bne.n	8000dac <rcc_clock_setup_hse_3v3+0x94>
		pwr_set_vos_scale(PWR_SCALE1);
	} else {
		pwr_set_vos_scale(PWR_SCALE2);
 8000d40:	f000 ff34 	bl	8001bac <pwr_set_vos_scale>

	/*
	 * Set prescalers for AHB, ADC, ABP1, ABP2.
	 * Do this before touching the PLL (TODO: why?).
	 */
	rcc_set_hpre(clock->hpre);
 8000d44:	7b20      	ldrb	r0, [r4, #12]
 8000d46:	f7ff ffbb 	bl	8000cc0 <rcc_set_hpre>
	rcc_set_ppre1(clock->ppre1);
 8000d4a:	7b60      	ldrb	r0, [r4, #13]
 8000d4c:	f7ff ffae 	bl	8000cac <rcc_set_ppre1>
	rcc_set_ppre2(clock->ppre2);
 8000d50:	7ba0      	ldrb	r0, [r4, #14]
 8000d52:	f7ff ffa1 	bl	8000c98 <rcc_set_ppre2>

	rcc_set_main_pll_hse(clock->pllm, clock->plln,
 8000d56:	79a5      	ldrb	r5, [r4, #6]
 8000d58:	8861      	ldrh	r1, [r4, #2]
 8000d5a:	7963      	ldrb	r3, [r4, #5]
 8000d5c:	7922      	ldrb	r2, [r4, #4]
 8000d5e:	7820      	ldrb	r0, [r4, #0]
 8000d60:	9500      	str	r5, [sp, #0]
 8000d62:	f7ff ffb7 	bl	8000cd4 <rcc_set_main_pll_hse>
		RCC_CR |= RCC_CR_PLLON;
 8000d66:	4a12      	ldr	r2, [pc, #72]	; (8000db0 <rcc_clock_setup_hse_3v3+0x98>)
 8000d68:	6813      	ldr	r3, [r2, #0]
 8000d6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000d6e:	6013      	str	r3, [r2, #0]
			clock->pllp, clock->pllq, clock->pllr);

	/* Enable PLL oscillator and wait for it to stabilize. */
	rcc_osc_on(RCC_PLL);
	rcc_wait_for_osc_ready(RCC_PLL);
 8000d70:	2000      	movs	r0, #0
 8000d72:	f7ff ff27 	bl	8000bc4 <rcc_wait_for_osc_ready>

	/* Configure flash settings. */
	flash_set_ws(clock->flash_config);
 8000d76:	68a0      	ldr	r0, [r4, #8]
 8000d78:	f000 f880 	bl	8000e7c <flash_set_ws>

	/* Select PLL as SYSCLK source. */
	rcc_set_sysclk_source(RCC_CFGR_SW_PLL);
 8000d7c:	2002      	movs	r0, #2
 8000d7e:	f7ff ff81 	bl	8000c84 <rcc_set_sysclk_source>
		while (((RCC_CFGR >> RCC_CFGR_SWS_SHIFT) & RCC_CFGR_SWS_MASK) !=
 8000d82:	4a0c      	ldr	r2, [pc, #48]	; (8000db4 <rcc_clock_setup_hse_3v3+0x9c>)
 8000d84:	6813      	ldr	r3, [r2, #0]
 8000d86:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8000d8a:	2b02      	cmp	r3, #2
 8000d8c:	d1fa      	bne.n	8000d84 <rcc_clock_setup_hse_3v3+0x6c>

	/* Wait for PLL clock to be selected. */
	rcc_wait_for_sysclk_status(RCC_PLL);

	/* Set the peripheral clock frequencies used. */
	rcc_ahb_frequency  = clock->ahb_frequency;
 8000d8e:	4b0a      	ldr	r3, [pc, #40]	; (8000db8 <rcc_clock_setup_hse_3v3+0xa0>)
 8000d90:	6922      	ldr	r2, [r4, #16]
 8000d92:	601a      	str	r2, [r3, #0]
	rcc_apb1_frequency = clock->apb1_frequency;
 8000d94:	4b09      	ldr	r3, [pc, #36]	; (8000dbc <rcc_clock_setup_hse_3v3+0xa4>)
 8000d96:	6962      	ldr	r2, [r4, #20]
 8000d98:	601a      	str	r2, [r3, #0]
	rcc_apb2_frequency = clock->apb2_frequency;
 8000d9a:	69a2      	ldr	r2, [r4, #24]
 8000d9c:	4b08      	ldr	r3, [pc, #32]	; (8000dc0 <rcc_clock_setup_hse_3v3+0xa8>)

	/* Disable internal high-speed oscillator. */
	rcc_osc_off(RCC_HSI);
 8000d9e:	2004      	movs	r0, #4
	rcc_apb2_frequency = clock->apb2_frequency;
 8000da0:	601a      	str	r2, [r3, #0]
}
 8000da2:	b003      	add	sp, #12
 8000da4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	rcc_osc_off(RCC_HSI);
 8000da8:	f7ff bf40 	b.w	8000c2c <rcc_osc_off>
		pwr_set_vos_scale(PWR_SCALE2);
 8000dac:	2001      	movs	r0, #1
 8000dae:	e7c7      	b.n	8000d40 <rcc_clock_setup_hse_3v3+0x28>
 8000db0:	40023800 	.word	0x40023800
 8000db4:	40023808 	.word	0x40023808
 8000db8:	2000001c 	.word	0x2000001c
 8000dbc:	20000020 	.word	0x20000020
 8000dc0:	20000024 	.word	0x20000024

08000dc4 <gpio_set>:
	     If multiple pins are to be changed, use bitwise OR '|' to separate
	     them.
*/
void gpio_set(uint32_t gpioport, uint16_t gpios)
{
	GPIO_BSRR(gpioport) = gpios;
 8000dc4:	6181      	str	r1, [r0, #24]
}
 8000dc6:	4770      	bx	lr

08000dc8 <gpio_clear>:
	     If multiple pins are to be changed, use bitwise OR '|' to separate
	     them.
*/
void  gpio_clear(uint32_t gpioport, uint16_t gpios)
{
	GPIO_BSRR(gpioport) = (gpios << 16);
 8000dc8:	0409      	lsls	r1, r1, #16
 8000dca:	6181      	str	r1, [r0, #24]
}
 8000dcc:	4770      	bx	lr

08000dce <gpio_toggle>:
	     If multiple pins are to be changed, use bitwise OR '|' to separate
	     them.
*/
void gpio_toggle(uint32_t gpioport, uint16_t gpios)
{
	uint32_t port = GPIO_ODR(gpioport);
 8000dce:	6943      	ldr	r3, [r0, #20]
	GPIO_BSRR(gpioport) = ((port & gpios) << 16) | (~port & gpios);
 8000dd0:	ea01 0203 	and.w	r2, r1, r3
 8000dd4:	ea21 0103 	bic.w	r1, r1, r3
 8000dd8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000ddc:	6181      	str	r1, [r0, #24]
}
 8000dde:	4770      	bx	lr

08000de0 <gpio_mode_setup>:
	     If multiple pins are to be set, use bitwise OR '|' to separate
	     them.
*/
void gpio_mode_setup(uint32_t gpioport, uint8_t mode, uint8_t pull_up_down,
		     uint16_t gpios)
{
 8000de0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/*
	 * We want to set the config only for the pins mentioned in gpios,
	 * but keeping the others, so read out the actual config first.
	 */
	moder = GPIO_MODER(gpioport);
 8000de4:	6805      	ldr	r5, [r0, #0]
	pupd = GPIO_PUPDR(gpioport);
 8000de6:	68c4      	ldr	r4, [r0, #12]
 8000de8:	2600      	movs	r6, #0
	for (i = 0; i < 16; i++) {
		if (!((1 << i) & gpios)) {
			continue;
		}

		moder &= ~GPIO_MODE_MASK(i);
 8000dea:	f04f 0e03 	mov.w	lr, #3
		if (!((1 << i) & gpios)) {
 8000dee:	fa43 f706 	asr.w	r7, r3, r6
 8000df2:	07ff      	lsls	r7, r7, #31
 8000df4:	d50f      	bpl.n	8000e16 <gpio_mode_setup+0x36>
 8000df6:	0077      	lsls	r7, r6, #1
		moder &= ~GPIO_MODE_MASK(i);
 8000df8:	fa0e fc07 	lsl.w	ip, lr, r7
 8000dfc:	ea6f 0c0c 	mvn.w	ip, ip
		moder |= GPIO_MODE(i, mode);
 8000e00:	fa01 f807 	lsl.w	r8, r1, r7
		moder &= ~GPIO_MODE_MASK(i);
 8000e04:	ea0c 0505 	and.w	r5, ip, r5
		pupd &= ~GPIO_PUPD_MASK(i);
 8000e08:	ea0c 0404 	and.w	r4, ip, r4
		pupd |= GPIO_PUPD(i, pull_up_down);
 8000e0c:	fa02 f707 	lsl.w	r7, r2, r7
		moder |= GPIO_MODE(i, mode);
 8000e10:	ea48 0505 	orr.w	r5, r8, r5
		pupd |= GPIO_PUPD(i, pull_up_down);
 8000e14:	433c      	orrs	r4, r7
 8000e16:	3601      	adds	r6, #1
	for (i = 0; i < 16; i++) {
 8000e18:	2e10      	cmp	r6, #16
 8000e1a:	d1e8      	bne.n	8000dee <gpio_mode_setup+0xe>
	}

	/* Set mode and pull up/down control registers. */
	GPIO_MODER(gpioport) = moder;
 8000e1c:	6005      	str	r5, [r0, #0]
	GPIO_PUPDR(gpioport) = pupd;
 8000e1e:	60c4      	str	r4, [r0, #12]
}
 8000e20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000e24 <gpio_set_af>:
@param[in] gpios Unsigned int16. Pin identifiers @ref gpio_pin_id
	     If multiple pins are to be set, use bitwise OR '|' to separate
	     them.
*/
void gpio_set_af(uint32_t gpioport, uint8_t alt_func_num, uint16_t gpios)
{
 8000e24:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint16_t i;
	uint32_t afrl, afrh;

	afrl = GPIO_AFRL(gpioport);
 8000e26:	6a07      	ldr	r7, [r0, #32]
	afrh = GPIO_AFRH(gpioport);
 8000e28:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8000e2a:	2300      	movs	r3, #0

	for (i = 0; i < 8; i++) {
		if (!((1 << i) & gpios)) {
			continue;
		}
		afrl &= ~GPIO_AFR_MASK(i);
 8000e2c:	f04f 0c0f 	mov.w	ip, #15
		if (!((1 << i) & gpios)) {
 8000e30:	fa42 f403 	asr.w	r4, r2, r3
 8000e34:	07e5      	lsls	r5, r4, #31
 8000e36:	d507      	bpl.n	8000e48 <gpio_set_af+0x24>
 8000e38:	009d      	lsls	r5, r3, #2
		afrl &= ~GPIO_AFR_MASK(i);
 8000e3a:	fa0c f405 	lsl.w	r4, ip, r5
 8000e3e:	ea27 0704 	bic.w	r7, r7, r4
		afrl |= GPIO_AFR(i, alt_func_num);
 8000e42:	fa01 f505 	lsl.w	r5, r1, r5
 8000e46:	432f      	orrs	r7, r5
 8000e48:	3301      	adds	r3, #1
	for (i = 0; i < 8; i++) {
 8000e4a:	2b08      	cmp	r3, #8
 8000e4c:	d1f0      	bne.n	8000e30 <gpio_set_af+0xc>

	for (i = 8; i < 16; i++) {
		if (!((1 << i) & gpios)) {
			continue;
		}
		afrh &= ~GPIO_AFR_MASK(i - 8);
 8000e4e:	f04f 0c0f 	mov.w	ip, #15
		if (!((1 << i) & gpios)) {
 8000e52:	fa42 f403 	asr.w	r4, r2, r3
 8000e56:	07e4      	lsls	r4, r4, #31
 8000e58:	d50a      	bpl.n	8000e70 <gpio_set_af+0x4c>
 8000e5a:	f103 4480 	add.w	r4, r3, #1073741824	; 0x40000000
 8000e5e:	3c08      	subs	r4, #8
 8000e60:	00a4      	lsls	r4, r4, #2
		afrh &= ~GPIO_AFR_MASK(i - 8);
 8000e62:	fa0c f504 	lsl.w	r5, ip, r4
 8000e66:	ea26 0605 	bic.w	r6, r6, r5
		afrh |= GPIO_AFR(i - 8, alt_func_num);
 8000e6a:	fa01 f404 	lsl.w	r4, r1, r4
 8000e6e:	4326      	orrs	r6, r4
 8000e70:	3301      	adds	r3, #1
	for (i = 8; i < 16; i++) {
 8000e72:	2b10      	cmp	r3, #16
 8000e74:	d1ed      	bne.n	8000e52 <gpio_set_af+0x2e>
	}

	GPIO_AFRL(gpioport) = afrl;
 8000e76:	6207      	str	r7, [r0, #32]
	GPIO_AFRH(gpioport) = afrh;
 8000e78:	6246      	str	r6, [r0, #36]	; 0x24
}
 8000e7a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000e7c <flash_set_ws>:
*/
void flash_set_ws(uint32_t ws)
{
	uint32_t reg32;

	reg32 = FLASH_ACR;
 8000e7c:	4a03      	ldr	r2, [pc, #12]	; (8000e8c <flash_set_ws+0x10>)
 8000e7e:	6813      	ldr	r3, [r2, #0]
	reg32 &= ~(FLASH_ACR_LATENCY_MASK);
 8000e80:	f023 0307 	bic.w	r3, r3, #7
	reg32 |= ws;
 8000e84:	4318      	orrs	r0, r3
	FLASH_ACR = reg32;
 8000e86:	6010      	str	r0, [r2, #0]
}
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop
 8000e8c:	40023c00 	.word	0x40023c00

08000e90 <exti_set_trigger>:
#       include <libopencm3/stm32/syscfg.h>
#endif

void exti_set_trigger(uint32_t extis, enum exti_trigger_type trig)
{
	switch (trig) {
 8000e90:	2901      	cmp	r1, #1
 8000e92:	d00c      	beq.n	8000eae <exti_set_trigger+0x1e>
 8000e94:	d302      	bcc.n	8000e9c <exti_set_trigger+0xc>
 8000e96:	2902      	cmp	r1, #2
 8000e98:	d011      	beq.n	8000ebe <exti_set_trigger+0x2e>
 8000e9a:	4770      	bx	lr
	case EXTI_TRIGGER_RISING:
		EXTI_RTSR |= extis;
 8000e9c:	4a0a      	ldr	r2, [pc, #40]	; (8000ec8 <exti_set_trigger+0x38>)
 8000e9e:	6813      	ldr	r3, [r2, #0]
 8000ea0:	4303      	orrs	r3, r0
 8000ea2:	6013      	str	r3, [r2, #0]
		EXTI_FTSR &= ~extis;
 8000ea4:	6853      	ldr	r3, [r2, #4]
 8000ea6:	ea23 0000 	bic.w	r0, r3, r0
		EXTI_RTSR &= ~extis;
		EXTI_FTSR |= extis;
		break;
	case EXTI_TRIGGER_BOTH:
		EXTI_RTSR |= extis;
		EXTI_FTSR |= extis;
 8000eaa:	6050      	str	r0, [r2, #4]
		break;
	}
}
 8000eac:	4770      	bx	lr
		EXTI_RTSR &= ~extis;
 8000eae:	4a06      	ldr	r2, [pc, #24]	; (8000ec8 <exti_set_trigger+0x38>)
 8000eb0:	6813      	ldr	r3, [r2, #0]
 8000eb2:	ea23 0300 	bic.w	r3, r3, r0
		EXTI_RTSR |= extis;
 8000eb6:	6013      	str	r3, [r2, #0]
		EXTI_FTSR |= extis;
 8000eb8:	6853      	ldr	r3, [r2, #4]
 8000eba:	4318      	orrs	r0, r3
 8000ebc:	e7f5      	b.n	8000eaa <exti_set_trigger+0x1a>
		EXTI_RTSR |= extis;
 8000ebe:	4a02      	ldr	r2, [pc, #8]	; (8000ec8 <exti_set_trigger+0x38>)
 8000ec0:	6813      	ldr	r3, [r2, #0]
 8000ec2:	4303      	orrs	r3, r0
 8000ec4:	e7f7      	b.n	8000eb6 <exti_set_trigger+0x26>
 8000ec6:	bf00      	nop
 8000ec8:	40013c08 	.word	0x40013c08

08000ecc <exti_enable_request>:

void exti_enable_request(uint32_t extis)
{
	/* Enable interrupts. */
	EXTI_IMR |= extis;
 8000ecc:	4a03      	ldr	r2, [pc, #12]	; (8000edc <exti_enable_request+0x10>)
 8000ece:	6813      	ldr	r3, [r2, #0]
 8000ed0:	4303      	orrs	r3, r0
 8000ed2:	6013      	str	r3, [r2, #0]

	/* Enable events. */
	EXTI_EMR |= extis;
 8000ed4:	6853      	ldr	r3, [r2, #4]
 8000ed6:	4318      	orrs	r0, r3
 8000ed8:	6050      	str	r0, [r2, #4]
}
 8000eda:	4770      	bx	lr
 8000edc:	40013c00 	.word	0x40013c00

08000ee0 <exti_reset_request>:
 * Reset the interrupt request by writing a 1 to the corresponding
 * pending bit register.
 */
void exti_reset_request(uint32_t extis)
{
	EXTI_PR = extis;
 8000ee0:	4b01      	ldr	r3, [pc, #4]	; (8000ee8 <exti_reset_request+0x8>)
 8000ee2:	6018      	str	r0, [r3, #0]
}
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	40013c14 	.word	0x40013c14

08000eec <exti_select_source>:
 * specified GPIO port.
 *
 * TODO: This could be rewritten in fewer lines of code.
 */
void exti_select_source(uint32_t exti, uint32_t gpioport)
{
 8000eec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			continue;
		}

		uint32_t bits = 0, mask = 0x0F;

		switch (gpioport) {
 8000ef0:	f8df c0b8 	ldr.w	ip, [pc, #184]	; 8000fac <exti_select_source+0xc0>
 8000ef4:	f8df e0b8 	ldr.w	lr, [pc, #184]	; 8000fb0 <exti_select_source+0xc4>
 8000ef8:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8000fb4 <exti_select_source+0xc8>
 8000efc:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 8000fb8 <exti_select_source+0xcc>
 8000f00:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8000fbc <exti_select_source+0xd0>
 8000f04:	f8df b0b8 	ldr.w	fp, [pc, #184]	; 8000fc0 <exti_select_source+0xd4>
	for (line = 0; line < 16; line++) {
 8000f08:	2200      	movs	r2, #0
		if (!(exti & (1 << line))) {
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	fa03 f402 	lsl.w	r4, r3, r2
 8000f10:	4204      	tst	r4, r0
 8000f12:	d033      	beq.n	8000f7c <exti_select_source+0x90>
		switch (gpioport) {
 8000f14:	4c21      	ldr	r4, [pc, #132]	; (8000f9c <exti_select_source+0xb0>)
 8000f16:	42a1      	cmp	r1, r4
 8000f18:	d037      	beq.n	8000f8a <exti_select_source+0x9e>
 8000f1a:	d80d      	bhi.n	8000f38 <exti_select_source+0x4c>
 8000f1c:	4549      	cmp	r1, r9
 8000f1e:	d01d      	beq.n	8000f5c <exti_select_source+0x70>
 8000f20:	d803      	bhi.n	8000f2a <exti_select_source+0x3e>
 8000f22:	4559      	cmp	r1, fp
 8000f24:	d01b      	beq.n	8000f5e <exti_select_source+0x72>
		uint32_t bits = 0, mask = 0x0F;
 8000f26:	2300      	movs	r3, #0
 8000f28:	e019      	b.n	8000f5e <exti_select_source+0x72>
		switch (gpioport) {
 8000f2a:	4b1d      	ldr	r3, [pc, #116]	; (8000fa0 <exti_select_source+0xb4>)
 8000f2c:	4299      	cmp	r1, r3
 8000f2e:	d02a      	beq.n	8000f86 <exti_select_source+0x9a>
 8000f30:	4551      	cmp	r1, sl
 8000f32:	d1f8      	bne.n	8000f26 <exti_select_source+0x3a>
		case GPIOD:
			bits = 3;
			break;
#if defined(GPIOE) && defined(GPIO_PORT_E_BASE)
		case GPIOE:
			bits = 4;
 8000f34:	2304      	movs	r3, #4
			break;
 8000f36:	e012      	b.n	8000f5e <exti_select_source+0x72>
		switch (gpioport) {
 8000f38:	4b1a      	ldr	r3, [pc, #104]	; (8000fa4 <exti_select_source+0xb8>)
 8000f3a:	4299      	cmp	r1, r3
 8000f3c:	d029      	beq.n	8000f92 <exti_select_source+0xa6>
 8000f3e:	d807      	bhi.n	8000f50 <exti_select_source+0x64>
 8000f40:	4541      	cmp	r1, r8
 8000f42:	d024      	beq.n	8000f8e <exti_select_source+0xa2>
 8000f44:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8000f48:	4299      	cmp	r1, r3
 8000f4a:	d1ec      	bne.n	8000f26 <exti_select_source+0x3a>
			bits = 6;
			break;
#endif
#if defined(GPIOH) && defined(GPIO_PORT_H_BASE)
		case GPIOH:
			bits = 7;
 8000f4c:	2307      	movs	r3, #7
			break;
 8000f4e:	e006      	b.n	8000f5e <exti_select_source+0x72>
		switch (gpioport) {
 8000f50:	4561      	cmp	r1, ip
 8000f52:	d020      	beq.n	8000f96 <exti_select_source+0xaa>
 8000f54:	4571      	cmp	r1, lr
 8000f56:	d1e6      	bne.n	8000f26 <exti_select_source+0x3a>
			bits = 9;
			break;
#endif
#if defined(GPIOK) && defined(GPIO_PORT_K_BASE)
		case GPIOK:
			bits = 10;
 8000f58:	230a      	movs	r3, #10
			break;
 8000f5a:	e000      	b.n	8000f5e <exti_select_source+0x72>
			bits = 2;
 8000f5c:	2302      	movs	r3, #2
		mask <<= shift;

#if defined(AFIO_BASE)
		AFIO_EXTICR(reg) = (AFIO_EXTICR(reg) & ~mask) | bits;
#else
		SYSCFG_EXTICR(reg) = (SYSCFG_EXTICR(reg) & ~mask) | bits;
 8000f5e:	4c12      	ldr	r4, [pc, #72]	; (8000fa8 <exti_select_source+0xbc>)
 8000f60:	eb04 0592 	add.w	r5, r4, r2, lsr #2
 8000f64:	00ad      	lsls	r5, r5, #2
		uint8_t shift = (uint8_t)(4 * (line % 4));
 8000f66:	f002 0603 	and.w	r6, r2, #3
		bits <<= shift;
 8000f6a:	00b6      	lsls	r6, r6, #2
		SYSCFG_EXTICR(reg) = (SYSCFG_EXTICR(reg) & ~mask) | bits;
 8000f6c:	682c      	ldr	r4, [r5, #0]
		mask <<= shift;
 8000f6e:	270f      	movs	r7, #15
 8000f70:	40b7      	lsls	r7, r6
		SYSCFG_EXTICR(reg) = (SYSCFG_EXTICR(reg) & ~mask) | bits;
 8000f72:	ea24 0407 	bic.w	r4, r4, r7
		bits <<= shift;
 8000f76:	40b3      	lsls	r3, r6
		SYSCFG_EXTICR(reg) = (SYSCFG_EXTICR(reg) & ~mask) | bits;
 8000f78:	431c      	orrs	r4, r3
 8000f7a:	602c      	str	r4, [r5, #0]
	for (line = 0; line < 16; line++) {
 8000f7c:	3201      	adds	r2, #1
 8000f7e:	2a10      	cmp	r2, #16
 8000f80:	d1c3      	bne.n	8000f0a <exti_select_source+0x1e>
#endif
	};
}
 8000f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			bits = 3;
 8000f86:	2303      	movs	r3, #3
			break;
 8000f88:	e7e9      	b.n	8000f5e <exti_select_source+0x72>
			bits = 5;
 8000f8a:	2305      	movs	r3, #5
			break;
 8000f8c:	e7e7      	b.n	8000f5e <exti_select_source+0x72>
			bits = 6;
 8000f8e:	2306      	movs	r3, #6
			break;
 8000f90:	e7e5      	b.n	8000f5e <exti_select_source+0x72>
			bits = 8;
 8000f92:	2308      	movs	r3, #8
			break;
 8000f94:	e7e3      	b.n	8000f5e <exti_select_source+0x72>
			bits = 9;
 8000f96:	2309      	movs	r3, #9
			break;
 8000f98:	e7e1      	b.n	8000f5e <exti_select_source+0x72>
 8000f9a:	bf00      	nop
 8000f9c:	40021400 	.word	0x40021400
 8000fa0:	40020c00 	.word	0x40020c00
 8000fa4:	40022000 	.word	0x40022000
 8000fa8:	10004e02 	.word	0x10004e02
 8000fac:	40022400 	.word	0x40022400
 8000fb0:	40022800 	.word	0x40022800
 8000fb4:	40021800 	.word	0x40021800
 8000fb8:	40020800 	.word	0x40020800
 8000fbc:	40021000 	.word	0x40021000
 8000fc0:	40020400 	.word	0x40020400

08000fc4 <rcc_periph_clock_enable>:
 * For available constants, see #rcc_periph_clken (RCC_UART1 for example)
 */

void rcc_periph_clock_enable(enum rcc_periph_clken clken)
{
	_RCC_REG(clken) |= _RCC_BIT(clken);
 8000fc4:	0943      	lsrs	r3, r0, #5
 8000fc6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000fca:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8000fce:	f000 021f 	and.w	r2, r0, #31
 8000fd2:	6819      	ldr	r1, [r3, #0]
 8000fd4:	2001      	movs	r0, #1
 8000fd6:	4090      	lsls	r0, r2
 8000fd8:	4308      	orrs	r0, r1
 8000fda:	6018      	str	r0, [r3, #0]
}
 8000fdc:	4770      	bx	lr

08000fde <rcc_periph_reset_pulse>:
 * For available constants, see #rcc_periph_rst (RST_UART1 for example)
 */

void rcc_periph_reset_pulse(enum rcc_periph_rst rst)
{
	_RCC_REG(rst) |= _RCC_BIT(rst);
 8000fde:	0943      	lsrs	r3, r0, #5
 8000fe0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000fe4:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8000fe8:	f000 021f 	and.w	r2, r0, #31
 8000fec:	6819      	ldr	r1, [r3, #0]
 8000fee:	2001      	movs	r0, #1
 8000ff0:	4090      	lsls	r0, r2
 8000ff2:	4301      	orrs	r1, r0
 8000ff4:	6019      	str	r1, [r3, #0]
	_RCC_REG(rst) &= ~_RCC_BIT(rst);
 8000ff6:	681a      	ldr	r2, [r3, #0]
 8000ff8:	ea22 0000 	bic.w	r0, r2, r0
 8000ffc:	6018      	str	r0, [r3, #0]
}
 8000ffe:	4770      	bx	lr

08001000 <spi_reset>:
@param[in] spi_peripheral Unsigned int32. SPI peripheral identifier @ref
spi_reg_base.
*/

void spi_reset(uint32_t spi_peripheral)
{	switch (spi_peripheral) {
 8001000:	4b15      	ldr	r3, [pc, #84]	; (8001058 <spi_reset+0x58>)
 8001002:	4298      	cmp	r0, r3
 8001004:	d017      	beq.n	8001036 <spi_reset+0x36>
 8001006:	d808      	bhi.n	800101a <spi_reset+0x1a>
 8001008:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
 800100c:	4298      	cmp	r0, r3
 800100e:	d016      	beq.n	800103e <spi_reset+0x3e>
 8001010:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001014:	4298      	cmp	r0, r3
 8001016:	d015      	beq.n	8001044 <spi_reset+0x44>
 8001018:	4770      	bx	lr
 800101a:	4b10      	ldr	r3, [pc, #64]	; (800105c <spi_reset+0x5c>)
 800101c:	4298      	cmp	r0, r3
 800101e:	d014      	beq.n	800104a <spi_reset+0x4a>
 8001020:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001024:	4298      	cmp	r0, r3
 8001026:	d013      	beq.n	8001050 <spi_reset+0x50>
 8001028:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 800102c:	4298      	cmp	r0, r3
 800102e:	d112      	bne.n	8001056 <spi_reset+0x56>
		rcc_periph_reset_pulse(RST_SPI3);
		break;
#endif
#if defined(SPI4_BASE)
	case SPI4_BASE:
		rcc_periph_reset_pulse(RST_SPI4);
 8001030:	f240 408d 	movw	r0, #1165	; 0x48d
 8001034:	e001      	b.n	800103a <spi_reset+0x3a>
		rcc_periph_reset_pulse(RST_SPI1);
 8001036:	f240 408c 	movw	r0, #1164	; 0x48c
		rcc_periph_reset_pulse(RST_SPI5);
		break;
#endif
#if defined(SPI6_BASE)
	case SPI6_BASE:
		rcc_periph_reset_pulse(RST_SPI6);
 800103a:	f7ff bfd0 	b.w	8000fde <rcc_periph_reset_pulse>
		rcc_periph_reset_pulse(RST_SPI2);
 800103e:	f240 400e 	movw	r0, #1038	; 0x40e
 8001042:	e7fa      	b.n	800103a <spi_reset+0x3a>
		rcc_periph_reset_pulse(RST_SPI3);
 8001044:	f240 400f 	movw	r0, #1039	; 0x40f
 8001048:	e7f7      	b.n	800103a <spi_reset+0x3a>
		rcc_periph_reset_pulse(RST_SPI5);
 800104a:	f240 4094 	movw	r0, #1172	; 0x494
 800104e:	e7f4      	b.n	800103a <spi_reset+0x3a>
		rcc_periph_reset_pulse(RST_SPI6);
 8001050:	f240 4095 	movw	r0, #1173	; 0x495
 8001054:	e7f1      	b.n	800103a <spi_reset+0x3a>
		break;
#endif
	default:
		break;
	}
}
 8001056:	4770      	bx	lr
 8001058:	40013000 	.word	0x40013000
 800105c:	40015000 	.word	0x40015000

08001060 <spi_enable>:
@param[in] spi Unsigned int32. SPI peripheral identifier @ref spi_reg_base.
*/

void spi_enable(uint32_t spi)
{
	SPI_CR1(spi) |= SPI_CR1_SPE; /* Enable SPI. */
 8001060:	6803      	ldr	r3, [r0, #0]
 8001062:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001066:	6003      	str	r3, [r0, #0]
}
 8001068:	4770      	bx	lr

0800106a <spi_xfer>:
*/

void spi_write(uint32_t spi, uint16_t data)
{
	/* Write data (8 or 16 bits, depending on DFF) into DR. */
	SPI_DR(spi) = data;
 800106a:	60c1      	str	r1, [r0, #12]
uint16_t spi_xfer(uint32_t spi, uint16_t data)
{
	spi_write(spi, data);

	/* Wait for transfer finished. */
	while (!(SPI_SR(spi) & SPI_SR_RXNE));
 800106c:	6883      	ldr	r3, [r0, #8]
 800106e:	07db      	lsls	r3, r3, #31
 8001070:	d5fc      	bpl.n	800106c <spi_xfer+0x2>

	/* Read the data (8 or 16 bits, depending on DFF bit) from DR. */
	return SPI_DR(spi);
 8001072:	68c0      	ldr	r0, [r0, #12]
}
 8001074:	b280      	uxth	r0, r0
 8001076:	4770      	bx	lr

08001078 <spi_set_unidirectional_mode>:
@param[in] spi Unsigned int32. SPI peripheral identifier @ref spi_reg_base.
*/

void spi_set_unidirectional_mode(uint32_t spi)
{
	SPI_CR1(spi) &= ~SPI_CR1_BIDIMODE;
 8001078:	6803      	ldr	r3, [r0, #0]
 800107a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800107e:	6003      	str	r3, [r0, #0]
}
 8001080:	4770      	bx	lr

08001082 <spi_set_full_duplex_mode>:
@param[in] spi Unsigned int32. SPI peripheral identifier @ref spi_reg_base.
*/

void spi_set_full_duplex_mode(uint32_t spi)
{
	SPI_CR1(spi) &= ~SPI_CR1_RXONLY;
 8001082:	6803      	ldr	r3, [r0, #0]
 8001084:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001088:	6003      	str	r3, [r0, #0]
}
 800108a:	4770      	bx	lr

0800108c <spi_enable_software_slave_management>:
@param[in] spi Unsigned int32. SPI peripheral identifier @ref spi_reg_base.
*/

void spi_enable_software_slave_management(uint32_t spi)
{
	SPI_CR1(spi) |= SPI_CR1_SSM;
 800108c:	6803      	ldr	r3, [r0, #0]
 800108e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001092:	6003      	str	r3, [r0, #0]
	/* allow slave select to be an input */
	SPI_CR2(spi) &= ~SPI_CR2_SSOE;
 8001094:	6843      	ldr	r3, [r0, #4]
 8001096:	f023 0304 	bic.w	r3, r3, #4
 800109a:	6043      	str	r3, [r0, #4]
}
 800109c:	4770      	bx	lr

0800109e <spi_set_nss_high>:
@param[in] spi Unsigned int32. SPI peripheral identifier @ref spi_reg_base.
*/

void spi_set_nss_high(uint32_t spi)
{
	SPI_CR1(spi) |= SPI_CR1_SSI;
 800109e:	6803      	ldr	r3, [r0, #0]
 80010a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010a4:	6003      	str	r3, [r0, #0]
}
 80010a6:	4770      	bx	lr

080010a8 <spi_send_msb_first>:
@param[in] spi Unsigned int32. SPI peripheral identifier @ref spi_reg_base.
*/

void spi_send_msb_first(uint32_t spi)
{
	SPI_CR1(spi) &= ~SPI_CR1_LSBFIRST;
 80010a8:	6803      	ldr	r3, [r0, #0]
 80010aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010ae:	6003      	str	r3, [r0, #0]
}
 80010b0:	4770      	bx	lr

080010b2 <spi_set_baudrate_prescaler>:

void spi_set_baudrate_prescaler(uint32_t spi, uint8_t baudrate)
{
	uint32_t reg32;

	if (baudrate > 7) {
 80010b2:	2907      	cmp	r1, #7
 80010b4:	d807      	bhi.n	80010c6 <spi_set_baudrate_prescaler+0x14>
		return;
	}

	reg32 = (SPI_CR1(spi) & 0xffc7); /* Clear bits [5:3]. */
 80010b6:	6803      	ldr	r3, [r0, #0]
 80010b8:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80010bc:	041b      	lsls	r3, r3, #16
 80010be:	0c1b      	lsrs	r3, r3, #16
	reg32 |= (baudrate << 3);
 80010c0:	ea43 01c1 	orr.w	r1, r3, r1, lsl #3
	SPI_CR1(spi) = reg32;
 80010c4:	6001      	str	r1, [r0, #0]
}
 80010c6:	4770      	bx	lr

080010c8 <spi_set_master_mode>:
@param[in] spi Unsigned int32. SPI peripheral identifier @ref spi_reg_base.
*/

void spi_set_master_mode(uint32_t spi)
{
	SPI_CR1(spi) |= SPI_CR1_MSTR;
 80010c8:	6803      	ldr	r3, [r0, #0]
 80010ca:	f043 0304 	orr.w	r3, r3, #4
 80010ce:	6003      	str	r3, [r0, #0]
}
 80010d0:	4770      	bx	lr

080010d2 <spi_set_clock_polarity_1>:
@sa spi_set_clock_polarity_0
*/

void spi_set_clock_polarity_1(uint32_t spi)
{
	SPI_CR1(spi) |= SPI_CR1_CPOL;
 80010d2:	6803      	ldr	r3, [r0, #0]
 80010d4:	f043 0302 	orr.w	r3, r3, #2
 80010d8:	6003      	str	r3, [r0, #0]
}
 80010da:	4770      	bx	lr

080010dc <spi_set_clock_phase_1>:
@sa spi_set_clock_phase_0
*/

void spi_set_clock_phase_1(uint32_t spi)
{
	SPI_CR1(spi) |= SPI_CR1_CPHA;
 80010dc:	6803      	ldr	r3, [r0, #0]
 80010de:	f043 0301 	orr.w	r3, r3, #1
 80010e2:	6003      	str	r3, [r0, #0]
}
 80010e4:	4770      	bx	lr

080010e6 <spi_set_dff_8bit>:
@param[in] spi Unsigned int32. SPI peripheral identifier @ref spi_reg_base.
*/

void spi_set_dff_8bit(uint32_t spi)
{
	SPI_CR1(spi) &= ~SPI_CR1_DFF;
 80010e6:	6803      	ldr	r3, [r0, #0]
 80010e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80010ec:	6003      	str	r3, [r0, #0]
}
 80010ee:	4770      	bx	lr

080010f0 <usbd_init>:
usbd_device *usbd_init(const usbd_driver *driver,
		       const struct usb_device_descriptor *dev,
		       const struct usb_config_descriptor *conf,
		       const char **strings, int num_strings,
		       uint8_t *control_buffer, uint16_t control_buffer_size)
{
 80010f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010f4:	461e      	mov	r6, r3
	usbd_device *usbd_dev;

	usbd_dev = driver->init();
 80010f6:	6803      	ldr	r3, [r0, #0]
{
 80010f8:	4605      	mov	r5, r0
 80010fa:	4688      	mov	r8, r1
 80010fc:	4617      	mov	r7, r2
	usbd_dev = driver->init();
 80010fe:	4798      	blx	r3

	usbd_dev->driver = driver;
	usbd_dev->desc = dev;
	usbd_dev->config = conf;
	usbd_dev->strings = strings;
	usbd_dev->num_strings = num_strings;
 8001100:	9b06      	ldr	r3, [sp, #24]
 8001102:	60c3      	str	r3, [r0, #12]
	usbd_dev->ctrl_buf = control_buffer;
 8001104:	9b07      	ldr	r3, [sp, #28]
 8001106:	6103      	str	r3, [r0, #16]
	usbd_dev->ctrl_buf_len = control_buffer_size;
 8001108:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800110c:	8283      	strh	r3, [r0, #20]

	usbd_dev->user_callback_ctr[0][USB_TRANSACTION_SETUP] =
 800110e:	4b09      	ldr	r3, [pc, #36]	; (8001134 <usbd_init+0x44>)
 8001110:	6703      	str	r3, [r0, #112]	; 0x70
	    _usbd_control_setup;
	usbd_dev->user_callback_ctr[0][USB_TRANSACTION_OUT] =
 8001112:	4b09      	ldr	r3, [pc, #36]	; (8001138 <usbd_init+0x48>)
 8001114:	66c3      	str	r3, [r0, #108]	; 0x6c
	    _usbd_control_out;
	usbd_dev->user_callback_ctr[0][USB_TRANSACTION_IN] =
 8001116:	4b09      	ldr	r3, [pc, #36]	; (800113c <usbd_init+0x4c>)
 8001118:	6683      	str	r3, [r0, #104]	; 0x68
	    _usbd_control_in;

	int i;
	for (i = 0; i < MAX_USER_SET_CONFIG_CALLBACK; i++) {
		usbd_dev->user_callback_set_config[i] = NULL;
 800111a:	2300      	movs	r3, #0
	usbd_dev->driver = driver;
 800111c:	f8c0 50dc 	str.w	r5, [r0, #220]	; 0xdc
	usbd_dev->config = conf;
 8001120:	e9c0 8700 	strd	r8, r7, [r0]
	usbd_dev->strings = strings;
 8001124:	6086      	str	r6, [r0, #8]
		usbd_dev->user_callback_set_config[i] = NULL;
 8001126:	e9c0 3332 	strd	r3, r3, [r0, #200]	; 0xc8
 800112a:	e9c0 3334 	strd	r3, r3, [r0, #208]	; 0xd0
	}

	return usbd_dev;
}
 800112e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001132:	bf00      	nop
 8001134:	080018a9 	.word	0x080018a9
 8001138:	08001903 	.word	0x08001903
 800113c:	08001985 	.word	0x08001985

08001140 <usbd_poll>:
}

/* Functions to wrap the low-level driver */
void usbd_poll(usbd_device *usbd_dev)
{
	usbd_dev->driver->poll(usbd_dev);
 8001140:	f8d0 30dc 	ldr.w	r3, [r0, #220]	; 0xdc
 8001144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001146:	4718      	bx	r3

08001148 <usbd_ep_setup>:
	}
}

void usbd_ep_setup(usbd_device *usbd_dev, uint8_t addr, uint8_t type,
		   uint16_t max_size, usbd_endpoint_callback callback)
{
 8001148:	b410      	push	{r4}
	usbd_dev->driver->ep_setup(usbd_dev, addr, type, max_size, callback);
 800114a:	f8d0 40dc 	ldr.w	r4, [r0, #220]	; 0xdc
 800114e:	68a4      	ldr	r4, [r4, #8]
 8001150:	46a4      	mov	ip, r4
}
 8001152:	f85d 4b04 	ldr.w	r4, [sp], #4
	usbd_dev->driver->ep_setup(usbd_dev, addr, type, max_size, callback);
 8001156:	4760      	bx	ip

08001158 <_usbd_reset>:
{
 8001158:	b537      	push	{r0, r1, r2, r4, r5, lr}
	usbd_ep_setup(usbd_dev, 0, USB_ENDPOINT_ATTR_CONTROL, usbd_dev->desc->bMaxPacketSize0, NULL);
 800115a:	6803      	ldr	r3, [r0, #0]
	usbd_dev->current_address = 0;
 800115c:	2500      	movs	r5, #0
{
 800115e:	4604      	mov	r4, r0
	usbd_dev->current_address = 0;
 8001160:	82c5      	strh	r5, [r0, #22]
	usbd_ep_setup(usbd_dev, 0, USB_ENDPOINT_ATTR_CONTROL, usbd_dev->desc->bMaxPacketSize0, NULL);
 8001162:	79db      	ldrb	r3, [r3, #7]
 8001164:	9500      	str	r5, [sp, #0]
 8001166:	462a      	mov	r2, r5
 8001168:	4629      	mov	r1, r5
 800116a:	f7ff ffed 	bl	8001148 <usbd_ep_setup>
	usbd_dev->driver->set_address(usbd_dev, 0);
 800116e:	f8d4 30dc 	ldr.w	r3, [r4, #220]	; 0xdc
 8001172:	4629      	mov	r1, r5
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	4620      	mov	r0, r4
 8001178:	4798      	blx	r3
	if (usbd_dev->user_callback_reset) {
 800117a:	69e3      	ldr	r3, [r4, #28]
 800117c:	b11b      	cbz	r3, 8001186 <_usbd_reset+0x2e>
}
 800117e:	b003      	add	sp, #12
 8001180:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		usbd_dev->user_callback_reset();
 8001184:	4718      	bx	r3
}
 8001186:	b003      	add	sp, #12
 8001188:	bd30      	pop	{r4, r5, pc}

0800118a <usbd_ep_write_packet>:

uint16_t usbd_ep_write_packet(usbd_device *usbd_dev, uint8_t addr,
			 const void *buf, uint16_t len)
{
 800118a:	b410      	push	{r4}
	return usbd_dev->driver->ep_write_packet(usbd_dev, addr, buf, len);
 800118c:	f8d0 40dc 	ldr.w	r4, [r0, #220]	; 0xdc
 8001190:	69e4      	ldr	r4, [r4, #28]
 8001192:	46a4      	mov	ip, r4
}
 8001194:	f85d 4b04 	ldr.w	r4, [sp], #4
	return usbd_dev->driver->ep_write_packet(usbd_dev, addr, buf, len);
 8001198:	4760      	bx	ip

0800119a <usbd_ep_read_packet>:

uint16_t usbd_ep_read_packet(usbd_device *usbd_dev, uint8_t addr, void *buf,
			     uint16_t len)
{
 800119a:	b410      	push	{r4}
	return usbd_dev->driver->ep_read_packet(usbd_dev, addr, buf, len);
 800119c:	f8d0 40dc 	ldr.w	r4, [r0, #220]	; 0xdc
 80011a0:	6a24      	ldr	r4, [r4, #32]
 80011a2:	46a4      	mov	ip, r4
}
 80011a4:	f85d 4b04 	ldr.w	r4, [sp], #4
	return usbd_dev->driver->ep_read_packet(usbd_dev, addr, buf, len);
 80011a8:	4760      	bx	ip

080011aa <usbd_ep_stall_set>:

void usbd_ep_stall_set(usbd_device *usbd_dev, uint8_t addr, uint8_t stall)
{
	usbd_dev->driver->ep_stall_set(usbd_dev, addr, stall);
 80011aa:	f8d0 30dc 	ldr.w	r3, [r0, #220]	; 0xdc
 80011ae:	691b      	ldr	r3, [r3, #16]
 80011b0:	4718      	bx	r3

080011b2 <usbd_ep_stall_get>:
}

uint8_t usbd_ep_stall_get(usbd_device *usbd_dev, uint8_t addr)
{
	return usbd_dev->driver->ep_stall_get(usbd_dev, addr);
 80011b2:	f8d0 30dc 	ldr.w	r3, [r0, #220]	; 0xdc
 80011b6:	699b      	ldr	r3, [r3, #24]
 80011b8:	4718      	bx	r3

080011ba <usb_standard_set_configuration>:

static enum usbd_request_return_codes
usb_standard_set_configuration(usbd_device *usbd_dev,
			       struct usb_setup_data *req,
			       uint8_t **buf, uint16_t *len)
{
 80011ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011bc:	460d      	mov	r5, r1

	(void)req;
	(void)buf;
	(void)len;

	if (req->wValue > 0) {
 80011be:	8849      	ldrh	r1, [r1, #2]
{
 80011c0:	4604      	mov	r4, r0
	if (req->wValue > 0) {
 80011c2:	b179      	cbz	r1, 80011e4 <usb_standard_set_configuration+0x2a>
		for (i = 0; i < usbd_dev->desc->bNumConfigurations; i++) {
 80011c4:	6803      	ldr	r3, [r0, #0]
			if (req->wValue
			    == usbd_dev->config[i].bConfigurationValue) {
 80011c6:	260d      	movs	r6, #13
		for (i = 0; i < usbd_dev->desc->bNumConfigurations; i++) {
 80011c8:	7c58      	ldrb	r0, [r3, #17]
 80011ca:	2300      	movs	r3, #0
 80011cc:	4298      	cmp	r0, r3
 80011ce:	d801      	bhi.n	80011d4 <usb_standard_set_configuration+0x1a>
				found_index = i;
				break;
			}
		}
		if (found_index < 0) {
			return USBD_REQ_NOTSUPP;
 80011d0:	2000      	movs	r0, #0
			}
		}
	}

	return USBD_REQ_HANDLED;
}
 80011d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			    == usbd_dev->config[i].bConfigurationValue) {
 80011d4:	6862      	ldr	r2, [r4, #4]
 80011d6:	fb06 2203 	mla	r2, r6, r3, r2
			if (req->wValue
 80011da:	7952      	ldrb	r2, [r2, #5]
 80011dc:	428a      	cmp	r2, r1
 80011de:	d003      	beq.n	80011e8 <usb_standard_set_configuration+0x2e>
		for (i = 0; i < usbd_dev->desc->bNumConfigurations; i++) {
 80011e0:	3301      	adds	r3, #1
 80011e2:	e7f3      	b.n	80011cc <usb_standard_set_configuration+0x12>
	int found_index = -1;
 80011e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	usbd_dev->current_config = found_index + 1;
 80011e8:	3301      	adds	r3, #1
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	75e3      	strb	r3, [r4, #23]
	if (usbd_dev->current_config > 0) {
 80011ee:	b94b      	cbnz	r3, 8001204 <usb_standard_set_configuration+0x4a>
	usbd_dev->driver->ep_reset(usbd_dev);
 80011f0:	f8d4 30dc 	ldr.w	r3, [r4, #220]	; 0xdc
 80011f4:	4620      	mov	r0, r4
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	4798      	blx	r3
	if (usbd_dev->user_callback_set_config[0]) {
 80011fa:	f8d4 30c8 	ldr.w	r3, [r4, #200]	; 0xc8
 80011fe:	b9ab      	cbnz	r3, 800122c <usb_standard_set_configuration+0x72>
	return USBD_REQ_HANDLED;
 8001200:	2001      	movs	r0, #1
 8001202:	e7e6      	b.n	80011d2 <usb_standard_set_configuration+0x18>
		cfg = &usbd_dev->config[usbd_dev->current_config - 1];
 8001204:	220d      	movs	r2, #13
 8001206:	f06f 010c 	mvn.w	r1, #12
 800120a:	fb12 1203 	smlabb	r2, r2, r3, r1
 800120e:	6863      	ldr	r3, [r4, #4]
 8001210:	4413      	add	r3, r2
		for (i = 0; i < cfg->bNumInterfaces; i++) {
 8001212:	2200      	movs	r2, #0
				*cfg->interface[i].cur_altsetting = 0;
 8001214:	4610      	mov	r0, r2
		for (i = 0; i < cfg->bNumInterfaces; i++) {
 8001216:	7919      	ldrb	r1, [r3, #4]
 8001218:	4291      	cmp	r1, r2
 800121a:	d9e9      	bls.n	80011f0 <usb_standard_set_configuration+0x36>
			if (cfg->interface[i].cur_altsetting) {
 800121c:	f8d3 1009 	ldr.w	r1, [r3, #9]
 8001220:	0116      	lsls	r6, r2, #4
 8001222:	5871      	ldr	r1, [r6, r1]
 8001224:	b101      	cbz	r1, 8001228 <usb_standard_set_configuration+0x6e>
				*cfg->interface[i].cur_altsetting = 0;
 8001226:	7008      	strb	r0, [r1, #0]
		for (i = 0; i < cfg->bNumInterfaces; i++) {
 8001228:	3201      	adds	r2, #1
 800122a:	e7f4      	b.n	8001216 <usb_standard_set_configuration+0x5c>
			usbd_dev->user_control_callback[i].cb = NULL;
 800122c:	2300      	movs	r3, #0
 800122e:	64a3      	str	r3, [r4, #72]	; 0x48
 8001230:	6523      	str	r3, [r4, #80]	; 0x50
 8001232:	65a3      	str	r3, [r4, #88]	; 0x58
 8001234:	6623      	str	r3, [r4, #96]	; 0x60
 8001236:	f104 06c8 	add.w	r6, r4, #200	; 0xc8
 800123a:	f104 07d8 	add.w	r7, r4, #216	; 0xd8
			if (usbd_dev->user_callback_set_config[i]) {
 800123e:	f856 3b04 	ldr.w	r3, [r6], #4
 8001242:	b113      	cbz	r3, 800124a <usb_standard_set_configuration+0x90>
				usbd_dev->user_callback_set_config[i](usbd_dev,
 8001244:	8869      	ldrh	r1, [r5, #2]
 8001246:	4620      	mov	r0, r4
 8001248:	4798      	blx	r3
		for (i = 0; i < MAX_USER_SET_CONFIG_CALLBACK; i++) {
 800124a:	42b7      	cmp	r7, r6
 800124c:	d1f7      	bne.n	800123e <usb_standard_set_configuration+0x84>
 800124e:	e7d7      	b.n	8001200 <usb_standard_set_configuration+0x46>

08001250 <usb_standard_get_configuration>:
			       struct usb_setup_data *req,
			       uint8_t **buf, uint16_t *len)
{
	(void)req;

	if (*len > 1) {
 8001250:	8819      	ldrh	r1, [r3, #0]
 8001252:	6812      	ldr	r2, [r2, #0]
 8001254:	2901      	cmp	r1, #1
		*len = 1;
 8001256:	bf84      	itt	hi
 8001258:	2101      	movhi	r1, #1
 800125a:	8019      	strhhi	r1, [r3, #0]
	}
	if (usbd_dev->current_config > 0) {
 800125c:	7dc3      	ldrb	r3, [r0, #23]
 800125e:	b12b      	cbz	r3, 800126c <usb_standard_get_configuration+0x1c>
		const struct usb_config_descriptor *cfg =
			&usbd_dev->config[usbd_dev->current_config - 1];
		(*buf)[0] = cfg->bConfigurationValue;
 8001260:	6841      	ldr	r1, [r0, #4]
 8001262:	200d      	movs	r0, #13
 8001264:	fb00 1303 	mla	r3, r0, r3, r1
 8001268:	f813 3c08 	ldrb.w	r3, [r3, #-8]
	} else {
		(*buf)[0] = 0;
 800126c:	7013      	strb	r3, [r2, #0]
	}

	return USBD_REQ_HANDLED;
}
 800126e:	2001      	movs	r0, #1
 8001270:	4770      	bx	lr

08001272 <usb_standard_get_interface>:

static enum usbd_request_return_codes
usb_standard_get_interface(usbd_device *usbd_dev,
			   struct usb_setup_data *req,
			   uint8_t **buf, uint16_t *len)
{
 8001272:	b570      	push	{r4, r5, r6, lr}
	uint8_t *cur_altsetting;
	const struct usb_config_descriptor *cfx =
		&usbd_dev->config[usbd_dev->current_config - 1];
 8001274:	7dc6      	ldrb	r6, [r0, #23]
	const struct usb_config_descriptor *cfx =
 8001276:	6840      	ldr	r0, [r0, #4]
		&usbd_dev->config[usbd_dev->current_config - 1];
 8001278:	f06f 050c 	mvn.w	r5, #12
 800127c:	240d      	movs	r4, #13
 800127e:	fb14 5406 	smlabb	r4, r4, r6, r5
	const struct usb_config_descriptor *cfx =
 8001282:	4420      	add	r0, r4

	if (req->wIndex >= cfx->bNumInterfaces) {
 8001284:	888d      	ldrh	r5, [r1, #4]
 8001286:	7904      	ldrb	r4, [r0, #4]
 8001288:	42a5      	cmp	r5, r4
 800128a:	d20c      	bcs.n	80012a6 <usb_standard_get_interface+0x34>
		return USBD_REQ_NOTSUPP;
	}

	*len = 1;
 800128c:	2401      	movs	r4, #1
 800128e:	801c      	strh	r4, [r3, #0]
	cur_altsetting = cfx->interface[req->wIndex].cur_altsetting;
 8001290:	888b      	ldrh	r3, [r1, #4]
 8001292:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8001296:	011b      	lsls	r3, r3, #4
 8001298:	581b      	ldr	r3, [r3, r0]
	(*buf)[0] = (cur_altsetting) ? *cur_altsetting : 0;
 800129a:	b103      	cbz	r3, 800129e <usb_standard_get_interface+0x2c>
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	6812      	ldr	r2, [r2, #0]

	return USBD_REQ_HANDLED;
 80012a0:	2001      	movs	r0, #1
	(*buf)[0] = (cur_altsetting) ? *cur_altsetting : 0;
 80012a2:	7013      	strb	r3, [r2, #0]
}
 80012a4:	bd70      	pop	{r4, r5, r6, pc}
		return USBD_REQ_NOTSUPP;
 80012a6:	2000      	movs	r0, #0
 80012a8:	e7fc      	b.n	80012a4 <usb_standard_get_interface+0x32>

080012aa <usb_standard_device_get_status>:
	(void)usbd_dev;
	(void)req;

	/* bit 0: self powered */
	/* bit 1: remote wakeup */
	if (*len > 2) {
 80012aa:	8819      	ldrh	r1, [r3, #0]
 80012ac:	2902      	cmp	r1, #2
		*len = 2;
 80012ae:	bf84      	itt	hi
 80012b0:	2102      	movhi	r1, #2
 80012b2:	8019      	strhhi	r1, [r3, #0]
	}
	(*buf)[0] = 0;
 80012b4:	6811      	ldr	r1, [r2, #0]
 80012b6:	2300      	movs	r3, #0
 80012b8:	700b      	strb	r3, [r1, #0]
	(*buf)[1] = 0;
 80012ba:	6812      	ldr	r2, [r2, #0]

	return USBD_REQ_HANDLED;
}
 80012bc:	2001      	movs	r0, #1
	(*buf)[1] = 0;
 80012be:	7053      	strb	r3, [r2, #1]
}
 80012c0:	4770      	bx	lr

080012c2 <usb_standard_endpoint_get_status>:

static enum usbd_request_return_codes
usb_standard_endpoint_get_status(usbd_device *usbd_dev,
				 struct usb_setup_data *req,
				 uint8_t **buf, uint16_t *len)
{
 80012c2:	b510      	push	{r4, lr}
 80012c4:	4614      	mov	r4, r2
	(void)req;

	if (*len > 2) {
 80012c6:	881a      	ldrh	r2, [r3, #0]
 80012c8:	2a02      	cmp	r2, #2
		*len = 2;
 80012ca:	bf84      	itt	hi
 80012cc:	2202      	movhi	r2, #2
 80012ce:	801a      	strhhi	r2, [r3, #0]
	}
	(*buf)[0] = usbd_ep_stall_get(usbd_dev, req->wIndex) ? 1 : 0;
 80012d0:	8889      	ldrh	r1, [r1, #4]
 80012d2:	b2c9      	uxtb	r1, r1
 80012d4:	f7ff ff6d 	bl	80011b2 <usbd_ep_stall_get>
 80012d8:	6823      	ldr	r3, [r4, #0]
 80012da:	3000      	adds	r0, #0
 80012dc:	bf18      	it	ne
 80012de:	2001      	movne	r0, #1
 80012e0:	7018      	strb	r0, [r3, #0]
	(*buf)[1] = 0;
 80012e2:	6823      	ldr	r3, [r4, #0]
 80012e4:	2200      	movs	r2, #0
 80012e6:	705a      	strb	r2, [r3, #1]

	return USBD_REQ_HANDLED;
}
 80012e8:	2001      	movs	r0, #1
 80012ea:	bd10      	pop	{r4, pc}

080012ec <usb_standard_endpoint_stall>:

static enum usbd_request_return_codes
usb_standard_endpoint_stall(usbd_device *usbd_dev,
			    struct usb_setup_data *req,
			    uint8_t **buf, uint16_t *len)
{
 80012ec:	b508      	push	{r3, lr}
	(void)buf;
	(void)len;

	usbd_ep_stall_set(usbd_dev, req->wIndex, 1);
 80012ee:	8889      	ldrh	r1, [r1, #4]
 80012f0:	2201      	movs	r2, #1
 80012f2:	b2c9      	uxtb	r1, r1
 80012f4:	f7ff ff59 	bl	80011aa <usbd_ep_stall_set>

	return USBD_REQ_HANDLED;
}
 80012f8:	2001      	movs	r0, #1
 80012fa:	bd08      	pop	{r3, pc}

080012fc <usb_standard_endpoint_unstall>:

static enum usbd_request_return_codes
usb_standard_endpoint_unstall(usbd_device *usbd_dev,
			      struct usb_setup_data *req,
			      uint8_t **buf, uint16_t *len)
{
 80012fc:	b508      	push	{r3, lr}
	(void)buf;
	(void)len;

	usbd_ep_stall_set(usbd_dev, req->wIndex, 0);
 80012fe:	8889      	ldrh	r1, [r1, #4]
 8001300:	2200      	movs	r2, #0
 8001302:	b2c9      	uxtb	r1, r1
 8001304:	f7ff ff51 	bl	80011aa <usbd_ep_stall_set>

	return USBD_REQ_HANDLED;
}
 8001308:	2001      	movs	r0, #1
 800130a:	bd08      	pop	{r3, pc}

0800130c <usb_standard_set_address>:
{
 800130c:	b510      	push	{r4, lr}
	if ((req->bmRequestType != 0) || (req->wValue >= 128)) {
 800130e:	780b      	ldrb	r3, [r1, #0]
 8001310:	b973      	cbnz	r3, 8001330 <usb_standard_set_address+0x24>
 8001312:	884c      	ldrh	r4, [r1, #2]
 8001314:	2c7f      	cmp	r4, #127	; 0x7f
 8001316:	d80b      	bhi.n	8001330 <usb_standard_set_address+0x24>
	if (usbd_dev->driver->set_address_before_status) {
 8001318:	f8d0 30dc 	ldr.w	r3, [r0, #220]	; 0xdc
	usbd_dev->current_address = req->wValue;
 800131c:	7584      	strb	r4, [r0, #22]
	if (usbd_dev->driver->set_address_before_status) {
 800131e:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8001322:	b11a      	cbz	r2, 800132c <usb_standard_set_address+0x20>
		usbd_dev->driver->set_address(usbd_dev, req->wValue);
 8001324:	8849      	ldrh	r1, [r1, #2]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	b2c9      	uxtb	r1, r1
 800132a:	4798      	blx	r3
	return USBD_REQ_HANDLED;
 800132c:	2001      	movs	r0, #1
 800132e:	e000      	b.n	8001332 <usb_standard_set_address+0x26>
		return USBD_REQ_NOTSUPP;
 8001330:	2000      	movs	r0, #0
}
 8001332:	bd10      	pop	{r4, pc}

08001334 <usb_standard_set_interface>:
{
 8001334:	b570      	push	{r4, r5, r6, lr}
		&usbd_dev->config[usbd_dev->current_config - 1];
 8001336:	7dc2      	ldrb	r2, [r0, #23]
 8001338:	240d      	movs	r4, #13
{
 800133a:	461d      	mov	r5, r3
		&usbd_dev->config[usbd_dev->current_config - 1];
 800133c:	f06f 030c 	mvn.w	r3, #12
 8001340:	fb14 3302 	smlabb	r3, r4, r2, r3
	const struct usb_config_descriptor *cfx =
 8001344:	6844      	ldr	r4, [r0, #4]
	if (req->wIndex >= cfx->bNumInterfaces) {
 8001346:	888a      	ldrh	r2, [r1, #4]
	const struct usb_config_descriptor *cfx =
 8001348:	441c      	add	r4, r3
	if (req->wIndex >= cfx->bNumInterfaces) {
 800134a:	7923      	ldrb	r3, [r4, #4]
 800134c:	4293      	cmp	r3, r2
 800134e:	d918      	bls.n	8001382 <usb_standard_set_interface+0x4e>
	iface = &cfx->interface[req->wIndex];
 8001350:	f8d4 3009 	ldr.w	r3, [r4, #9]
	if (req->wValue >= iface->num_altsetting) {
 8001354:	884c      	ldrh	r4, [r1, #2]
	iface = &cfx->interface[req->wIndex];
 8001356:	0112      	lsls	r2, r2, #4
 8001358:	189e      	adds	r6, r3, r2
	if (req->wValue >= iface->num_altsetting) {
 800135a:	7936      	ldrb	r6, [r6, #4]
 800135c:	42a6      	cmp	r6, r4
 800135e:	d910      	bls.n	8001382 <usb_standard_set_interface+0x4e>
	if (iface->cur_altsetting) {
 8001360:	589a      	ldr	r2, [r3, r2]
 8001362:	b152      	cbz	r2, 800137a <usb_standard_set_interface+0x46>
		*iface->cur_altsetting = req->wValue;
 8001364:	7014      	strb	r4, [r2, #0]
	if (usbd_dev->user_callback_set_altsetting) {
 8001366:	f8d0 30d8 	ldr.w	r3, [r0, #216]	; 0xd8
 800136a:	b113      	cbz	r3, 8001372 <usb_standard_set_interface+0x3e>
			usbd_dev->user_callback_set_altsetting(usbd_dev,
 800136c:	884a      	ldrh	r2, [r1, #2]
 800136e:	8889      	ldrh	r1, [r1, #4]
 8001370:	4798      	blx	r3
	*len = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	802b      	strh	r3, [r5, #0]
 8001376:	2001      	movs	r0, #1
}
 8001378:	bd70      	pop	{r4, r5, r6, pc}
	} else if (req->wValue > 0) {
 800137a:	2c00      	cmp	r4, #0
 800137c:	d0f3      	beq.n	8001366 <usb_standard_set_interface+0x32>
		return USBD_REQ_NOTSUPP;
 800137e:	4610      	mov	r0, r2
 8001380:	e7fa      	b.n	8001378 <usb_standard_set_interface+0x44>
 8001382:	2000      	movs	r0, #0
 8001384:	e7f8      	b.n	8001378 <usb_standard_set_interface+0x44>

08001386 <usb_standard_get_descriptor>:
{
 8001386:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	descr_idx = usb_descriptor_index(req->wValue);
 800138a:	884d      	ldrh	r5, [r1, #2]
{
 800138c:	461f      	mov	r7, r3
	switch (usb_descriptor_type(req->wValue)) {
 800138e:	0a2b      	lsrs	r3, r5, #8
 8001390:	2b02      	cmp	r3, #2
{
 8001392:	b089      	sub	sp, #36	; 0x24
 8001394:	4616      	mov	r6, r2
	switch (usb_descriptor_type(req->wValue)) {
 8001396:	d011      	beq.n	80013bc <usb_standard_get_descriptor+0x36>
 8001398:	2b03      	cmp	r3, #3
 800139a:	f000 80e7 	beq.w	800156c <usb_standard_get_descriptor+0x1e6>
 800139e:	2b01      	cmp	r3, #1
 80013a0:	f040 811c 	bne.w	80015dc <usb_standard_get_descriptor+0x256>
		*buf = (uint8_t *) usbd_dev->desc;
 80013a4:	6802      	ldr	r2, [r0, #0]
 80013a6:	6032      	str	r2, [r6, #0]
		*len = MIN(*len, usbd_dev->desc->bLength);
 80013a8:	7812      	ldrb	r2, [r2, #0]
 80013aa:	8839      	ldrh	r1, [r7, #0]
 80013ac:	428a      	cmp	r2, r1
 80013ae:	bf28      	it	cs
 80013b0:	460a      	movcs	r2, r1
 80013b2:	803a      	strh	r2, [r7, #0]
		return USBD_REQ_HANDLED;
 80013b4:	2001      	movs	r0, #1
}
 80013b6:	b009      	add	sp, #36	; 0x24
 80013b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	const struct usb_config_descriptor *cfg = &usbd_dev->config[index];
 80013bc:	b2ed      	uxtb	r5, r5
 80013be:	eb05 0645 	add.w	r6, r5, r5, lsl #1
		*buf = usbd_dev->ctrl_buf;
 80013c2:	6903      	ldr	r3, [r0, #16]
	const struct usb_config_descriptor *cfg = &usbd_dev->config[index];
 80013c4:	f8d0 8004 	ldr.w	r8, [r0, #4]
		*buf = usbd_dev->ctrl_buf;
 80013c8:	6013      	str	r3, [r2, #0]
	const struct usb_config_descriptor *cfg = &usbd_dev->config[index];
 80013ca:	eb05 0686 	add.w	r6, r5, r6, lsl #2
		*len = build_config_descriptor(usbd_dev, descr_idx, *buf, *len);
 80013ce:	883c      	ldrh	r4, [r7, #0]
	memcpy(buf, cfg, count = MIN(len, cfg->bLength));
 80013d0:	f818 5006 	ldrb.w	r5, [r8, r6]
		*buf = usbd_dev->ctrl_buf;
 80013d4:	9301      	str	r3, [sp, #4]
	memcpy(buf, cfg, count = MIN(len, cfg->bLength));
 80013d6:	42a5      	cmp	r5, r4
	const struct usb_config_descriptor *cfg = &usbd_dev->config[index];
 80013d8:	eb08 0306 	add.w	r3, r8, r6
	memcpy(buf, cfg, count = MIN(len, cfg->bLength));
 80013dc:	bf28      	it	cs
 80013de:	4625      	movcs	r5, r4
 80013e0:	462a      	mov	r2, r5
 80013e2:	4619      	mov	r1, r3
 80013e4:	9801      	ldr	r0, [sp, #4]
	const struct usb_config_descriptor *cfg = &usbd_dev->config[index];
 80013e6:	9302      	str	r3, [sp, #8]
	memcpy(buf, cfg, count = MIN(len, cfg->bLength));
 80013e8:	f000 fe4e 	bl	8002088 <memcpy>
	buf += count;
 80013ec:	9b01      	ldr	r3, [sp, #4]
	totallen += cfg->bLength;
 80013ee:	f818 6006 	ldrb.w	r6, [r8, r6]
	len -= count;
 80013f2:	1b64      	subs	r4, r4, r5
	buf += count;
 80013f4:	442b      	add	r3, r5
	len -= count;
 80013f6:	b2a4      	uxth	r4, r4
	totallen += cfg->bLength;
 80013f8:	2200      	movs	r2, #0
 80013fa:	9204      	str	r2, [sp, #16]
	for (i = 0; i < cfg->bNumInterfaces; i++) {
 80013fc:	9a02      	ldr	r2, [sp, #8]
 80013fe:	7911      	ldrb	r1, [r2, #4]
 8001400:	f8bd 2010 	ldrh.w	r2, [sp, #16]
 8001404:	4291      	cmp	r1, r2
 8001406:	d803      	bhi.n	8001410 <usb_standard_get_descriptor+0x8a>
	memcpy((tmpbuf + 2), &totallen, sizeof(uint16_t));
 8001408:	9b01      	ldr	r3, [sp, #4]
 800140a:	805e      	strh	r6, [r3, #2]
		*len = build_config_descriptor(usbd_dev, descr_idx, *buf, *len);
 800140c:	803d      	strh	r5, [r7, #0]
 800140e:	e7d1      	b.n	80013b4 <usb_standard_get_descriptor+0x2e>
 8001410:	9a04      	ldr	r2, [sp, #16]
 8001412:	0112      	lsls	r2, r2, #4
 8001414:	9207      	str	r2, [sp, #28]
		if (cfg->interface[i].iface_assoc) {
 8001416:	9a02      	ldr	r2, [sp, #8]
 8001418:	9907      	ldr	r1, [sp, #28]
 800141a:	f8d2 2009 	ldr.w	r2, [r2, #9]
 800141e:	440a      	add	r2, r1
 8001420:	f8d2 9008 	ldr.w	r9, [r2, #8]
 8001424:	f1b9 0f00 	cmp.w	r9, #0
 8001428:	d014      	beq.n	8001454 <usb_standard_get_descriptor+0xce>
			memcpy(buf, assoc, count = MIN(len, assoc->bLength));
 800142a:	f899 8000 	ldrb.w	r8, [r9]
 800142e:	45a0      	cmp	r8, r4
 8001430:	bf28      	it	cs
 8001432:	46a0      	movcs	r8, r4
 8001434:	4642      	mov	r2, r8
 8001436:	4618      	mov	r0, r3
 8001438:	4649      	mov	r1, r9
 800143a:	f000 fe25 	bl	8002088 <memcpy>
			totallen += assoc->bLength;
 800143e:	f899 2000 	ldrb.w	r2, [r9]
			memcpy(buf, assoc, count = MIN(len, assoc->bLength));
 8001442:	4603      	mov	r3, r0
			len -= count;
 8001444:	eba4 0408 	sub.w	r4, r4, r8
			total += count;
 8001448:	4445      	add	r5, r8
			totallen += assoc->bLength;
 800144a:	4416      	add	r6, r2
			buf += count;
 800144c:	4443      	add	r3, r8
			len -= count;
 800144e:	b2a4      	uxth	r4, r4
			total += count;
 8001450:	b2ad      	uxth	r5, r5
			totallen += assoc->bLength;
 8001452:	b2b6      	uxth	r6, r6
{
 8001454:	2200      	movs	r2, #0
 8001456:	9205      	str	r2, [sp, #20]
		for (j = 0; j < cfg->interface[i].num_altsetting; j++) {
 8001458:	9a02      	ldr	r2, [sp, #8]
 800145a:	9907      	ldr	r1, [sp, #28]
 800145c:	f8d2 2009 	ldr.w	r2, [r2, #9]
 8001460:	440a      	add	r2, r1
 8001462:	f8bd 1014 	ldrh.w	r1, [sp, #20]
 8001466:	7910      	ldrb	r0, [r2, #4]
 8001468:	4288      	cmp	r0, r1
 800146a:	d802      	bhi.n	8001472 <usb_standard_get_descriptor+0xec>
 800146c:	9a04      	ldr	r2, [sp, #16]
 800146e:	3201      	adds	r2, #1
 8001470:	e7c3      	b.n	80013fa <usb_standard_get_descriptor+0x74>
			const struct usb_interface_descriptor *iface =
 8001472:	9905      	ldr	r1, [sp, #20]
 8001474:	f8d2 a00c 	ldr.w	sl, [r2, #12]
 8001478:	2015      	movs	r0, #21
 800147a:	fb00 f901 	mul.w	r9, r0, r1
 800147e:	eb0a 0b09 	add.w	fp, sl, r9
			memcpy(buf, iface, count = MIN(len, iface->bLength));
 8001482:	f81a 8009 	ldrb.w	r8, [sl, r9]
 8001486:	45a0      	cmp	r8, r4
 8001488:	bf28      	it	cs
 800148a:	46a0      	movcs	r8, r4
 800148c:	4642      	mov	r2, r8
 800148e:	4659      	mov	r1, fp
 8001490:	4618      	mov	r0, r3
 8001492:	f000 fdf9 	bl	8002088 <memcpy>
			totallen += iface->bLength;
 8001496:	f81a 2009 	ldrb.w	r2, [sl, r9]
			if (iface->extra) {
 800149a:	f8db 100d 	ldr.w	r1, [fp, #13]
			memcpy(buf, iface, count = MIN(len, iface->bLength));
 800149e:	4603      	mov	r3, r0
			len -= count;
 80014a0:	eba4 0408 	sub.w	r4, r4, r8
			total += count;
 80014a4:	4445      	add	r5, r8
			totallen += iface->bLength;
 80014a6:	4416      	add	r6, r2
			buf += count;
 80014a8:	4443      	add	r3, r8
			len -= count;
 80014aa:	b2a4      	uxth	r4, r4
			total += count;
 80014ac:	b2ad      	uxth	r5, r5
			totallen += iface->bLength;
 80014ae:	b2b6      	uxth	r6, r6
			if (iface->extra) {
 80014b0:	b1a9      	cbz	r1, 80014de <usb_standard_get_descriptor+0x158>
				       count = MIN(len, iface->extralen));
 80014b2:	f8db 8011 	ldr.w	r8, [fp, #17]
 80014b6:	45a0      	cmp	r8, r4
 80014b8:	bfa8      	it	ge
 80014ba:	46a0      	movge	r8, r4
 80014bc:	fa1f f988 	uxth.w	r9, r8
				memcpy(buf, iface->extra,
 80014c0:	464a      	mov	r2, r9
 80014c2:	4618      	mov	r0, r3
 80014c4:	f000 fde0 	bl	8002088 <memcpy>
				totallen += iface->extralen;
 80014c8:	f8db 2011 	ldr.w	r2, [fp, #17]
				memcpy(buf, iface->extra,
 80014cc:	4603      	mov	r3, r0
				len -= count;
 80014ce:	eba4 0409 	sub.w	r4, r4, r9
				total += count;
 80014d2:	444d      	add	r5, r9
				totallen += iface->extralen;
 80014d4:	4416      	add	r6, r2
				buf += count;
 80014d6:	444b      	add	r3, r9
				len -= count;
 80014d8:	b2a4      	uxth	r4, r4
				total += count;
 80014da:	b2ad      	uxth	r5, r5
				totallen += iface->extralen;
 80014dc:	b2b6      	uxth	r6, r6
{
 80014de:	f04f 0900 	mov.w	r9, #0
			for (k = 0; k < iface->bNumEndpoints; k++) {
 80014e2:	f89b 1004 	ldrb.w	r1, [fp, #4]
 80014e6:	fa1f f289 	uxth.w	r2, r9
 80014ea:	4291      	cmp	r1, r2
 80014ec:	d802      	bhi.n	80014f4 <usb_standard_get_descriptor+0x16e>
 80014ee:	9a05      	ldr	r2, [sp, #20]
 80014f0:	3201      	adds	r2, #1
 80014f2:	e7b0      	b.n	8001456 <usb_standard_get_descriptor+0xd0>
				    &iface->endpoint[k];
 80014f4:	f8db 2009 	ldr.w	r2, [fp, #9]
 80014f8:	9206      	str	r2, [sp, #24]
				const struct usb_endpoint_descriptor *ep =
 80014fa:	ebc9 1a09 	rsb	sl, r9, r9, lsl #4
 80014fe:	4452      	add	r2, sl
 8001500:	9203      	str	r2, [sp, #12]
				memcpy(buf, ep, count = MIN(len, ep->bLength));
 8001502:	9a06      	ldr	r2, [sp, #24]
 8001504:	9903      	ldr	r1, [sp, #12]
 8001506:	f812 800a 	ldrb.w	r8, [r2, sl]
 800150a:	45a0      	cmp	r8, r4
 800150c:	bf28      	it	cs
 800150e:	46a0      	movcs	r8, r4
 8001510:	4642      	mov	r2, r8
 8001512:	4618      	mov	r0, r3
 8001514:	f000 fdb8 	bl	8002088 <memcpy>
				totallen += ep->bLength;
 8001518:	9a06      	ldr	r2, [sp, #24]
 800151a:	f812 200a 	ldrb.w	r2, [r2, sl]
 800151e:	4416      	add	r6, r2
				if (ep->extra) {
 8001520:	9a03      	ldr	r2, [sp, #12]
 8001522:	f8d2 1007 	ldr.w	r1, [r2, #7]
				memcpy(buf, ep, count = MIN(len, ep->bLength));
 8001526:	4603      	mov	r3, r0
				len -= count;
 8001528:	eba4 0408 	sub.w	r4, r4, r8
				total += count;
 800152c:	4445      	add	r5, r8
				buf += count;
 800152e:	4443      	add	r3, r8
				len -= count;
 8001530:	b2a4      	uxth	r4, r4
				total += count;
 8001532:	b2ad      	uxth	r5, r5
				totallen += ep->bLength;
 8001534:	b2b6      	uxth	r6, r6
				if (ep->extra) {
 8001536:	b1b1      	cbz	r1, 8001566 <usb_standard_get_descriptor+0x1e0>
					       count = MIN(len, ep->extralen));
 8001538:	f8d2 800b 	ldr.w	r8, [r2, #11]
 800153c:	45a0      	cmp	r8, r4
 800153e:	bfa8      	it	ge
 8001540:	46a0      	movge	r8, r4
 8001542:	fa1f fa88 	uxth.w	sl, r8
					memcpy(buf, ep->extra,
 8001546:	4652      	mov	r2, sl
 8001548:	4618      	mov	r0, r3
 800154a:	f000 fd9d 	bl	8002088 <memcpy>
					totallen += ep->extralen;
 800154e:	9a03      	ldr	r2, [sp, #12]
 8001550:	f8d2 200b 	ldr.w	r2, [r2, #11]
					memcpy(buf, ep->extra,
 8001554:	4603      	mov	r3, r0
					len -= count;
 8001556:	eba4 040a 	sub.w	r4, r4, sl
					total += count;
 800155a:	4455      	add	r5, sl
					totallen += ep->extralen;
 800155c:	4416      	add	r6, r2
					buf += count;
 800155e:	4453      	add	r3, sl
					len -= count;
 8001560:	b2a4      	uxth	r4, r4
					total += count;
 8001562:	b2ad      	uxth	r5, r5
					totallen += ep->extralen;
 8001564:	b2b6      	uxth	r6, r6
 8001566:	f109 0901 	add.w	r9, r9, #1
 800156a:	e7ba      	b.n	80014e2 <usb_standard_get_descriptor+0x15c>
		if (descr_idx == 0) {
 800156c:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
		sd = (struct usb_string_descriptor *)usbd_dev->ctrl_buf;
 8001570:	6904      	ldr	r4, [r0, #16]
		if (descr_idx == 0) {
 8001572:	d10d      	bne.n	8001590 <usb_standard_get_descriptor+0x20a>
			sd->wData[0] = USB_LANGID_ENGLISH_US;
 8001574:	2309      	movs	r3, #9
 8001576:	70a3      	strb	r3, [r4, #2]
 8001578:	2304      	movs	r3, #4
 800157a:	70e3      	strb	r3, [r4, #3]
			sd->bLength = sizeof(sd->bLength) +
 800157c:	7023      	strb	r3, [r4, #0]
			*len = MIN(*len, sd->bLength);
 800157e:	883b      	ldrh	r3, [r7, #0]
 8001580:	2b04      	cmp	r3, #4
 8001582:	bf28      	it	cs
 8001584:	2304      	movcs	r3, #4
 8001586:	803b      	strh	r3, [r7, #0]
		sd->bDescriptorType = USB_DT_STRING;
 8001588:	2303      	movs	r3, #3
 800158a:	7063      	strb	r3, [r4, #1]
		*buf = (uint8_t *)sd;
 800158c:	6034      	str	r4, [r6, #0]
 800158e:	e711      	b.n	80013b4 <usb_standard_get_descriptor+0x2e>
			if (!usbd_dev->strings) {
 8001590:	6883      	ldr	r3, [r0, #8]
 8001592:	b31b      	cbz	r3, 80015dc <usb_standard_get_descriptor+0x256>
			if (array_idx >= usbd_dev->num_strings) {
 8001594:	68c2      	ldr	r2, [r0, #12]
			array_idx = descr_idx - 1;
 8001596:	3d01      	subs	r5, #1
			if (array_idx >= usbd_dev->num_strings) {
 8001598:	42aa      	cmp	r2, r5
 800159a:	dd1f      	ble.n	80015dc <usb_standard_get_descriptor+0x256>
			if (req->wIndex != USB_LANGID_ENGLISH_US) {
 800159c:	8889      	ldrh	r1, [r1, #4]
 800159e:	f240 4209 	movw	r2, #1033	; 0x409
 80015a2:	4291      	cmp	r1, r2
 80015a4:	d11a      	bne.n	80015dc <usb_standard_get_descriptor+0x256>
			sd->bLength = strlen(usbd_dev->strings[array_idx]) * 2 +
 80015a6:	f853 5025 	ldr.w	r5, [r3, r5, lsl #2]
 80015aa:	4628      	mov	r0, r5
 80015ac:	f000 fd7f 	bl	80020ae <strlen>
 80015b0:	3001      	adds	r0, #1
 80015b2:	0040      	lsls	r0, r0, #1
 80015b4:	b2c0      	uxtb	r0, r0
 80015b6:	7020      	strb	r0, [r4, #0]
			*len = MIN(*len, sd->bLength);
 80015b8:	883b      	ldrh	r3, [r7, #0]
 80015ba:	4298      	cmp	r0, r3
 80015bc:	bf28      	it	cs
 80015be:	4618      	movcs	r0, r3
 80015c0:	8038      	strh	r0, [r7, #0]
			for (i = 0; i < (*len / 2) - 1; i++) {
 80015c2:	4629      	mov	r1, r5
 80015c4:	883b      	ldrh	r3, [r7, #0]
 80015c6:	085b      	lsrs	r3, r3, #1
 80015c8:	1b4a      	subs	r2, r1, r5
 80015ca:	3b01      	subs	r3, #1
 80015cc:	4293      	cmp	r3, r2
 80015ce:	dddb      	ble.n	8001588 <usb_standard_get_descriptor+0x202>
				sd->wData[i] =
 80015d0:	eb04 0242 	add.w	r2, r4, r2, lsl #1
					usbd_dev->strings[array_idx][i];
 80015d4:	f811 3b01 	ldrb.w	r3, [r1], #1
				sd->wData[i] =
 80015d8:	8053      	strh	r3, [r2, #2]
 80015da:	e7f3      	b.n	80015c4 <usb_standard_get_descriptor+0x23e>
				return USBD_REQ_NOTSUPP;
 80015dc:	2000      	movs	r0, #0
 80015de:	e6ea      	b.n	80013b6 <usb_standard_get_descriptor+0x30>

080015e0 <usb_standard_interface_get_status>:
 80015e0:	8819      	ldrh	r1, [r3, #0]
 80015e2:	2902      	cmp	r1, #2
 80015e4:	bf84      	itt	hi
 80015e6:	2102      	movhi	r1, #2
 80015e8:	8019      	strhhi	r1, [r3, #0]
 80015ea:	6811      	ldr	r1, [r2, #0]
 80015ec:	2300      	movs	r3, #0
 80015ee:	700b      	strb	r3, [r1, #0]
 80015f0:	6812      	ldr	r2, [r2, #0]
 80015f2:	2001      	movs	r0, #1
 80015f4:	7053      	strb	r3, [r2, #1]
 80015f6:	4770      	bx	lr

080015f8 <usbd_register_set_config_callback>:
{
 80015f8:	b510      	push	{r4, lr}
	for (i = 0; i < MAX_USER_SET_CONFIG_CALLBACK; i++) {
 80015fa:	2300      	movs	r3, #0
 80015fc:	f100 04c8 	add.w	r4, r0, #200	; 0xc8
		if (usbd_dev->user_callback_set_config[i]) {
 8001600:	f854 2b04 	ldr.w	r2, [r4], #4
 8001604:	b12a      	cbz	r2, 8001612 <usbd_register_set_config_callback+0x1a>
	for (i = 0; i < MAX_USER_SET_CONFIG_CALLBACK; i++) {
 8001606:	3301      	adds	r3, #1
 8001608:	2b04      	cmp	r3, #4
 800160a:	d1f9      	bne.n	8001600 <usbd_register_set_config_callback+0x8>
	return -1;
 800160c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 8001610:	bd10      	pop	{r4, pc}
		usbd_dev->user_callback_set_config[i] = callback;
 8001612:	3332      	adds	r3, #50	; 0x32
 8001614:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
		return 0;
 8001618:	4610      	mov	r0, r2
 800161a:	e7f9      	b.n	8001610 <usbd_register_set_config_callback+0x18>

0800161c <_usbd_standard_request_device>:

enum usbd_request_return_codes
_usbd_standard_request_device(usbd_device *usbd_dev,
			      struct usb_setup_data *req, uint8_t **buf,
			      uint16_t *len)
{
 800161c:	b410      	push	{r4}
	enum usbd_request_return_codes (*command)(usbd_device *usbd_dev,
		struct usb_setup_data *req,
		uint8_t **buf, uint16_t *len) = NULL;

	switch (req->bRequest) {
 800161e:	784c      	ldrb	r4, [r1, #1]
 8001620:	2c09      	cmp	r4, #9
 8001622:	d813      	bhi.n	800164c <_usbd_standard_request_device+0x30>
 8001624:	e8df f004 	tbb	[pc, r4]
 8001628:	1212120e 	.word	0x1212120e
 800162c:	120c1012 	.word	0x120c1012
 8001630:	050a      	.short	0x050a
		 * It is only processed at STATUS stage.
		 */
		command = usb_standard_set_address;
		break;
	case USB_REQ_SET_CONFIGURATION:
		command = usb_standard_set_configuration;
 8001632:	4c08      	ldr	r4, [pc, #32]	; (8001654 <_usbd_standard_request_device+0x38>)

	if (!command) {
		return USBD_REQ_NOTSUPP;
	}

	return command(usbd_dev, req, buf, len);
 8001634:	46a4      	mov	ip, r4
}
 8001636:	f85d 4b04 	ldr.w	r4, [sp], #4
	return command(usbd_dev, req, buf, len);
 800163a:	4760      	bx	ip
		command = usb_standard_get_configuration;
 800163c:	4c06      	ldr	r4, [pc, #24]	; (8001658 <_usbd_standard_request_device+0x3c>)
		break;
 800163e:	e7f9      	b.n	8001634 <_usbd_standard_request_device+0x18>
		command = usb_standard_get_descriptor;
 8001640:	4c06      	ldr	r4, [pc, #24]	; (800165c <_usbd_standard_request_device+0x40>)
		break;
 8001642:	e7f7      	b.n	8001634 <_usbd_standard_request_device+0x18>
		command = usb_standard_device_get_status;
 8001644:	4c06      	ldr	r4, [pc, #24]	; (8001660 <_usbd_standard_request_device+0x44>)
		break;
 8001646:	e7f5      	b.n	8001634 <_usbd_standard_request_device+0x18>
		command = usb_standard_set_address;
 8001648:	4c06      	ldr	r4, [pc, #24]	; (8001664 <_usbd_standard_request_device+0x48>)
 800164a:	e7f3      	b.n	8001634 <_usbd_standard_request_device+0x18>
}
 800164c:	2000      	movs	r0, #0
 800164e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001652:	4770      	bx	lr
 8001654:	080011bb 	.word	0x080011bb
 8001658:	08001251 	.word	0x08001251
 800165c:	08001387 	.word	0x08001387
 8001660:	080012ab 	.word	0x080012ab
 8001664:	0800130d 	.word	0x0800130d

08001668 <_usbd_standard_request_interface>:

enum usbd_request_return_codes
_usbd_standard_request_interface(usbd_device *usbd_dev,
				 struct usb_setup_data *req, uint8_t **buf,
				 uint16_t *len)
{
 8001668:	b410      	push	{r4}
	enum usbd_request_return_codes (*command)(usbd_device *usbd_dev,
		struct usb_setup_data *req,
		uint8_t **buf, uint16_t *len) = NULL;

	switch (req->bRequest) {
 800166a:	784c      	ldrb	r4, [r1, #1]
 800166c:	2c0a      	cmp	r4, #10
 800166e:	d009      	beq.n	8001684 <_usbd_standard_request_interface+0x1c>
 8001670:	2c0b      	cmp	r4, #11
 8001672:	d002      	beq.n	800167a <_usbd_standard_request_interface+0x12>
 8001674:	b944      	cbnz	r4, 8001688 <_usbd_standard_request_interface+0x20>
		break;
	case USB_REQ_SET_INTERFACE:
		command = usb_standard_set_interface;
		break;
	case USB_REQ_GET_STATUS:
		command = usb_standard_interface_get_status;
 8001676:	4c06      	ldr	r4, [pc, #24]	; (8001690 <_usbd_standard_request_interface+0x28>)
		break;
 8001678:	e000      	b.n	800167c <_usbd_standard_request_interface+0x14>
		command = usb_standard_set_interface;
 800167a:	4c06      	ldr	r4, [pc, #24]	; (8001694 <_usbd_standard_request_interface+0x2c>)

	if (!command) {
		return USBD_REQ_NOTSUPP;
	}

	return command(usbd_dev, req, buf, len);
 800167c:	46a4      	mov	ip, r4
}
 800167e:	f85d 4b04 	ldr.w	r4, [sp], #4
	return command(usbd_dev, req, buf, len);
 8001682:	4760      	bx	ip
		command = usb_standard_get_interface;
 8001684:	4c04      	ldr	r4, [pc, #16]	; (8001698 <_usbd_standard_request_interface+0x30>)
 8001686:	e7f9      	b.n	800167c <_usbd_standard_request_interface+0x14>
}
 8001688:	2000      	movs	r0, #0
 800168a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800168e:	4770      	bx	lr
 8001690:	080015e1 	.word	0x080015e1
 8001694:	08001335 	.word	0x08001335
 8001698:	08001273 	.word	0x08001273

0800169c <_usbd_standard_request_endpoint>:

enum usbd_request_return_codes
_usbd_standard_request_endpoint(usbd_device *usbd_dev,
				struct usb_setup_data *req, uint8_t **buf,
				uint16_t *len)
{
 800169c:	b410      	push	{r4}
	enum usbd_request_return_codes (*command) (usbd_device *usbd_dev,
		struct usb_setup_data *req,
		uint8_t **buf, uint16_t *len) = NULL;

	switch (req->bRequest) {
 800169e:	784c      	ldrb	r4, [r1, #1]
 80016a0:	2c01      	cmp	r4, #1
 80016a2:	d006      	beq.n	80016b2 <_usbd_standard_request_endpoint+0x16>
 80016a4:	d312      	bcc.n	80016cc <_usbd_standard_request_endpoint+0x30>
 80016a6:	2c03      	cmp	r4, #3
 80016a8:	d008      	beq.n	80016bc <_usbd_standard_request_endpoint+0x20>
	if (!command) {
		return USBD_REQ_NOTSUPP;
	}

	return command(usbd_dev, req, buf, len);
}
 80016aa:	2000      	movs	r0, #0
 80016ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80016b0:	4770      	bx	lr
		if (req->wValue == USB_FEAT_ENDPOINT_HALT) {
 80016b2:	884c      	ldrh	r4, [r1, #2]
 80016b4:	2c00      	cmp	r4, #0
 80016b6:	d1f8      	bne.n	80016aa <_usbd_standard_request_endpoint+0xe>
			command = usb_standard_endpoint_unstall;
 80016b8:	4c05      	ldr	r4, [pc, #20]	; (80016d0 <_usbd_standard_request_endpoint+0x34>)
 80016ba:	e003      	b.n	80016c4 <_usbd_standard_request_endpoint+0x28>
		if (req->wValue == USB_FEAT_ENDPOINT_HALT) {
 80016bc:	884c      	ldrh	r4, [r1, #2]
 80016be:	2c00      	cmp	r4, #0
 80016c0:	d1f3      	bne.n	80016aa <_usbd_standard_request_endpoint+0xe>
			command = usb_standard_endpoint_stall;
 80016c2:	4c04      	ldr	r4, [pc, #16]	; (80016d4 <_usbd_standard_request_endpoint+0x38>)
	return command(usbd_dev, req, buf, len);
 80016c4:	46a4      	mov	ip, r4
}
 80016c6:	f85d 4b04 	ldr.w	r4, [sp], #4
	return command(usbd_dev, req, buf, len);
 80016ca:	4760      	bx	ip
		command = usb_standard_endpoint_get_status;
 80016cc:	4c02      	ldr	r4, [pc, #8]	; (80016d8 <_usbd_standard_request_endpoint+0x3c>)
 80016ce:	e7f9      	b.n	80016c4 <_usbd_standard_request_endpoint+0x28>
 80016d0:	080012fd 	.word	0x080012fd
 80016d4:	080012ed 	.word	0x080012ed
 80016d8:	080012c3 	.word	0x080012c3

080016dc <_usbd_standard_request>:

enum usbd_request_return_codes
_usbd_standard_request(usbd_device *usbd_dev, struct usb_setup_data *req,
		       uint8_t **buf, uint16_t *len)
{
 80016dc:	b410      	push	{r4}
	/* FIXME: Have class/vendor requests as well. */
	if ((req->bmRequestType & USB_REQ_TYPE_TYPE) != USB_REQ_TYPE_STANDARD) {
 80016de:	780c      	ldrb	r4, [r1, #0]
 80016e0:	f014 0f60 	tst.w	r4, #96	; 0x60
 80016e4:	d106      	bne.n	80016f4 <_usbd_standard_request+0x18>
		return USBD_REQ_NOTSUPP;
	}

	switch (req->bmRequestType & USB_REQ_TYPE_RECIPIENT) {
 80016e6:	f004 041f 	and.w	r4, r4, #31
 80016ea:	2c01      	cmp	r4, #1
 80016ec:	d00a      	beq.n	8001704 <_usbd_standard_request+0x28>
 80016ee:	d305      	bcc.n	80016fc <_usbd_standard_request+0x20>
 80016f0:	2c02      	cmp	r4, #2
 80016f2:	d00b      	beq.n	800170c <_usbd_standard_request+0x30>
	case USB_REQ_TYPE_ENDPOINT:
		return _usbd_standard_request_endpoint(usbd_dev, req, buf, len);
	default:
		return USBD_REQ_NOTSUPP;
	}
}
 80016f4:	2000      	movs	r0, #0
 80016f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80016fa:	4770      	bx	lr
 80016fc:	f85d 4b04 	ldr.w	r4, [sp], #4
		return _usbd_standard_request_device(usbd_dev, req, buf, len);
 8001700:	f7ff bf8c 	b.w	800161c <_usbd_standard_request_device>
}
 8001704:	f85d 4b04 	ldr.w	r4, [sp], #4
		return _usbd_standard_request_interface(usbd_dev, req,
 8001708:	f7ff bfae 	b.w	8001668 <_usbd_standard_request_interface>
}
 800170c:	f85d 4b04 	ldr.w	r4, [sp], #4
		return _usbd_standard_request_endpoint(usbd_dev, req, buf, len);
 8001710:	f7ff bfc4 	b.w	800169c <_usbd_standard_request_endpoint>

08001714 <stall_transaction>:
 * According to the USB 2.0 specification, section 8.5.3, when a control
 * transfer is stalled, the pipe becomes idle. We provide one utility to stall
 * a transaction to reduce boilerplate code.
 */
static void stall_transaction(usbd_device *usbd_dev)
{
 8001714:	b510      	push	{r4, lr}
	usbd_ep_stall_set(usbd_dev, 0, 1);
 8001716:	2201      	movs	r2, #1
{
 8001718:	4604      	mov	r4, r0
	usbd_ep_stall_set(usbd_dev, 0, 1);
 800171a:	2100      	movs	r1, #0
 800171c:	f7ff fd45 	bl	80011aa <usbd_ep_stall_set>
	usbd_dev->control_state.state = IDLE;
 8001720:	2300      	movs	r3, #0
 8001722:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
}
 8001726:	bd10      	pop	{r4, pc}

08001728 <usb_control_recv_chunk>:
		usbd_dev->control_state.ctrl_buf = NULL;
	}
}

static int usb_control_recv_chunk(usbd_device *usbd_dev)
{
 8001728:	b570      	push	{r4, r5, r6, lr}
	uint16_t packetsize = MIN(usbd_dev->desc->bMaxPacketSize0,
 800172a:	6803      	ldr	r3, [r0, #0]
 800172c:	8f82      	ldrh	r2, [r0, #60]	; 0x3c
 800172e:	8ec4      	ldrh	r4, [r0, #54]	; 0x36
 8001730:	79db      	ldrb	r3, [r3, #7]
			usbd_dev->control_state.req.wLength -
			usbd_dev->control_state.ctrl_len);
	uint16_t size = usbd_ep_read_packet(usbd_dev, 0,
				       usbd_dev->control_state.ctrl_buf +
 8001732:	6b81      	ldr	r1, [r0, #56]	; 0x38
	uint16_t packetsize = MIN(usbd_dev->desc->bMaxPacketSize0,
 8001734:	1aa4      	subs	r4, r4, r2
 8001736:	429c      	cmp	r4, r3
 8001738:	bfa8      	it	ge
 800173a:	461c      	movge	r4, r3
 800173c:	b2a6      	uxth	r6, r4
	uint16_t size = usbd_ep_read_packet(usbd_dev, 0,
 800173e:	440a      	add	r2, r1
 8001740:	4633      	mov	r3, r6
 8001742:	2100      	movs	r1, #0
{
 8001744:	4605      	mov	r5, r0
	uint16_t size = usbd_ep_read_packet(usbd_dev, 0,
 8001746:	f7ff fd28 	bl	800119a <usbd_ep_read_packet>
				       usbd_dev->control_state.ctrl_len,
				       packetsize);

	if (size != packetsize) {
 800174a:	4286      	cmp	r6, r0
 800174c:	d005      	beq.n	800175a <usb_control_recv_chunk+0x32>
		stall_transaction(usbd_dev);
 800174e:	4628      	mov	r0, r5
 8001750:	f7ff ffe0 	bl	8001714 <stall_transaction>
		return -1;
 8001754:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}

	usbd_dev->control_state.ctrl_len += size;

	return packetsize;
}
 8001758:	bd70      	pop	{r4, r5, r6, pc}
	usbd_dev->control_state.ctrl_len += size;
 800175a:	8fab      	ldrh	r3, [r5, #60]	; 0x3c
 800175c:	441e      	add	r6, r3
 800175e:	87ae      	strh	r6, [r5, #60]	; 0x3c
 8001760:	b2a0      	uxth	r0, r4
	return packetsize;
 8001762:	e7f9      	b.n	8001758 <usb_control_recv_chunk+0x30>

08001764 <usb_control_send_chunk>:
{
 8001764:	b510      	push	{r4, lr}
	if (usbd_dev->desc->bMaxPacketSize0 <
 8001766:	6803      	ldr	r3, [r0, #0]
 8001768:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800176a:	79d9      	ldrb	r1, [r3, #7]
			usbd_dev->control_state.ctrl_len) {
 800176c:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
	if (usbd_dev->desc->bMaxPacketSize0 <
 800176e:	4299      	cmp	r1, r3
{
 8001770:	4604      	mov	r4, r0
	if (usbd_dev->desc->bMaxPacketSize0 <
 8001772:	d20f      	bcs.n	8001794 <usb_control_send_chunk+0x30>
		usbd_ep_write_packet(usbd_dev, 0,
 8001774:	460b      	mov	r3, r1
 8001776:	2100      	movs	r1, #0
 8001778:	f7ff fd07 	bl	800118a <usbd_ep_write_packet>
		usbd_dev->control_state.state = DATA_IN;
 800177c:	2302      	movs	r3, #2
 800177e:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
			usbd_dev->desc->bMaxPacketSize0;
 8001782:	6823      	ldr	r3, [r4, #0]
		usbd_dev->control_state.ctrl_buf +=
 8001784:	6ba2      	ldr	r2, [r4, #56]	; 0x38
			usbd_dev->desc->bMaxPacketSize0;
 8001786:	79d9      	ldrb	r1, [r3, #7]
		usbd_dev->control_state.ctrl_len -=
 8001788:	8fa3      	ldrh	r3, [r4, #60]	; 0x3c
		usbd_dev->control_state.ctrl_buf +=
 800178a:	440a      	add	r2, r1
		usbd_dev->control_state.ctrl_len -=
 800178c:	1a5b      	subs	r3, r3, r1
		usbd_dev->control_state.ctrl_buf +=
 800178e:	63a2      	str	r2, [r4, #56]	; 0x38
		usbd_dev->control_state.ctrl_len -=
 8001790:	87a3      	strh	r3, [r4, #60]	; 0x3c
}
 8001792:	bd10      	pop	{r4, pc}
		usbd_ep_write_packet(usbd_dev, 0,
 8001794:	2100      	movs	r1, #0
 8001796:	f7ff fcf8 	bl	800118a <usbd_ep_write_packet>
			DATA_IN : LAST_DATA_IN;
 800179a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800179e:	2b00      	cmp	r3, #0
 80017a0:	bf0c      	ite	eq
 80017a2:	2303      	moveq	r3, #3
 80017a4:	2302      	movne	r3, #2
		usbd_dev->control_state.state =
 80017a6:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
		usbd_dev->control_state.needs_zlp = false;
 80017aa:	2300      	movs	r3, #0
 80017ac:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		usbd_dev->control_state.ctrl_len = 0;
 80017b0:	87a3      	strh	r3, [r4, #60]	; 0x3c
		usbd_dev->control_state.ctrl_buf = NULL;
 80017b2:	63a3      	str	r3, [r4, #56]	; 0x38
}
 80017b4:	e7ed      	b.n	8001792 <usb_control_send_chunk+0x2e>

080017b6 <usb_control_request_dispatch>:

static enum usbd_request_return_codes
usb_control_request_dispatch(usbd_device *usbd_dev,
			     struct usb_setup_data *req)
{
 80017b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017ba:	4604      	mov	r4, r0
 80017bc:	460e      	mov	r6, r1
	int i, result = 0;
	struct user_control_callback *cb = usbd_dev->user_control_callback;
 80017be:	f100 0548 	add.w	r5, r0, #72	; 0x48
 80017c2:	f100 0b68 	add.w	fp, r0, #104	; 0x68
 80017c6:	f100 0738 	add.w	r7, r0, #56	; 0x38
 80017ca:	f100 083c 	add.w	r8, r0, #60	; 0x3c
		if (cb[i].cb == NULL) {
			break;
		}

		if ((req->bmRequestType & cb[i].type_mask) == cb[i].type) {
			result = cb[i].cb(usbd_dev, req,
 80017ce:	f100 0a40 	add.w	sl, r0, #64	; 0x40
		if (cb[i].cb == NULL) {
 80017d2:	f8d5 9000 	ldr.w	r9, [r5]
 80017d6:	f1b9 0f00 	cmp.w	r9, #0
 80017da:	d008      	beq.n	80017ee <usb_control_request_dispatch+0x38>
		if ((req->bmRequestType & cb[i].type_mask) == cb[i].type) {
 80017dc:	7833      	ldrb	r3, [r6, #0]
 80017de:	7969      	ldrb	r1, [r5, #5]
 80017e0:	792a      	ldrb	r2, [r5, #4]
 80017e2:	400b      	ands	r3, r1
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d00b      	beq.n	8001800 <usb_control_request_dispatch+0x4a>
 80017e8:	3508      	adds	r5, #8
	for (i = 0; i < MAX_USER_CONTROL_CALLBACK; i++) {
 80017ea:	455d      	cmp	r5, fp
 80017ec:	d1f1      	bne.n	80017d2 <usb_control_request_dispatch+0x1c>
			}
		}
	}

	/* Try standard request if not already handled. */
	return _usbd_standard_request(usbd_dev, req,
 80017ee:	4643      	mov	r3, r8
 80017f0:	463a      	mov	r2, r7
 80017f2:	4631      	mov	r1, r6
 80017f4:	4620      	mov	r0, r4
				      &(usbd_dev->control_state.ctrl_buf),
				      &(usbd_dev->control_state.ctrl_len));
}
 80017f6:	b003      	add	sp, #12
 80017f8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return _usbd_standard_request(usbd_dev, req,
 80017fc:	f7ff bf6e 	b.w	80016dc <_usbd_standard_request>
			result = cb[i].cb(usbd_dev, req,
 8001800:	f8cd a000 	str.w	sl, [sp]
 8001804:	4643      	mov	r3, r8
 8001806:	463a      	mov	r2, r7
 8001808:	4631      	mov	r1, r6
 800180a:	4620      	mov	r0, r4
 800180c:	47c8      	blx	r9
			if (result == USBD_REQ_HANDLED ||
 800180e:	2801      	cmp	r0, #1
 8001810:	d8ea      	bhi.n	80017e8 <usb_control_request_dispatch+0x32>
}
 8001812:	b003      	add	sp, #12
 8001814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001818 <usb_control_setup_read>:

/* Handle commands and read requests. */
static void usb_control_setup_read(usbd_device *usbd_dev,
		struct usb_setup_data *req)
{
 8001818:	b538      	push	{r3, r4, r5, lr}
	usbd_dev->control_state.ctrl_buf = usbd_dev->ctrl_buf;
 800181a:	6903      	ldr	r3, [r0, #16]
 800181c:	6383      	str	r3, [r0, #56]	; 0x38
	usbd_dev->control_state.ctrl_len = req->wLength;
 800181e:	798b      	ldrb	r3, [r1, #6]
 8001820:	79ca      	ldrb	r2, [r1, #7]
 8001822:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001826:	8783      	strh	r3, [r0, #60]	; 0x3c
{
 8001828:	4604      	mov	r4, r0
 800182a:	460d      	mov	r5, r1

	if (usb_control_request_dispatch(usbd_dev, req)) {
 800182c:	f7ff ffc3 	bl	80017b6 <usb_control_request_dispatch>
 8001830:	b310      	cbz	r0, 8001878 <usb_control_setup_read+0x60>
		if (req->wLength) {
 8001832:	88eb      	ldrh	r3, [r5, #6]
 8001834:	b1bb      	cbz	r3, 8001866 <usb_control_setup_read+0x4e>
			usbd_dev->control_state.needs_zlp =
				needs_zlp(usbd_dev->control_state.ctrl_len,
 8001836:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 8001838:	6821      	ldr	r1, [r4, #0]
	if (len < wLength) {
 800183a:	4293      	cmp	r3, r2
				needs_zlp(usbd_dev->control_state.ctrl_len,
 800183c:	79c9      	ldrb	r1, [r1, #7]
	if (len < wLength) {
 800183e:	d90e      	bls.n	800185e <usb_control_setup_read+0x46>
		if (len && (len % ep_size == 0)) {
 8001840:	b17a      	cbz	r2, 8001862 <usb_control_setup_read+0x4a>
 8001842:	fb92 f3f1 	sdiv	r3, r2, r1
 8001846:	fb01 2313 	mls	r3, r1, r3, r2
 800184a:	fab3 f383 	clz	r3, r3
 800184e:	095b      	lsrs	r3, r3, #5
			usbd_dev->control_state.needs_zlp =
 8001850:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
					req->wLength,
					usbd_dev->desc->bMaxPacketSize0);
			/* Go to data out stage if handled. */
			usb_control_send_chunk(usbd_dev);
 8001854:	4620      	mov	r0, r4
		}
	} else {
		/* Stall endpoint on failure. */
		stall_transaction(usbd_dev);
	}
}
 8001856:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			usb_control_send_chunk(usbd_dev);
 800185a:	f7ff bf83 	b.w	8001764 <usb_control_send_chunk>
	return false;
 800185e:	2300      	movs	r3, #0
 8001860:	e7f6      	b.n	8001850 <usb_control_setup_read+0x38>
 8001862:	4613      	mov	r3, r2
 8001864:	e7f4      	b.n	8001850 <usb_control_setup_read+0x38>
			usbd_ep_write_packet(usbd_dev, 0, NULL, 0);
 8001866:	461a      	mov	r2, r3
 8001868:	4619      	mov	r1, r3
 800186a:	4620      	mov	r0, r4
 800186c:	f7ff fc8d 	bl	800118a <usbd_ep_write_packet>
			usbd_dev->control_state.state = STATUS_IN;
 8001870:	2304      	movs	r3, #4
 8001872:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
}
 8001876:	bd38      	pop	{r3, r4, r5, pc}
		stall_transaction(usbd_dev);
 8001878:	4620      	mov	r0, r4
}
 800187a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		stall_transaction(usbd_dev);
 800187e:	f7ff bf49 	b.w	8001714 <stall_transaction>

08001882 <usbd_register_control_callback>:
{
 8001882:	b570      	push	{r4, r5, r6, lr}
	for (i = 0; i < MAX_USER_CONTROL_CALLBACK; i++) {
 8001884:	2600      	movs	r6, #0
 8001886:	eb00 05c6 	add.w	r5, r0, r6, lsl #3
		if (usbd_dev->user_control_callback[i].cb) {
 800188a:	6cac      	ldr	r4, [r5, #72]	; 0x48
 800188c:	b12c      	cbz	r4, 800189a <usbd_register_control_callback+0x18>
	for (i = 0; i < MAX_USER_CONTROL_CALLBACK; i++) {
 800188e:	3601      	adds	r6, #1
 8001890:	2e04      	cmp	r6, #4
 8001892:	d1f8      	bne.n	8001886 <usbd_register_control_callback+0x4>
	return -1;
 8001894:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 8001898:	bd70      	pop	{r4, r5, r6, pc}
		usbd_dev->user_control_callback[i].type = type;
 800189a:	f885 104c 	strb.w	r1, [r5, #76]	; 0x4c
		usbd_dev->user_control_callback[i].type_mask = type_mask;
 800189e:	f885 204d 	strb.w	r2, [r5, #77]	; 0x4d
		usbd_dev->user_control_callback[i].cb = callback;
 80018a2:	64ab      	str	r3, [r5, #72]	; 0x48
		return 0;
 80018a4:	4620      	mov	r0, r4
 80018a6:	e7f7      	b.n	8001898 <usbd_register_control_callback+0x16>

080018a8 <_usbd_control_setup>:

/* Do not appear to belong to the API, so are omitted from docs */
/**@}*/

void _usbd_control_setup(usbd_device *usbd_dev, uint8_t ea)
{
 80018a8:	b570      	push	{r4, r5, r6, lr}
	struct usb_setup_data *req = &usbd_dev->control_state.req;
 80018aa:	f100 0630 	add.w	r6, r0, #48	; 0x30
	(void)ea;

	usbd_dev->control_state.complete = NULL;
 80018ae:	2500      	movs	r5, #0
 80018b0:	6405      	str	r5, [r0, #64]	; 0x40

	//usbd_ep_nak_set(usbd_dev, 0, 1);

	if (usbd_ep_read_packet(usbd_dev, 0, req, 8) != 8) {
 80018b2:	2308      	movs	r3, #8
 80018b4:	4632      	mov	r2, r6
 80018b6:	4629      	mov	r1, r5
{
 80018b8:	4604      	mov	r4, r0
	if (usbd_ep_read_packet(usbd_dev, 0, req, 8) != 8) {
 80018ba:	f7ff fc6e 	bl	800119a <usbd_ep_read_packet>
 80018be:	2808      	cmp	r0, #8
 80018c0:	d004      	beq.n	80018cc <_usbd_control_setup+0x24>
		stall_transaction(usbd_dev);
 80018c2:	4620      	mov	r0, r4
	} else if (req->bmRequestType & 0x80) {
		usb_control_setup_read(usbd_dev, req);
	} else {
		usb_control_setup_write(usbd_dev, req);
	}
}
 80018c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		stall_transaction(usbd_dev);
 80018c8:	f7ff bf24 	b.w	8001714 <stall_transaction>
	if (req->wLength == 0) {
 80018cc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80018ce:	b92b      	cbnz	r3, 80018dc <_usbd_control_setup+0x34>
		usb_control_setup_read(usbd_dev, req);
 80018d0:	4631      	mov	r1, r6
 80018d2:	4620      	mov	r0, r4
}
 80018d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		usb_control_setup_read(usbd_dev, req);
 80018d8:	f7ff bf9e 	b.w	8001818 <usb_control_setup_read>
	} else if (req->bmRequestType & 0x80) {
 80018dc:	f994 2030 	ldrsb.w	r2, [r4, #48]	; 0x30
 80018e0:	2a00      	cmp	r2, #0
 80018e2:	dbf5      	blt.n	80018d0 <_usbd_control_setup+0x28>
	if (req->wLength > usbd_dev->ctrl_buf_len) {
 80018e4:	8aa2      	ldrh	r2, [r4, #20]
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d3eb      	bcc.n	80018c2 <_usbd_control_setup+0x1a>
	usbd_dev->control_state.ctrl_buf = usbd_dev->ctrl_buf;
 80018ea:	6922      	ldr	r2, [r4, #16]
 80018ec:	63a2      	str	r2, [r4, #56]	; 0x38
	if (req->wLength > usbd_dev->desc->bMaxPacketSize0) {
 80018ee:	6822      	ldr	r2, [r4, #0]
	usbd_dev->control_state.ctrl_len = 0;
 80018f0:	87a5      	strh	r5, [r4, #60]	; 0x3c
	if (req->wLength > usbd_dev->desc->bMaxPacketSize0) {
 80018f2:	79d2      	ldrb	r2, [r2, #7]
 80018f4:	429a      	cmp	r2, r3
		usbd_dev->control_state.state = DATA_OUT;
 80018f6:	bf34      	ite	cc
 80018f8:	2305      	movcc	r3, #5
		usbd_dev->control_state.state = LAST_DATA_OUT;
 80018fa:	2306      	movcs	r3, #6
 80018fc:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
}
 8001900:	bd70      	pop	{r4, r5, r6, pc}

08001902 <_usbd_control_out>:

void _usbd_control_out(usbd_device *usbd_dev, uint8_t ea)
{
	(void)ea;

	switch (usbd_dev->control_state.state) {
 8001902:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8001906:	2b06      	cmp	r3, #6
{
 8001908:	b510      	push	{r4, lr}
 800190a:	4604      	mov	r4, r0
	switch (usbd_dev->control_state.state) {
 800190c:	d012      	beq.n	8001934 <_usbd_control_out+0x32>
 800190e:	2b07      	cmp	r3, #7
 8001910:	d027      	beq.n	8001962 <_usbd_control_out+0x60>
 8001912:	2b05      	cmp	r3, #5
 8001914:	d121      	bne.n	800195a <_usbd_control_out+0x58>
	case DATA_OUT:
		if (usb_control_recv_chunk(usbd_dev) < 0) {
 8001916:	f7ff ff07 	bl	8001728 <usb_control_recv_chunk>
 800191a:	2800      	cmp	r0, #0
 800191c:	db09      	blt.n	8001932 <_usbd_control_out+0x30>
			break;
		}
		if ((usbd_dev->control_state.req.wLength -
					usbd_dev->control_state.ctrl_len) <=
 800191e:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
		if ((usbd_dev->control_state.req.wLength -
 8001920:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001922:	1a9b      	subs	r3, r3, r2
					usbd_dev->desc->bMaxPacketSize0) {
 8001924:	6822      	ldr	r2, [r4, #0]
 8001926:	79d2      	ldrb	r2, [r2, #7]
		if ((usbd_dev->control_state.req.wLength -
 8001928:	4293      	cmp	r3, r2
 800192a:	dc02      	bgt.n	8001932 <_usbd_control_out+0x30>
			usbd_dev->control_state.state = LAST_DATA_OUT;
 800192c:	2306      	movs	r3, #6
		 */
		if (usb_control_request_dispatch(usbd_dev,
					&(usbd_dev->control_state.req))) {
			/* Go to status stage on success. */
			usbd_ep_write_packet(usbd_dev, 0, NULL, 0);
			usbd_dev->control_state.state = STATUS_IN;
 800192e:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
		usbd_dev->control_state.complete = NULL;
		break;
	default:
		stall_transaction(usbd_dev);
	}
}
 8001932:	bd10      	pop	{r4, pc}
		if (usb_control_recv_chunk(usbd_dev) < 0) {
 8001934:	f7ff fef8 	bl	8001728 <usb_control_recv_chunk>
 8001938:	2800      	cmp	r0, #0
 800193a:	dbfa      	blt.n	8001932 <_usbd_control_out+0x30>
		if (usb_control_request_dispatch(usbd_dev,
 800193c:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8001940:	4620      	mov	r0, r4
 8001942:	f7ff ff38 	bl	80017b6 <usb_control_request_dispatch>
 8001946:	b138      	cbz	r0, 8001958 <_usbd_control_out+0x56>
			usbd_ep_write_packet(usbd_dev, 0, NULL, 0);
 8001948:	2300      	movs	r3, #0
 800194a:	461a      	mov	r2, r3
 800194c:	4619      	mov	r1, r3
 800194e:	4620      	mov	r0, r4
 8001950:	f7ff fc1b 	bl	800118a <usbd_ep_write_packet>
			usbd_dev->control_state.state = STATUS_IN;
 8001954:	2304      	movs	r3, #4
 8001956:	e7ea      	b.n	800192e <_usbd_control_out+0x2c>
			stall_transaction(usbd_dev);
 8001958:	4620      	mov	r0, r4
}
 800195a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		stall_transaction(usbd_dev);
 800195e:	f7ff bed9 	b.w	8001714 <stall_transaction>
		usbd_ep_read_packet(usbd_dev, 0, NULL, 0);
 8001962:	2300      	movs	r3, #0
 8001964:	461a      	mov	r2, r3
 8001966:	4619      	mov	r1, r3
 8001968:	f7ff fc17 	bl	800119a <usbd_ep_read_packet>
		usbd_dev->control_state.state = IDLE;
 800196c:	2300      	movs	r3, #0
 800196e:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
		if (usbd_dev->control_state.complete) {
 8001972:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001974:	b11b      	cbz	r3, 800197e <_usbd_control_out+0x7c>
			usbd_dev->control_state.complete(usbd_dev,
 8001976:	f104 0130 	add.w	r1, r4, #48	; 0x30
 800197a:	4620      	mov	r0, r4
 800197c:	4798      	blx	r3
		usbd_dev->control_state.complete = NULL;
 800197e:	2300      	movs	r3, #0
 8001980:	6423      	str	r3, [r4, #64]	; 0x40
		break;
 8001982:	e7d6      	b.n	8001932 <_usbd_control_out+0x30>

08001984 <_usbd_control_in>:
void _usbd_control_in(usbd_device *usbd_dev, uint8_t ea)
{
	(void)ea;
	struct usb_setup_data *req = &(usbd_dev->control_state.req);

	switch (usbd_dev->control_state.state) {
 8001984:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8001988:	2b03      	cmp	r3, #3
{
 800198a:	b510      	push	{r4, lr}
 800198c:	4604      	mov	r4, r0
	switch (usbd_dev->control_state.state) {
 800198e:	d007      	beq.n	80019a0 <_usbd_control_in+0x1c>
 8001990:	2b04      	cmp	r3, #4
 8001992:	d009      	beq.n	80019a8 <_usbd_control_in+0x24>
 8001994:	2b02      	cmp	r3, #2
 8001996:	d11c      	bne.n	80019d2 <_usbd_control_in+0x4e>
		usbd_dev->control_state.state = IDLE;
		break;
	default:
		stall_transaction(usbd_dev);
	}
}
 8001998:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		usb_control_send_chunk(usbd_dev);
 800199c:	f7ff bee2 	b.w	8001764 <usb_control_send_chunk>
		usbd_dev->control_state.state = STATUS_OUT;
 80019a0:	2307      	movs	r3, #7
		usbd_dev->control_state.state = IDLE;
 80019a2:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
}
 80019a6:	bd10      	pop	{r4, pc}
		if (usbd_dev->control_state.complete) {
 80019a8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80019aa:	b113      	cbz	r3, 80019b2 <_usbd_control_in+0x2e>
			usbd_dev->control_state.complete(usbd_dev,
 80019ac:	f100 0130 	add.w	r1, r0, #48	; 0x30
 80019b0:	4798      	blx	r3
		if ((req->bmRequestType == 0) &&
 80019b2:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 80019b6:	b953      	cbnz	r3, 80019ce <_usbd_control_in+0x4a>
 80019b8:	f894 3031 	ldrb.w	r3, [r4, #49]	; 0x31
 80019bc:	2b05      	cmp	r3, #5
 80019be:	d106      	bne.n	80019ce <_usbd_control_in+0x4a>
			usbd_dev->driver->set_address(usbd_dev, req->wValue);
 80019c0:	8e61      	ldrh	r1, [r4, #50]	; 0x32
 80019c2:	f8d4 30dc 	ldr.w	r3, [r4, #220]	; 0xdc
 80019c6:	b2c9      	uxtb	r1, r1
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	4620      	mov	r0, r4
 80019cc:	4798      	blx	r3
		usbd_dev->control_state.state = IDLE;
 80019ce:	2300      	movs	r3, #0
 80019d0:	e7e7      	b.n	80019a2 <_usbd_control_in+0x1e>
}
 80019d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		stall_transaction(usbd_dev);
 80019d6:	f7ff be9d 	b.w	8001714 <stall_transaction>
	...

080019dc <stm32f107_usbd_init>:
	.rx_fifo_size = RX_FIFO_SIZE,
};

/** Initialize the USB device controller hardware of the STM32. */
static usbd_device *stm32f107_usbd_init(void)
{
 80019dc:	b508      	push	{r3, lr}
	rcc_periph_clock_enable(RCC_OTGFS);
 80019de:	f240 6087 	movw	r0, #1671	; 0x687
 80019e2:	f7ff faef 	bl	8000fc4 <rcc_periph_clock_enable>
	OTG_FS_GUSBCFG |= OTG_GUSBCFG_PHYSEL;
 80019e6:	4a25      	ldr	r2, [pc, #148]	; (8001a7c <stm32f107_usbd_init+0xa0>)
 80019e8:	6813      	ldr	r3, [r2, #0]
 80019ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019ee:	6013      	str	r3, [r2, #0]

	/* Wait for AHB idle. */
	while (!(OTG_FS_GRSTCTL & OTG_GRSTCTL_AHBIDL));
 80019f0:	4b23      	ldr	r3, [pc, #140]	; (8001a80 <stm32f107_usbd_init+0xa4>)
 80019f2:	4619      	mov	r1, r3
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	2a00      	cmp	r2, #0
 80019f8:	dafc      	bge.n	80019f4 <stm32f107_usbd_init+0x18>
	/* Do core soft reset. */
	OTG_FS_GRSTCTL |= OTG_GRSTCTL_CSRST;
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	f042 0201 	orr.w	r2, r2, #1
 8001a00:	601a      	str	r2, [r3, #0]
	while (OTG_FS_GRSTCTL & OTG_GRSTCTL_CSRST);
 8001a02:	680b      	ldr	r3, [r1, #0]
 8001a04:	07db      	lsls	r3, r3, #31
 8001a06:	d4fc      	bmi.n	8001a02 <stm32f107_usbd_init+0x26>

	if (OTG_FS_CID >= OTG_CID_HAS_VBDEN) {
 8001a08:	4b1e      	ldr	r3, [pc, #120]	; (8001a84 <stm32f107_usbd_init+0xa8>)

	/* Restart the PHY clock. */
	OTG_FS_PCGCCTL = 0;

	OTG_FS_GRXFSIZ = stm32f107_usb_driver.rx_fifo_size;
	usbd_dev.fifo_mem_top = stm32f107_usb_driver.rx_fifo_size;
 8001a0a:	481f      	ldr	r0, [pc, #124]	; (8001a88 <stm32f107_usbd_init+0xac>)
	if (OTG_FS_CID >= OTG_CID_HAS_VBDEN) {
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a12:	4b1e      	ldr	r3, [pc, #120]	; (8001a8c <stm32f107_usbd_init+0xb0>)
		OTG_FS_GCCFG |= OTG_GCCFG_VBDEN | OTG_GCCFG_PWRDWN;
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	bf2c      	ite	cs
 8001a18:	f442 1204 	orrcs.w	r2, r2, #2162688	; 0x210000
		OTG_FS_GCCFG |= OTG_GCCFG_VBUSBSEN | OTG_GCCFG_PWRDWN;
 8001a1c:	f442 2210 	orrcc.w	r2, r2, #589824	; 0x90000
 8001a20:	601a      	str	r2, [r3, #0]
	OTG_FS_DCTL &= ~OTG_DCTL_SDIS;
 8001a22:	4a1b      	ldr	r2, [pc, #108]	; (8001a90 <stm32f107_usbd_init+0xb4>)
 8001a24:	6813      	ldr	r3, [r2, #0]
 8001a26:	f023 0302 	bic.w	r3, r3, #2
 8001a2a:	6013      	str	r3, [r2, #0]
	OTG_FS_GUSBCFG |= OTG_GUSBCFG_FDMOD | OTG_GUSBCFG_TRDT_MASK;
 8001a2c:	f5a2 62ff 	sub.w	r2, r2, #2040	; 0x7f8
 8001a30:	6813      	ldr	r3, [r2, #0]
 8001a32:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001a36:	f443 5370 	orr.w	r3, r3, #15360	; 0x3c00
 8001a3a:	6013      	str	r3, [r2, #0]
	OTG_FS_GINTSTS = OTG_GINTSTS_MMIS;
 8001a3c:	4b15      	ldr	r3, [pc, #84]	; (8001a94 <stm32f107_usbd_init+0xb8>)
 8001a3e:	2202      	movs	r2, #2
 8001a40:	601a      	str	r2, [r3, #0]
	OTG_FS_DCFG |= OTG_DCFG_DSPD;
 8001a42:	4a15      	ldr	r2, [pc, #84]	; (8001a98 <stm32f107_usbd_init+0xbc>)
 8001a44:	6813      	ldr	r3, [r2, #0]
 8001a46:	f043 0303 	orr.w	r3, r3, #3
 8001a4a:	6013      	str	r3, [r2, #0]
	OTG_FS_PCGCCTL = 0;
 8001a4c:	4b13      	ldr	r3, [pc, #76]	; (8001a9c <stm32f107_usbd_init+0xc0>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	601a      	str	r2, [r3, #0]
	OTG_FS_GRXFSIZ = stm32f107_usb_driver.rx_fifo_size;
 8001a52:	4a13      	ldr	r2, [pc, #76]	; (8001aa0 <stm32f107_usbd_init+0xc4>)
 8001a54:	2380      	movs	r3, #128	; 0x80
 8001a56:	6013      	str	r3, [r2, #0]
	usbd_dev.fifo_mem_top = stm32f107_usb_driver.rx_fifo_size;
 8001a58:	f8a0 30e0 	strh.w	r3, [r0, #224]	; 0xe0

	/* Unmask interrupts for TX and RX. */
	OTG_FS_GAHBCFG |= OTG_GAHBCFG_GINT;
 8001a5c:	f852 3c1c 	ldr.w	r3, [r2, #-28]
 8001a60:	f043 0301 	orr.w	r3, r3, #1
 8001a64:	f842 3c1c 	str.w	r3, [r2, #-28]
	OTG_FS_GINTMSK = OTG_GINTMSK_ENUMDNEM |
 8001a68:	4b0e      	ldr	r3, [pc, #56]	; (8001aa4 <stm32f107_usbd_init+0xc8>)
 8001a6a:	4a0f      	ldr	r2, [pc, #60]	; (8001aa8 <stm32f107_usbd_init+0xcc>)
 8001a6c:	601a      	str	r2, [r3, #0]
			 OTG_GINTMSK_RXFLVLM |
			 OTG_GINTMSK_IEPINT |
			 OTG_GINTMSK_USBSUSPM |
			 OTG_GINTMSK_WUIM;
	OTG_FS_DAINTMSK = 0xF;
 8001a6e:	220f      	movs	r2, #15
 8001a70:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
	OTG_FS_DIEPMSK = OTG_DIEPMSK_XFRCM;
 8001a74:	2201      	movs	r2, #1
 8001a76:	f8c3 27f8 	str.w	r2, [r3, #2040]	; 0x7f8

	return &usbd_dev;
}
 8001a7a:	bd08      	pop	{r3, pc}
 8001a7c:	5000000c 	.word	0x5000000c
 8001a80:	50000010 	.word	0x50000010
 8001a84:	5000003c 	.word	0x5000003c
 8001a88:	2000004c 	.word	0x2000004c
 8001a8c:	50000038 	.word	0x50000038
 8001a90:	50000804 	.word	0x50000804
 8001a94:	50000014 	.word	0x50000014
 8001a98:	50000800 	.word	0x50000800
 8001a9c:	50000e00 	.word	0x50000e00
 8001aa0:	50000024 	.word	0x50000024
 8001aa4:	50000018 	.word	0x50000018
 8001aa8:	80042810 	.word	0x80042810

08001aac <blocking_handler>:
	}

}

void blocking_handler(void)
{
 8001aac:	e7fe      	b.n	8001aac <blocking_handler>

08001aae <null_handler>:
}

void null_handler(void)
{
	/* Do nothing. */
}
 8001aae:	4770      	bx	lr

08001ab0 <reset_handler>:
{
 8001ab0:	4c1a      	ldr	r4, [pc, #104]	; (8001b1c <reset_handler+0x6c>)
 8001ab2:	491b      	ldr	r1, [pc, #108]	; (8001b20 <reset_handler+0x70>)
	for (src = &_data_loadaddr, dest = &_data;
 8001ab4:	481b      	ldr	r0, [pc, #108]	; (8001b24 <reset_handler+0x74>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	1853      	adds	r3, r2, r1
 8001aba:	4283      	cmp	r3, r0
 8001abc:	d31a      	bcc.n	8001af4 <reset_handler+0x44>
	while (dest < &_ebss) {
 8001abe:	4a1a      	ldr	r2, [pc, #104]	; (8001b28 <reset_handler+0x78>)
		*dest++ = 0;
 8001ac0:	2100      	movs	r1, #0
	while (dest < &_ebss) {
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d31a      	bcc.n	8001afc <reset_handler+0x4c>
	SCB_CCR |= SCB_CCR_STKALIGN;
 8001ac6:	4a19      	ldr	r2, [pc, #100]	; (8001b2c <reset_handler+0x7c>)
	for (fp = &__preinit_array_start; fp < &__preinit_array_end; fp++) {
 8001ac8:	4c19      	ldr	r4, [pc, #100]	; (8001b30 <reset_handler+0x80>)
	SCB_CCR |= SCB_CCR_STKALIGN;
 8001aca:	6813      	ldr	r3, [r2, #0]
	for (fp = &__preinit_array_start; fp < &__preinit_array_end; fp++) {
 8001acc:	4d19      	ldr	r5, [pc, #100]	; (8001b34 <reset_handler+0x84>)
	SCB_CCR |= SCB_CCR_STKALIGN;
 8001ace:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ad2:	6013      	str	r3, [r2, #0]
#include <libopencm3/cm3/scb.h>

static void pre_main(void)
{
	/* Enable access to Floating-Point coprocessor. */
	SCB_CPACR |= SCB_CPACR_FULL * (SCB_CPACR_CP10 | SCB_CPACR_CP11);
 8001ad4:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8001ad6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ada:	6753      	str	r3, [r2, #116]	; 0x74
	for (fp = &__preinit_array_start; fp < &__preinit_array_end; fp++) {
 8001adc:	42ac      	cmp	r4, r5
 8001ade:	d310      	bcc.n	8001b02 <reset_handler+0x52>
	for (fp = &__init_array_start; fp < &__init_array_end; fp++) {
 8001ae0:	4c15      	ldr	r4, [pc, #84]	; (8001b38 <reset_handler+0x88>)
 8001ae2:	4d16      	ldr	r5, [pc, #88]	; (8001b3c <reset_handler+0x8c>)
 8001ae4:	42ac      	cmp	r4, r5
 8001ae6:	d310      	bcc.n	8001b0a <reset_handler+0x5a>
	main();
 8001ae8:	f7fe fd18 	bl	800051c <main>
	for (fp = &__fini_array_start; fp < &__fini_array_end; fp++) {
 8001aec:	4c14      	ldr	r4, [pc, #80]	; (8001b40 <reset_handler+0x90>)
 8001aee:	4d15      	ldr	r5, [pc, #84]	; (8001b44 <reset_handler+0x94>)
 8001af0:	42ac      	cmp	r4, r5
 8001af2:	d30e      	bcc.n	8001b12 <reset_handler+0x62>
		*dest = *src;
 8001af4:	5913      	ldr	r3, [r2, r4]
 8001af6:	5053      	str	r3, [r2, r1]
 8001af8:	3204      	adds	r2, #4
 8001afa:	e7dd      	b.n	8001ab8 <reset_handler+0x8>
		*dest++ = 0;
 8001afc:	6019      	str	r1, [r3, #0]
 8001afe:	3304      	adds	r3, #4
 8001b00:	e7df      	b.n	8001ac2 <reset_handler+0x12>
		(*fp)();
 8001b02:	f854 3b04 	ldr.w	r3, [r4], #4
 8001b06:	4798      	blx	r3
 8001b08:	e7e8      	b.n	8001adc <reset_handler+0x2c>
		(*fp)();
 8001b0a:	f854 3b04 	ldr.w	r3, [r4], #4
 8001b0e:	4798      	blx	r3
 8001b10:	e7e8      	b.n	8001ae4 <reset_handler+0x34>
		(*fp)();
 8001b12:	f854 3b04 	ldr.w	r3, [r4], #4
 8001b16:	4798      	blx	r3
 8001b18:	e7ea      	b.n	8001af0 <reset_handler+0x40>
 8001b1a:	bf00      	nop
 8001b1c:	08002220 	.word	0x08002220
 8001b20:	20000000 	.word	0x20000000
 8001b24:	20000028 	.word	0x20000028
 8001b28:	20000280 	.word	0x20000280
 8001b2c:	e000ed14 	.word	0xe000ed14
 8001b30:	08002220 	.word	0x08002220
 8001b34:	08002220 	.word	0x08002220
 8001b38:	08002220 	.word	0x08002220
 8001b3c:	08002220 	.word	0x08002220
 8001b40:	08002220 	.word	0x08002220
 8001b44:	08002220 	.word	0x08002220

08001b48 <nvic_enable_irq>:
 * @param[in] irqn Unsigned int8. Interrupt number @ref nvic_stm32f1_userint
 */

void nvic_enable_irq(uint8_t irqn)
{
	NVIC_ISER(irqn / 32) = (1 << (irqn % 32));
 8001b48:	4b05      	ldr	r3, [pc, #20]	; (8001b60 <nvic_enable_irq+0x18>)
 8001b4a:	0942      	lsrs	r2, r0, #5
 8001b4c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8001b50:	f000 001f 	and.w	r0, r0, #31
 8001b54:	2201      	movs	r2, #1
 8001b56:	fa02 f000 	lsl.w	r0, r2, r0
 8001b5a:	6018      	str	r0, [r3, #0]
}
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	e000e100 	.word	0xe000e100

08001b64 <dwt_enable_cycle_counter>:
	return false;			/* Not supported on ARMv6M */
#endif /* defined(__ARM_ARCH_6M__) */

#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)
	/* Note TRCENA is for 7M and above*/
	SCS_DEMCR |= SCS_DEMCR_TRCENA;
 8001b64:	4a09      	ldr	r2, [pc, #36]	; (8001b8c <dwt_enable_cycle_counter+0x28>)
 8001b66:	6813      	ldr	r3, [r2, #0]
 8001b68:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b6c:	6013      	str	r3, [r2, #0]
	if (DWT_CTRL & DWT_CTRL_NOCYCCNT) {
 8001b6e:	4a08      	ldr	r2, [pc, #32]	; (8001b90 <dwt_enable_cycle_counter+0x2c>)
 8001b70:	6813      	ldr	r3, [r2, #0]
 8001b72:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
		return false;		/* Not supported in implementation */
	}

	DWT_CYCCNT = 0;
 8001b76:	bf01      	itttt	eq
 8001b78:	4906      	ldreq	r1, [pc, #24]	; (8001b94 <dwt_enable_cycle_counter+0x30>)
 8001b7a:	600b      	streq	r3, [r1, #0]
	DWT_CTRL |= DWT_CTRL_CYCCNTENA;
 8001b7c:	6813      	ldreq	r3, [r2, #0]
 8001b7e:	f043 0301 	orreq.w	r3, r3, #1
	return true;
 8001b82:	bf06      	itte	eq
 8001b84:	2001      	moveq	r0, #1
	DWT_CTRL |= DWT_CTRL_CYCCNTENA;
 8001b86:	6013      	streq	r3, [r2, #0]
		return false;		/* Not supported in implementation */
 8001b88:	2000      	movne	r0, #0
#endif /* defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) */

	/* not supported on other architectures */
	return false;
}
 8001b8a:	4770      	bx	lr
 8001b8c:	e000edfc 	.word	0xe000edfc
 8001b90:	e0001000 	.word	0xe0001000
 8001b94:	e0001004 	.word	0xe0001004

08001b98 <dwt_read_cycle_counter>:
#if defined(__ARM_ARCH_6M__)
	return 0;		/* Not supported on ARMv6M */
#endif /* defined(__ARM_ARCH_6M__) */

#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)
	if (DWT_CTRL & DWT_CTRL_CYCCNTENA) {
 8001b98:	4b03      	ldr	r3, [pc, #12]	; (8001ba8 <dwt_read_cycle_counter+0x10>)
 8001b9a:	6818      	ldr	r0, [r3, #0]
 8001b9c:	f010 0001 	ands.w	r0, r0, #1
		return DWT_CYCCNT;
 8001ba0:	bf18      	it	ne
 8001ba2:	6858      	ldrne	r0, [r3, #4]
	} else {
		return 0;		/* not supported or enabled */
	}
#endif /* defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) */
}
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	e0001000 	.word	0xe0001000

08001bac <pwr_set_vos_scale>:

#include <libopencm3/stm32/pwr.h>

void pwr_set_vos_scale(enum pwr_vos_scale scale)
{
	if (scale == PWR_SCALE1) {
 8001bac:	b928      	cbnz	r0, 8001bba <pwr_set_vos_scale+0xe>
		PWR_CR |= PWR_CR_VOS;
 8001bae:	4a06      	ldr	r2, [pc, #24]	; (8001bc8 <pwr_set_vos_scale+0x1c>)
 8001bb0:	6813      	ldr	r3, [r2, #0]
 8001bb2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
	} else if (scale == PWR_SCALE2) {
		PWR_CR &= PWR_CR_VOS;
 8001bb6:	6013      	str	r3, [r2, #0]
	}
}
 8001bb8:	4770      	bx	lr
	} else if (scale == PWR_SCALE2) {
 8001bba:	2801      	cmp	r0, #1
 8001bbc:	d1fc      	bne.n	8001bb8 <pwr_set_vos_scale+0xc>
		PWR_CR &= PWR_CR_VOS;
 8001bbe:	4a02      	ldr	r2, [pc, #8]	; (8001bc8 <pwr_set_vos_scale+0x1c>)
 8001bc0:	6813      	ldr	r3, [r2, #0]
 8001bc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bc6:	e7f6      	b.n	8001bb6 <pwr_set_vos_scale+0xa>
 8001bc8:	40007000 	.word	0x40007000

08001bcc <dwc_set_address>:
#define dev_base_address (usbd_dev->driver->base_address)
#define REBASE(x)        MMIO32((x) + (dev_base_address))

void dwc_set_address(usbd_device *usbd_dev, uint8_t addr)
{
	REBASE(OTG_DCFG) = (REBASE(OTG_DCFG) & ~OTG_DCFG_DAD) | (addr << 4);
 8001bcc:	f8d0 30dc 	ldr.w	r3, [r0, #220]	; 0xdc
 8001bd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bd2:	f8d2 3800 	ldr.w	r3, [r2, #2048]	; 0x800
 8001bd6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8001bda:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 8001bde:	f8c2 1800 	str.w	r1, [r2, #2048]	; 0x800
}
 8001be2:	4770      	bx	lr

08001be4 <dwc_ep_setup>:

void dwc_ep_setup(usbd_device *usbd_dev, uint8_t addr, uint8_t type,
			uint16_t max_size,
			void (*callback) (usbd_device *usbd_dev, uint8_t ep))
{
 8001be4:	f8d0 c0dc 	ldr.w	ip, [r0, #220]	; 0xdc
 8001be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	 * endpoint. Install callback function.
	 */
	uint8_t dir = addr & 0x80;
	addr &= 0x7f;

	if (addr == 0) { /* For the default control endpoint */
 8001bec:	f011 067f 	ands.w	r6, r1, #127	; 0x7f
{
 8001bf0:	9f08      	ldr	r7, [sp, #32]
 8001bf2:	f8dc 502c 	ldr.w	r5, [ip, #44]	; 0x2c
 8001bf6:	f003 047f 	and.w	r4, r3, #127	; 0x7f
	if (addr == 0) { /* For the default control endpoint */
 8001bfa:	d13e      	bne.n	8001c7a <dwc_ep_setup+0x96>
		/* Configure IN part. */
		if (max_size >= 64) {
 8001bfc:	2b3f      	cmp	r3, #63	; 0x3f
 8001bfe:	d931      	bls.n	8001c64 <dwc_ep_setup+0x80>
			REBASE(OTG_DIEPCTL0) = OTG_DIEPCTL0_MPSIZ_64;
 8001c00:	f8c5 6900 	str.w	r6, [r5, #2304]	; 0x900
			REBASE(OTG_DIEPCTL0) = OTG_DIEPCTL0_MPSIZ_16;
		} else {
			REBASE(OTG_DIEPCTL0) = OTG_DIEPCTL0_MPSIZ_8;
		}

		REBASE(OTG_DIEPTSIZ0) =
 8001c04:	f8dc 202c 	ldr.w	r2, [ip, #44]	; 0x2c
 8001c08:	f8c2 4910 	str.w	r4, [r2, #2320]	; 0x910
			(max_size & OTG_DIEPSIZ0_XFRSIZ_MASK);
		REBASE(OTG_DIEPCTL0) |=
 8001c0c:	f8dc 102c 	ldr.w	r1, [ip, #44]	; 0x2c
 8001c10:	f8d1 2900 	ldr.w	r2, [r1, #2304]	; 0x900
 8001c14:	f042 4208 	orr.w	r2, r2, #2281701376	; 0x88000000
 8001c18:	f8c1 2900 	str.w	r2, [r1, #2304]	; 0x900

		/* Configure OUT part. */
		usbd_dev->doeptsiz[0] = OTG_DIEPSIZ0_STUPCNT_1 |
			OTG_DIEPSIZ0_PKTCNT |
			(max_size & OTG_DIEPSIZ0_XFRSIZ_MASK);
		REBASE(OTG_DOEPTSIZ(0)) = usbd_dev->doeptsiz[0];
 8001c1c:	f8dc 202c 	ldr.w	r2, [ip, #44]	; 0x2c
			OTG_DIEPSIZ0_PKTCNT |
 8001c20:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
 8001c24:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
		usbd_dev->doeptsiz[0] = OTG_DIEPSIZ0_STUPCNT_1 |
 8001c28:	f8c0 40e8 	str.w	r4, [r0, #232]	; 0xe8
		REBASE(OTG_DOEPTSIZ(0)) = usbd_dev->doeptsiz[0];
 8001c2c:	f8c2 4b10 	str.w	r4, [r2, #2832]	; 0xb10
		REBASE(OTG_DOEPCTL(0)) |=
 8001c30:	f8dc 102c 	ldr.w	r1, [ip, #44]	; 0x2c
 8001c34:	f8d1 2b00 	ldr.w	r2, [r1, #2816]	; 0xb00
 8001c38:	f042 4208 	orr.w	r2, r2, #2281701376	; 0x88000000
 8001c3c:	f8c1 2b00 	str.w	r2, [r1, #2816]	; 0xb00
		    OTG_DOEPCTL0_EPENA | OTG_DIEPCTL0_SNAK;

		REBASE(OTG_GNPTXFSIZ) = ((max_size / 4) << 16) |
 8001c40:	0899      	lsrs	r1, r3, #2
					 usbd_dev->driver->rx_fifo_size;
 8001c42:	f8bc 3032 	ldrh.w	r3, [ip, #50]	; 0x32
		REBASE(OTG_GNPTXFSIZ) = ((max_size / 4) << 16) |
 8001c46:	f8dc 202c 	ldr.w	r2, [ip, #44]	; 0x2c
 8001c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001c4e:	6293      	str	r3, [r2, #40]	; 0x28
		usbd_dev->fifo_mem_top += max_size / 4;
 8001c50:	f8b0 30e0 	ldrh.w	r3, [r0, #224]	; 0xe0
 8001c54:	4419      	add	r1, r3
 8001c56:	b289      	uxth	r1, r1
 8001c58:	f8a0 10e0 	strh.w	r1, [r0, #224]	; 0xe0
		usbd_dev->fifo_mem_top_ep0 = usbd_dev->fifo_mem_top;
 8001c5c:	f8a0 10e2 	strh.w	r1, [r0, #226]	; 0xe2
		if (callback) {
			usbd_dev->user_callback_ctr[addr][USB_TRANSACTION_OUT] =
			    (void *)callback;
		}
	}
}
 8001c60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		} else if (max_size >= 32) {
 8001c64:	2b1f      	cmp	r3, #31
 8001c66:	d903      	bls.n	8001c70 <dwc_ep_setup+0x8c>
			REBASE(OTG_DIEPCTL0) = OTG_DIEPCTL0_MPSIZ_32;
 8001c68:	2201      	movs	r2, #1
			REBASE(OTG_DIEPCTL0) = OTG_DIEPCTL0_MPSIZ_8;
 8001c6a:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
 8001c6e:	e7c9      	b.n	8001c04 <dwc_ep_setup+0x20>
		} else if (max_size >= 16) {
 8001c70:	2b0f      	cmp	r3, #15
			REBASE(OTG_DIEPCTL0) = OTG_DIEPCTL0_MPSIZ_16;
 8001c72:	bf8c      	ite	hi
 8001c74:	2202      	movhi	r2, #2
			REBASE(OTG_DIEPCTL0) = OTG_DIEPCTL0_MPSIZ_8;
 8001c76:	2203      	movls	r2, #3
 8001c78:	e7f7      	b.n	8001c6a <dwc_ep_setup+0x86>
	if (dir) {
 8001c7a:	0609      	lsls	r1, r1, #24
 8001c7c:	ea4f 1846 	mov.w	r8, r6, lsl #5
 8001c80:	ea4f 4282 	mov.w	r2, r2, lsl #18
 8001c84:	d529      	bpl.n	8001cda <dwc_ep_setup+0xf6>
					     usbd_dev->fifo_mem_top;
 8001c86:	f8b0 90e0 	ldrh.w	r9, [r0, #224]	; 0xe0
		REBASE(OTG_DIEPTXF(addr)) = ((max_size / 4) << 16) |
 8001c8a:	ea4f 0e93 	mov.w	lr, r3, lsr #2
 8001c8e:	f106 0140 	add.w	r1, r6, #64	; 0x40
 8001c92:	ea49 4a0e 	orr.w	sl, r9, lr, lsl #16
 8001c96:	f845 a021 	str.w	sl, [r5, r1, lsl #2]
		REBASE(OTG_DIEPTSIZ(addr)) =
 8001c9a:	f8dc 502c 	ldr.w	r5, [ip, #44]	; 0x2c
 8001c9e:	f505 6511 	add.w	r5, r5, #2320	; 0x910
		usbd_dev->fifo_mem_top += max_size / 4;
 8001ca2:	44ce      	add	lr, r9
 8001ca4:	f8a0 e0e0 	strh.w	lr, [r0, #224]	; 0xe0
		REBASE(OTG_DIEPTSIZ(addr)) =
 8001ca8:	f845 4008 	str.w	r4, [r5, r8]
		    | OTG_DIEPCTL0_USBAEP | OTG_DIEPCTLX_SD0PID
 8001cac:	f042 4118 	orr.w	r1, r2, #2550136832	; 0x98000000
		REBASE(OTG_DIEPCTL(addr)) |=
 8001cb0:	f508 6810 	add.w	r8, r8, #2304	; 0x900
 8001cb4:	f8dc 402c 	ldr.w	r4, [ip, #44]	; 0x2c
		    | OTG_DIEPCTL0_USBAEP | OTG_DIEPCTLX_SD0PID
 8001cb8:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
		REBASE(OTG_DIEPCTL(addr)) |=
 8001cbc:	f858 5004 	ldr.w	r5, [r8, r4]
		    | (addr << 22) | max_size;
 8001cc0:	4319      	orrs	r1, r3
 8001cc2:	ea41 5186 	orr.w	r1, r1, r6, lsl #22
		REBASE(OTG_DIEPCTL(addr)) |=
 8001cc6:	4329      	orrs	r1, r5
 8001cc8:	f848 1004 	str.w	r1, [r8, r4]
		if (callback) {
 8001ccc:	2f00      	cmp	r7, #0
 8001cce:	d0c7      	beq.n	8001c60 <dwc_ep_setup+0x7c>
			usbd_dev->user_callback_ctr[addr][USB_TRANSACTION_IN] =
 8001cd0:	230c      	movs	r3, #12
 8001cd2:	fb03 0006 	mla	r0, r3, r6, r0
 8001cd6:	6687      	str	r7, [r0, #104]	; 0x68
 8001cd8:	e7c2      	b.n	8001c60 <dwc_ep_setup+0x7c>
		usbd_dev->doeptsiz[addr] = OTG_DIEPSIZ0_PKTCNT |
 8001cda:	f106 013a 	add.w	r1, r6, #58	; 0x3a
		REBASE(OTG_DOEPTSIZ(addr)) = usbd_dev->doeptsiz[addr];
 8001cde:	f505 6531 	add.w	r5, r5, #2832	; 0xb10
		usbd_dev->doeptsiz[addr] = OTG_DIEPSIZ0_PKTCNT |
 8001ce2:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8001ce6:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
		REBASE(OTG_DOEPTSIZ(addr)) = usbd_dev->doeptsiz[addr];
 8001cea:	f845 4008 	str.w	r4, [r5, r8]
		REBASE(OTG_DOEPCTL(addr)) |= OTG_DOEPCTL0_EPENA |
 8001cee:	f508 6130 	add.w	r1, r8, #2816	; 0xb00
 8001cf2:	f8dc 402c 	ldr.w	r4, [ip, #44]	; 0x2c
		    OTG_DOEPCTLX_SD0PID | (type << 18) | max_size;
 8001cf6:	f042 4214 	orr.w	r2, r2, #2483027968	; 0x94000000
		REBASE(OTG_DOEPCTL(addr)) |= OTG_DOEPCTL0_EPENA |
 8001cfa:	590d      	ldr	r5, [r1, r4]
		    OTG_DOEPCTLX_SD0PID | (type << 18) | max_size;
 8001cfc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d00:	431a      	orrs	r2, r3
		REBASE(OTG_DOEPCTL(addr)) |= OTG_DOEPCTL0_EPENA |
 8001d02:	432a      	orrs	r2, r5
 8001d04:	510a      	str	r2, [r1, r4]
		if (callback) {
 8001d06:	2f00      	cmp	r7, #0
 8001d08:	d0aa      	beq.n	8001c60 <dwc_ep_setup+0x7c>
			usbd_dev->user_callback_ctr[addr][USB_TRANSACTION_OUT] =
 8001d0a:	230c      	movs	r3, #12
 8001d0c:	fb03 0006 	mla	r0, r3, r6, r0
 8001d10:	66c7      	str	r7, [r0, #108]	; 0x6c
 8001d12:	e7a5      	b.n	8001c60 <dwc_ep_setup+0x7c>

08001d14 <dwc_endpoints_reset>:

void dwc_endpoints_reset(usbd_device *usbd_dev)
{
	int i;
	/* The core resets the endpoints automatically on reset. */
	usbd_dev->fifo_mem_top = usbd_dev->fifo_mem_top_ep0;
 8001d14:	f8b0 30e2 	ldrh.w	r3, [r0, #226]	; 0xe2

	/* Disable any currently active endpoints */
	for (i = 1; i < 4; i++) {
		if (REBASE(OTG_DOEPCTL(i)) & OTG_DOEPCTL0_EPENA) {
 8001d18:	f8d0 20dc 	ldr.w	r2, [r0, #220]	; 0xdc
{
 8001d1c:	b510      	push	{r4, lr}
	usbd_dev->fifo_mem_top = usbd_dev->fifo_mem_top_ep0;
 8001d1e:	f8a0 30e0 	strh.w	r3, [r0, #224]	; 0xe0
		if (REBASE(OTG_DOEPCTL(i)) & OTG_DOEPCTL0_EPENA) {
 8001d22:	f44f 6332 	mov.w	r3, #2848	; 0xb20
 8001d26:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001d28:	5858      	ldr	r0, [r3, r1]
 8001d2a:	2800      	cmp	r0, #0
			REBASE(OTG_DOEPCTL(i)) |= OTG_DOEPCTL0_EPDIS;
 8001d2c:	bfbe      	ittt	lt
 8001d2e:	5858      	ldrlt	r0, [r3, r1]
 8001d30:	f040 4080 	orrlt.w	r0, r0, #1073741824	; 0x40000000
 8001d34:	5058      	strlt	r0, [r3, r1]
		}
		if (REBASE(OTG_DIEPCTL(i)) & OTG_DIEPCTL0_EPENA) {
 8001d36:	f5a3 7000 	sub.w	r0, r3, #512	; 0x200
 8001d3a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001d3c:	5844      	ldr	r4, [r0, r1]
 8001d3e:	2c00      	cmp	r4, #0
			REBASE(OTG_DIEPCTL(i)) |= OTG_DIEPCTL0_EPDIS;
 8001d40:	bfb8      	it	lt
 8001d42:	5844      	ldrlt	r4, [r0, r1]
 8001d44:	f103 0320 	add.w	r3, r3, #32
 8001d48:	bfbc      	itt	lt
 8001d4a:	f044 4480 	orrlt.w	r4, r4, #1073741824	; 0x40000000
 8001d4e:	5044      	strlt	r4, [r0, r1]
	for (i = 1; i < 4; i++) {
 8001d50:	f5b3 6f38 	cmp.w	r3, #2944	; 0xb80
 8001d54:	d1e7      	bne.n	8001d26 <dwc_endpoints_reset+0x12>
		}
	}

	/* Flush all tx/rx fifos */
	REBASE(OTG_GRSTCTL) = OTG_GRSTCTL_TXFFLSH | OTG_GRSTCTL_TXFNUM_ALL
 8001d56:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001d58:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8001d5c:	611a      	str	r2, [r3, #16]
			      | OTG_GRSTCTL_RXFFLSH;
}
 8001d5e:	bd10      	pop	{r4, pc}

08001d60 <dwc_ep_stall_set>:

void dwc_ep_stall_set(usbd_device *usbd_dev, uint8_t addr, uint8_t stall)
{
 8001d60:	b510      	push	{r4, lr}
 8001d62:	f8d0 00dc 	ldr.w	r0, [r0, #220]	; 0xdc
	if (addr == 0) {
 8001d66:	b939      	cbnz	r1, 8001d78 <dwc_ep_stall_set+0x18>
 8001d68:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
		if (stall) {
			REBASE(OTG_DIEPCTL(addr)) |= OTG_DIEPCTL0_STALL;
 8001d6a:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
		if (stall) {
 8001d6e:	b18a      	cbz	r2, 8001d94 <dwc_ep_stall_set+0x34>
			REBASE(OTG_DIEPCTL(addr)) |= OTG_DIEPCTL0_STALL;
 8001d70:	f444 1400 	orr.w	r4, r4, #2097152	; 0x200000
		} else {
			REBASE(OTG_DIEPCTL(addr)) &= ~OTG_DIEPCTL0_STALL;
 8001d74:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
		}
	}

	if (addr & 0x80) {
 8001d78:	060c      	lsls	r4, r1, #24
 8001d7a:	bf46      	itte	mi
 8001d7c:	f001 017f 	andmi.w	r1, r1, #127	; 0x7f
 8001d80:	3148      	addmi	r1, #72	; 0x48
 8001d82:	3158      	addpl	r1, #88	; 0x58
 8001d84:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001d86:	0149      	lsls	r1, r1, #5
		} else {
			REBASE(OTG_DIEPCTL(addr)) &= ~OTG_DIEPCTL0_STALL;
			REBASE(OTG_DIEPCTL(addr)) |= OTG_DIEPCTLX_SD0PID;
		}
	} else {
		if (stall) {
 8001d88:	b13a      	cbz	r2, 8001d9a <dwc_ep_stall_set+0x3a>
			REBASE(OTG_DOEPCTL(addr)) |= OTG_DOEPCTL0_STALL;
 8001d8a:	58ca      	ldr	r2, [r1, r3]
 8001d8c:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8001d90:	50ca      	str	r2, [r1, r3]
		} else {
			REBASE(OTG_DOEPCTL(addr)) &= ~OTG_DOEPCTL0_STALL;
			REBASE(OTG_DOEPCTL(addr)) |= OTG_DOEPCTLX_SD0PID;
		}
	}
}
 8001d92:	bd10      	pop	{r4, pc}
			REBASE(OTG_DIEPCTL(addr)) &= ~OTG_DIEPCTL0_STALL;
 8001d94:	f424 1400 	bic.w	r4, r4, #2097152	; 0x200000
 8001d98:	e7ec      	b.n	8001d74 <dwc_ep_stall_set+0x14>
			REBASE(OTG_DOEPCTL(addr)) &= ~OTG_DOEPCTL0_STALL;
 8001d9a:	58ca      	ldr	r2, [r1, r3]
 8001d9c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8001da0:	50ca      	str	r2, [r1, r3]
			REBASE(OTG_DOEPCTL(addr)) |= OTG_DOEPCTLX_SD0PID;
 8001da2:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8001da4:	588b      	ldr	r3, [r1, r2]
 8001da6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001daa:	508b      	str	r3, [r1, r2]
}
 8001dac:	e7f1      	b.n	8001d92 <dwc_ep_stall_set+0x32>

08001dae <dwc_ep_stall_get>:

uint8_t dwc_ep_stall_get(usbd_device *usbd_dev, uint8_t addr)
{
	/* Return non-zero if STALL set. */
	if (addr & 0x80) {
 8001dae:	060a      	lsls	r2, r1, #24
 8001db0:	f8d0 30dc 	ldr.w	r3, [r0, #220]	; 0xdc
		return (REBASE(OTG_DIEPCTL(addr & 0x7f)) &
 8001db4:	bf46      	itte	mi
 8001db6:	f001 017f 	andmi.w	r1, r1, #127	; 0x7f
 8001dba:	3148      	addmi	r1, #72	; 0x48
				OTG_DIEPCTL0_STALL) ? 1 : 0;
	} else {
		return (REBASE(OTG_DOEPCTL(addr)) &
 8001dbc:	3158      	addpl	r1, #88	; 0x58
 8001dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dc0:	0149      	lsls	r1, r1, #5
 8001dc2:	58c8      	ldr	r0, [r1, r3]
				OTG_DOEPCTL0_STALL) ? 1 : 0;
 8001dc4:	f3c0 5040 	ubfx	r0, r0, #21, #1
	}
}
 8001dc8:	4770      	bx	lr

08001dca <dwc_ep_nak_set>:

void dwc_ep_nak_set(usbd_device *usbd_dev, uint8_t addr, uint8_t nak)
{
	/* It does not make sense to force NAK on IN endpoints. */
	if (addr & 0x80) {
 8001dca:	060b      	lsls	r3, r1, #24
 8001dcc:	d40c      	bmi.n	8001de8 <dwc_ep_nak_set+0x1e>
		return;
	}

	usbd_dev->force_nak[addr] = nak;
 8001dce:	1843      	adds	r3, r0, r1
 8001dd0:	3158      	adds	r1, #88	; 0x58
 8001dd2:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
 8001dd6:	f8d0 30dc 	ldr.w	r3, [r0, #220]	; 0xdc
 8001dda:	0149      	lsls	r1, r1, #5
 8001ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c

	if (nak) {
 8001dde:	b122      	cbz	r2, 8001dea <dwc_ep_nak_set+0x20>
		REBASE(OTG_DOEPCTL(addr)) |= OTG_DOEPCTL0_SNAK;
 8001de0:	58ca      	ldr	r2, [r1, r3]
 8001de2:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
	} else {
		REBASE(OTG_DOEPCTL(addr)) |= OTG_DOEPCTL0_CNAK;
 8001de6:	50ca      	str	r2, [r1, r3]
	}
}
 8001de8:	4770      	bx	lr
		REBASE(OTG_DOEPCTL(addr)) |= OTG_DOEPCTL0_CNAK;
 8001dea:	58ca      	ldr	r2, [r1, r3]
 8001dec:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001df0:	e7f9      	b.n	8001de6 <dwc_ep_nak_set+0x1c>

08001df2 <dwc_ep_write_packet>:

uint16_t dwc_ep_write_packet(usbd_device *usbd_dev, uint8_t addr,
			      const void *buf, uint16_t len)
{
 8001df2:	b570      	push	{r4, r5, r6, lr}
	int i;

	addr &= 0x7F;

	/* Return if endpoint is already enabled. */
	if (REBASE(OTG_DIEPTSIZ(addr)) & OTG_DIEPSIZ0_PKTCNT) {
 8001df4:	f8d0 50dc 	ldr.w	r5, [r0, #220]	; 0xdc
 8001df8:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
	addr &= 0x7F;
 8001dfa:	f001 017f 	and.w	r1, r1, #127	; 0x7f
	if (REBASE(OTG_DIEPTSIZ(addr)) & OTG_DIEPSIZ0_PKTCNT) {
 8001dfe:	014c      	lsls	r4, r1, #5
 8001e00:	f500 6011 	add.w	r0, r0, #2320	; 0x910
 8001e04:	5906      	ldr	r6, [r0, r4]
 8001e06:	0336      	lsls	r6, r6, #12
 8001e08:	d416      	bmi.n	8001e38 <dwc_ep_write_packet+0x46>
		return 0;
	}

	/* Enable endpoint for transmission. */
	REBASE(OTG_DIEPTSIZ(addr)) = OTG_DIEPSIZ0_PKTCNT | len;
 8001e0a:	f443 2600 	orr.w	r6, r3, #524288	; 0x80000
 8001e0e:	5106      	str	r6, [r0, r4]
	REBASE(OTG_DIEPCTL(addr)) |= OTG_DIEPCTL0_EPENA |
 8001e10:	f504 6410 	add.w	r4, r4, #2304	; 0x900
 8001e14:	6aee      	ldr	r6, [r5, #44]	; 0x2c
 8001e16:	59a0      	ldr	r0, [r4, r6]

	/* Copy buffer to endpoint FIFO, note - memcpy does not work.
	 * ARMv7M supports non-word-aligned accesses, ARMv6M does not. */
#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)
	for (i = len; i > 0; i -= 4) {
		REBASE(OTG_FIFO(addr)) = *buf32++;
 8001e18:	3101      	adds	r1, #1
	REBASE(OTG_DIEPCTL(addr)) |= OTG_DIEPCTL0_EPENA |
 8001e1a:	f040 4004 	orr.w	r0, r0, #2214592512	; 0x84000000
 8001e1e:	51a0      	str	r0, [r4, r6]
		REBASE(OTG_FIFO(addr)) = *buf32++;
 8001e20:	0309      	lsls	r1, r1, #12
	for (i = len; i > 0; i -= 4) {
 8001e22:	18d4      	adds	r4, r2, r3
 8001e24:	1aa0      	subs	r0, r4, r2
 8001e26:	2800      	cmp	r0, #0
 8001e28:	dc01      	bgt.n	8001e2e <dwc_ep_write_packet+0x3c>
		}
	}
#endif /* defined(__ARM_ARCH_6M__) */

	return len;
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	bd70      	pop	{r4, r5, r6, pc}
		REBASE(OTG_FIFO(addr)) = *buf32++;
 8001e2e:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8001e30:	f852 6b04 	ldr.w	r6, [r2], #4
 8001e34:	500e      	str	r6, [r1, r0]
 8001e36:	e7f5      	b.n	8001e24 <dwc_ep_write_packet+0x32>
		return 0;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	e7f6      	b.n	8001e2a <dwc_ep_write_packet+0x38>

08001e3c <dwc_ep_read_packet>:

uint16_t dwc_ep_read_packet(usbd_device *usbd_dev, uint8_t addr,
				  void *buf, uint16_t len)
{
 8001e3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001e3e:	4601      	mov	r1, r0
 8001e40:	4610      	mov	r0, r2

	/* We do not need to know the endpoint address since there is only one
	 * receive FIFO for all endpoints.
	 */
	(void) addr;
	len = MIN(len, usbd_dev->rxbcnt);
 8001e42:	f8b1 40f8 	ldrh.w	r4, [r1, #248]	; 0xf8
 8001e46:	429c      	cmp	r4, r3
 8001e48:	bf28      	it	cs
 8001e4a:	461c      	movcs	r4, r3

	/* ARMv7M supports non-word-aligned accesses, ARMv6M does not. */
#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)
	for (i = len; i >= 4; i -= 4) {
 8001e4c:	1915      	adds	r5, r2, r4
	uint32_t *buf32 = buf;
 8001e4e:	4613      	mov	r3, r2
	for (i = len; i >= 4; i -= 4) {
 8001e50:	1aea      	subs	r2, r5, r3
 8001e52:	2a03      	cmp	r2, #3
 8001e54:	dc1c      	bgt.n	8001e90 <dwc_ep_read_packet+0x54>
 8001e56:	08a3      	lsrs	r3, r4, #2
 8001e58:	f06f 0203 	mvn.w	r2, #3
 8001e5c:	fb02 4203 	mla	r2, r2, r3, r4
 8001e60:	eb00 0083 	add.w	r0, r0, r3, lsl #2
		/* buf32 needs to be updated as it is used for extra */
		buf32 = (uint32_t *)buf8;
	}
#endif /* defined(__ARM_ARCH_6M__) */

	if (i) {
 8001e64:	b18a      	cbz	r2, 8001e8a <dwc_ep_read_packet+0x4e>
		extra = REBASE(OTG_FIFO(0));
 8001e66:	f8d1 30dc 	ldr.w	r3, [r1, #220]	; 0xdc
 8001e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	9301      	str	r3, [sp, #4]
		/* we read 4 bytes from the fifo, so update rxbcnt */
		if (usbd_dev->rxbcnt < 4) {
 8001e74:	f8b1 30f8 	ldrh.w	r3, [r1, #248]	; 0xf8
 8001e78:	2b03      	cmp	r3, #3
			/* Be careful not to underflow (rxbcnt is unsigned) */
			usbd_dev->rxbcnt = 0;
 8001e7a:	bf94      	ite	ls
 8001e7c:	2300      	movls	r3, #0
		} else {
			usbd_dev->rxbcnt -= 4;
 8001e7e:	3b04      	subhi	r3, #4
 8001e80:	f8a1 30f8 	strh.w	r3, [r1, #248]	; 0xf8
		}
		memcpy(buf32, &extra, i);
 8001e84:	a901      	add	r1, sp, #4
 8001e86:	f000 f8ff 	bl	8002088 <memcpy>
	}

	return len;
}
 8001e8a:	4620      	mov	r0, r4
 8001e8c:	b003      	add	sp, #12
 8001e8e:	bd30      	pop	{r4, r5, pc}
		*buf32++ = REBASE(OTG_FIFO(0));
 8001e90:	f8d1 20dc 	ldr.w	r2, [r1, #220]	; 0xdc
 8001e94:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001e96:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001e9a:	6812      	ldr	r2, [r2, #0]
 8001e9c:	f843 2b04 	str.w	r2, [r3], #4
		usbd_dev->rxbcnt -= 4;
 8001ea0:	f8b1 20f8 	ldrh.w	r2, [r1, #248]	; 0xf8
 8001ea4:	3a04      	subs	r2, #4
 8001ea6:	f8a1 20f8 	strh.w	r2, [r1, #248]	; 0xf8
 8001eaa:	e7d1      	b.n	8001e50 <dwc_ep_read_packet+0x14>

08001eac <dwc_poll>:
		/* idle */
	}
}

void dwc_poll(usbd_device *usbd_dev)
{
 8001eac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	/* Read interrupt status register. */
	uint32_t intsts = REBASE(OTG_GINTSTS);
 8001eb0:	f8d0 30dc 	ldr.w	r3, [r0, #220]	; 0xdc
 8001eb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001eb6:	6955      	ldr	r5, [r2, #20]
	int i;

	if (intsts & OTG_GINTSTS_ENUMDNE) {
 8001eb8:	f415 5600 	ands.w	r6, r5, #8192	; 0x2000
{
 8001ebc:	4604      	mov	r4, r0
	if (intsts & OTG_GINTSTS_ENUMDNE) {
 8001ebe:	d009      	beq.n	8001ed4 <dwc_poll+0x28>
		/* Handle USB RESET condition. */
		REBASE(OTG_GINTSTS) = OTG_GINTSTS_ENUMDNE;
		usbd_dev->fifo_mem_top = usbd_dev->driver->rx_fifo_size;
 8001ec0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
		REBASE(OTG_GINTSTS) = OTG_GINTSTS_ENUMDNE;
 8001ec2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ec6:	6151      	str	r1, [r2, #20]
		usbd_dev->fifo_mem_top = usbd_dev->driver->rx_fifo_size;
 8001ec8:	f8a0 30e0 	strh.w	r3, [r0, #224]	; 0xe0
	if (usbd_dev->user_callback_sof) {
		REBASE(OTG_GINTMSK) |= OTG_GINTMSK_SOFM;
	} else {
		REBASE(OTG_GINTMSK) &= ~OTG_GINTMSK_SOFM;
	}
}
 8001ecc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		_usbd_reset(usbd_dev);
 8001ed0:	f7ff b942 	b.w	8001158 <_usbd_reset>
						       [USB_TRANSACTION_IN]) {
 8001ed4:	f04f 080c 	mov.w	r8, #12
			REBASE(OTG_DIEPINT(i)) = OTG_DIEPINTX_XFRC;
 8001ed8:	f04f 0901 	mov.w	r9, #1
		if (REBASE(OTG_DIEPINT(i)) & OTG_DIEPINTX_XFRC) {
 8001edc:	f8d4 30dc 	ldr.w	r3, [r4, #220]	; 0xdc
 8001ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ee2:	0177      	lsls	r7, r6, #5
 8001ee4:	f603 1308 	addw	r3, r3, #2312	; 0x908
 8001ee8:	59db      	ldr	r3, [r3, r7]
 8001eea:	07da      	lsls	r2, r3, #31
 8001eec:	d50d      	bpl.n	8001f0a <dwc_poll+0x5e>
						       [USB_TRANSACTION_IN]) {
 8001eee:	fb08 4306 	mla	r3, r8, r6, r4
 8001ef2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
			if (usbd_dev->user_callback_ctr[i]
 8001ef4:	b113      	cbz	r3, 8001efc <dwc_poll+0x50>
				usbd_dev->user_callback_ctr[i]
 8001ef6:	b2f1      	uxtb	r1, r6
 8001ef8:	4620      	mov	r0, r4
 8001efa:	4798      	blx	r3
			REBASE(OTG_DIEPINT(i)) = OTG_DIEPINTX_XFRC;
 8001efc:	f8d4 30dc 	ldr.w	r3, [r4, #220]	; 0xdc
 8001f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f02:	f603 1308 	addw	r3, r3, #2312	; 0x908
 8001f06:	f843 9007 	str.w	r9, [r3, r7]
	for (i = 0; i < 4; i++) { /* Iterate over endpoints. */
 8001f0a:	3601      	adds	r6, #1
 8001f0c:	2e04      	cmp	r6, #4
 8001f0e:	d1e5      	bne.n	8001edc <dwc_poll+0x30>
	if (intsts & OTG_GINTSTS_RXFLVL) {
 8001f10:	06eb      	lsls	r3, r5, #27
 8001f12:	d548      	bpl.n	8001fa6 <dwc_poll+0xfa>
		uint32_t rxstsp = REBASE(OTG_GRXSTSP);
 8001f14:	f8d4 00dc 	ldr.w	r0, [r4, #220]	; 0xdc
 8001f18:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001f1a:	6a1a      	ldr	r2, [r3, #32]
		uint32_t pktsts = rxstsp & OTG_GRXSTSP_PKTSTS_MASK;
 8001f1c:	f402 16f0 	and.w	r6, r2, #1966080	; 0x1e0000
		if (pktsts == OTG_GRXSTSP_PKTSTS_OUT_COMP
 8001f20:	f5b6 2fc0 	cmp.w	r6, #393216	; 0x60000
		uint8_t ep = rxstsp & OTG_GRXSTSP_EPNUM_MASK;
 8001f24:	f002 010f 	and.w	r1, r2, #15
		if (pktsts == OTG_GRXSTSP_PKTSTS_OUT_COMP
 8001f28:	d002      	beq.n	8001f30 <dwc_poll+0x84>
			|| pktsts == OTG_GRXSTSP_PKTSTS_SETUP_COMP)  {
 8001f2a:	f5b6 2f00 	cmp.w	r6, #524288	; 0x80000
 8001f2e:	d118      	bne.n	8001f62 <dwc_poll+0xb6>
			REBASE(OTG_DOEPTSIZ(ep)) = usbd_dev->doeptsiz[ep];
 8001f30:	f101 053a 	add.w	r5, r1, #58	; 0x3a
 8001f34:	014a      	lsls	r2, r1, #5
 8001f36:	f503 6331 	add.w	r3, r3, #2832	; 0xb10
 8001f3a:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 8001f3e:	509d      	str	r5, [r3, r2]
				(usbd_dev->force_nak[ep] ?
 8001f40:	4421      	add	r1, r4
			REBASE(OTG_DOEPCTL(ep)) |= OTG_DOEPCTL0_EPENA |
 8001f42:	f502 6330 	add.w	r3, r2, #2816	; 0xb00
 8001f46:	f891 10e4 	ldrb.w	r1, [r1, #228]	; 0xe4
 8001f4a:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8001f4c:	2900      	cmp	r1, #0
 8001f4e:	581a      	ldr	r2, [r3, r0]
 8001f50:	bf0c      	ite	eq
 8001f52:	f04f 4104 	moveq.w	r1, #2214592512	; 0x84000000
 8001f56:	f04f 4108 	movne.w	r1, #2281701376	; 0x88000000
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	501a      	str	r2, [r3, r0]
}
 8001f5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if ((pktsts != OTG_GRXSTSP_PKTSTS_OUT) &&
 8001f62:	f5b6 2f80 	cmp.w	r6, #262144	; 0x40000
 8001f66:	d073      	beq.n	8002050 <dwc_poll+0x1a4>
 8001f68:	f5b6 2f40 	cmp.w	r6, #786432	; 0xc0000
 8001f6c:	d1f7      	bne.n	8001f5e <dwc_poll+0xb2>
			&& (REBASE(OTG_DIEPTSIZ(ep)) & OTG_DIEPSIZ0_PKTCNT)) {
 8001f6e:	014e      	lsls	r6, r1, #5
 8001f70:	f503 6711 	add.w	r7, r3, #2320	; 0x910
 8001f74:	59bf      	ldr	r7, [r7, r6]
 8001f76:	033f      	lsls	r7, r7, #12
 8001f78:	d440      	bmi.n	8001ffc <dwc_poll+0x150>
			type = USB_TRANSACTION_SETUP;
 8001f7a:	2002      	movs	r0, #2
		if (usbd_dev->user_callback_ctr[ep][type]) {
 8001f7c:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 8001f80:	4403      	add	r3, r0
 8001f82:	331a      	adds	r3, #26
		usbd_dev->rxbcnt = (rxstsp & OTG_GRXSTSP_BCNT_MASK) >> 4;
 8001f84:	f3c2 120a 	ubfx	r2, r2, #4, #11
		if (usbd_dev->user_callback_ctr[ep][type]) {
 8001f88:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
		usbd_dev->rxbcnt = (rxstsp & OTG_GRXSTSP_BCNT_MASK) >> 4;
 8001f8c:	f8a4 20f8 	strh.w	r2, [r4, #248]	; 0xf8
		if (usbd_dev->user_callback_ctr[ep][type]) {
 8001f90:	b10b      	cbz	r3, 8001f96 <dwc_poll+0xea>
			usbd_dev->user_callback_ctr[ep][type] (usbd_dev, ep);
 8001f92:	4620      	mov	r0, r4
 8001f94:	4798      	blx	r3
		for (i = 0; i < usbd_dev->rxbcnt; i += 4) {
 8001f96:	f8b4 10f8 	ldrh.w	r1, [r4, #248]	; 0xf8
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	4299      	cmp	r1, r3
 8001f9e:	dc59      	bgt.n	8002054 <dwc_poll+0x1a8>
		usbd_dev->rxbcnt = 0;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	f8a4 30f8 	strh.w	r3, [r4, #248]	; 0xf8
	if (intsts & OTG_GINTSTS_USBSUSP) {
 8001fa6:	052a      	lsls	r2, r5, #20
 8001fa8:	d508      	bpl.n	8001fbc <dwc_poll+0x110>
		if (usbd_dev->user_callback_suspend) {
 8001faa:	6a23      	ldr	r3, [r4, #32]
 8001fac:	b103      	cbz	r3, 8001fb0 <dwc_poll+0x104>
			usbd_dev->user_callback_suspend();
 8001fae:	4798      	blx	r3
		REBASE(OTG_GINTSTS) = OTG_GINTSTS_USBSUSP;
 8001fb0:	f8d4 30dc 	ldr.w	r3, [r4, #220]	; 0xdc
 8001fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fb6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001fba:	615a      	str	r2, [r3, #20]
	if (intsts & OTG_GINTSTS_WKUPINT) {
 8001fbc:	2d00      	cmp	r5, #0
 8001fbe:	da08      	bge.n	8001fd2 <dwc_poll+0x126>
		if (usbd_dev->user_callback_resume) {
 8001fc0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001fc2:	b103      	cbz	r3, 8001fc6 <dwc_poll+0x11a>
			usbd_dev->user_callback_resume();
 8001fc4:	4798      	blx	r3
		REBASE(OTG_GINTSTS) = OTG_GINTSTS_WKUPINT;
 8001fc6:	f8d4 30dc 	ldr.w	r3, [r4, #220]	; 0xdc
 8001fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fcc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001fd0:	615a      	str	r2, [r3, #20]
	if (intsts & OTG_GINTSTS_SOF) {
 8001fd2:	072b      	lsls	r3, r5, #28
 8001fd4:	d507      	bpl.n	8001fe6 <dwc_poll+0x13a>
 8001fd6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
		if (usbd_dev->user_callback_sof) {
 8001fd8:	b103      	cbz	r3, 8001fdc <dwc_poll+0x130>
			usbd_dev->user_callback_sof();
 8001fda:	4798      	blx	r3
		REBASE(OTG_GINTSTS) = OTG_GINTSTS_SOF;
 8001fdc:	f8d4 30dc 	ldr.w	r3, [r4, #220]	; 0xdc
 8001fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fe2:	2208      	movs	r2, #8
 8001fe4:	615a      	str	r2, [r3, #20]
 8001fe6:	f8d4 30dc 	ldr.w	r3, [r4, #220]	; 0xdc
	if (usbd_dev->user_callback_sof) {
 8001fea:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fee:	2a00      	cmp	r2, #0
 8001ff0:	d038      	beq.n	8002064 <dwc_poll+0x1b8>
		REBASE(OTG_GINTMSK) |= OTG_GINTMSK_SOFM;
 8001ff2:	699a      	ldr	r2, [r3, #24]
 8001ff4:	f042 0208 	orr.w	r2, r2, #8
		REBASE(OTG_GINTMSK) &= ~OTG_GINTMSK_SOFM;
 8001ff8:	619a      	str	r2, [r3, #24]
 8001ffa:	e7b0      	b.n	8001f5e <dwc_poll+0xb2>
	REBASE(OTG_DIEPCTL(ep)) |= OTG_DIEPCTL0_SNAK;
 8001ffc:	f506 6c10 	add.w	ip, r6, #2304	; 0x900
 8002000:	f853 700c 	ldr.w	r7, [r3, ip]
 8002004:	f047 6700 	orr.w	r7, r7, #134217728	; 0x8000000
 8002008:	f843 700c 	str.w	r7, [r3, ip]
	while (!(REBASE(OTG_DIEPINT(ep)) & OTG_DIEPINTX_INEPNE)) {
 800200c:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
 800200e:	f607 1308 	addw	r3, r7, #2312	; 0x908
 8002012:	4433      	add	r3, r6
 8002014:	f8d3 e000 	ldr.w	lr, [r3]
 8002018:	f01e 0f40 	tst.w	lr, #64	; 0x40
 800201c:	d0fa      	beq.n	8002014 <dwc_poll+0x168>
	fifo = (REBASE(OTG_DIEPCTL(ep)) & OTG_DIEPCTL0_TXFNUM_MASK) >> 22;
 800201e:	f85c 3007 	ldr.w	r3, [ip, r7]
 8002022:	0d9b      	lsrs	r3, r3, #22
	while (!(REBASE(OTG_GRSTCTL) & OTG_GRSTCTL_AHBIDL)) {
 8002024:	f8d7 e010 	ldr.w	lr, [r7, #16]
 8002028:	f1be 0f00 	cmp.w	lr, #0
 800202c:	dafa      	bge.n	8002024 <dwc_poll+0x178>
	REBASE(OTG_GRSTCTL) = (fifo << 6) | OTG_GRSTCTL_TXFFLSH;
 800202e:	019b      	lsls	r3, r3, #6
 8002030:	f403 7370 	and.w	r3, r3, #960	; 0x3c0
 8002034:	f043 0320 	orr.w	r3, r3, #32
 8002038:	613b      	str	r3, [r7, #16]
	REBASE(OTG_DIEPTSIZ(ep)) = 0;
 800203a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800203c:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8002040:	2700      	movs	r7, #0
 8002042:	519f      	str	r7, [r3, r6]
	while ((REBASE(OTG_GRSTCTL) & OTG_GRSTCTL_TXFFLSH)) {
 8002044:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002046:	3310      	adds	r3, #16
 8002048:	6818      	ldr	r0, [r3, #0]
 800204a:	0680      	lsls	r0, r0, #26
 800204c:	d4fc      	bmi.n	8002048 <dwc_poll+0x19c>
 800204e:	e794      	b.n	8001f7a <dwc_poll+0xce>
			type = USB_TRANSACTION_OUT;
 8002050:	2001      	movs	r0, #1
 8002052:	e793      	b.n	8001f7c <dwc_poll+0xd0>
			(void)REBASE(OTG_FIFO(0));
 8002054:	f8d4 20dc 	ldr.w	r2, [r4, #220]	; 0xdc
 8002058:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800205a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
		for (i = 0; i < usbd_dev->rxbcnt; i += 4) {
 800205e:	3304      	adds	r3, #4
			(void)REBASE(OTG_FIFO(0));
 8002060:	6812      	ldr	r2, [r2, #0]
 8002062:	e79b      	b.n	8001f9c <dwc_poll+0xf0>
		REBASE(OTG_GINTMSK) &= ~OTG_GINTMSK_SOFM;
 8002064:	699a      	ldr	r2, [r3, #24]
 8002066:	f022 0208 	bic.w	r2, r2, #8
 800206a:	e7c5      	b.n	8001ff8 <dwc_poll+0x14c>

0800206c <dwc_disconnect>:

void dwc_disconnect(usbd_device *usbd_dev, bool disconnected)
{
 800206c:	f8d0 30dc 	ldr.w	r3, [r0, #220]	; 0xdc
 8002070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	if (disconnected) {
		REBASE(OTG_DCTL) |= OTG_DCTL_SDIS;
 8002072:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
	if (disconnected) {
 8002076:	b121      	cbz	r1, 8002082 <dwc_disconnect+0x16>
		REBASE(OTG_DCTL) |= OTG_DCTL_SDIS;
 8002078:	f042 0202 	orr.w	r2, r2, #2
	} else {
		REBASE(OTG_DCTL) &= ~OTG_DCTL_SDIS;
 800207c:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
	}
}
 8002080:	4770      	bx	lr
		REBASE(OTG_DCTL) &= ~OTG_DCTL_SDIS;
 8002082:	f022 0202 	bic.w	r2, r2, #2
 8002086:	e7f9      	b.n	800207c <dwc_disconnect+0x10>

08002088 <memcpy>:
 8002088:	b510      	push	{r4, lr}
 800208a:	1e43      	subs	r3, r0, #1
 800208c:	440a      	add	r2, r1
 800208e:	4291      	cmp	r1, r2
 8002090:	d100      	bne.n	8002094 <memcpy+0xc>
 8002092:	bd10      	pop	{r4, pc}
 8002094:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002098:	f803 4f01 	strb.w	r4, [r3, #1]!
 800209c:	e7f7      	b.n	800208e <memcpy+0x6>

0800209e <memset>:
 800209e:	4402      	add	r2, r0
 80020a0:	4603      	mov	r3, r0
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d100      	bne.n	80020a8 <memset+0xa>
 80020a6:	4770      	bx	lr
 80020a8:	f803 1b01 	strb.w	r1, [r3], #1
 80020ac:	e7f9      	b.n	80020a2 <memset+0x4>

080020ae <strlen>:
 80020ae:	4603      	mov	r3, r0
 80020b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80020b4:	2a00      	cmp	r2, #0
 80020b6:	d1fb      	bne.n	80020b0 <strlen+0x2>
 80020b8:	1a18      	subs	r0, r3, r0
 80020ba:	3801      	subs	r0, #1
 80020bc:	4770      	bx	lr
	...

080020c0 <dev_descr>:
 80020c0:	0112 0200 0000 4000 0483 5710 0200 0201     .......@...W....
 80020d0:	0103 0000                                   ....

080020d4 <hid_report_descriptor>:
 80020d4:	0006 09ff a101 1501 2600 00ff 0875 2095     .........&..u.. 
 80020e4:	0009 0282 1501 2600 00ff 0875 0495 0009     .......&..u.....
 80020f4:	02b2 c001                                   ....

080020f8 <hid_function>:
 80020f8:	2109 0100 0100 2422 0000 0000               .!...."$....

08002104 <hid_endpoint>:
 8002104:	0507 0381 0022 0001 0000 0000 0000 0000     ...."...........

08002114 <hid_iface>:
 8002114:	0409 0000 0301 0000 0400 0021 f808 0020     ..........!... .
 8002124:	0908 0000 0000 0000                         ........

0800212c <ifaces>:
 800212c:	0000 0000 0001 0000 0000 0000 2114 0800     .............!..

0800213c <config>:
 800213c:	0209 0000 0101 c000 2c32 0021 0008 0000     ........2,!.....
 800214c:	6c42 6361 206b 7053 6568 6572 5420 6365     Black Sphere Tec
 800215c:	6e68 6c6f 676f 6569 0073 0000 4948 2044     hnologies...HID 
 800216c:	6544 6f6d 0000 0000 4544 4f4d 0000 0000     Demo....DEMO....

0800217c <rcc_hse_8mhz_3v3>:
 800217c:	0008 0060 0202 0000 0603 0000 0500 0104     ..`.............
 800218c:	6c00 02dc 1b00 00b7 3600 016e 0008 0150     .l.......6n...P.
 800219c:	0704 0000 0602 0000 0400 0000 bd00 0501     ................
 80021ac:	de80 0280 bd00 0501 0008 00f0 0502 0000     ................
 80021bc:	0603 0000 0500 0104 0e00 0727 c380 01c9     ..........'.....
 80021cc:	8700 0393 0008 0150 0702 0000 0605 0000     ......P.........
 80021dc:	0500 0004 7a00 0a03 de80 0280 bd00 0501     .....z..........

080021ec <stm32f107_usb_driver>:
 80021ec:	19dd 0800 1bcd 0800 1be5 0800 1d15 0800     ................
 80021fc:	1d61 0800 1dcb 0800 1daf 0800 1df3 0800     a...............
 800220c:	1e3d 0800 1ead 0800 206d 0800 0000 5000     =.......m .....P
 800221c:	0001 0080                                   ....
