* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Aug 18 2020 14:56:15

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev  C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top  --package  CT256  --outdir  C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc  --dst_sdc_file  C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc  --devicename  iCE40HX8K  

***** Device Info *****
Chip: iCE40HX8K
Package: CT256
Size: 32 X 32

***** Design Utilization Info *****
Design: top
Used Logic Cell: 1235/7680
Used Logic Tile: 192/960
Used IO Cell:    6/256
Used Bram Cell For iCE40: 0/32
Used PLL For iCE40: 0/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: CLK_0_c_g
Clock Source: clk 
Clock Driver: CLK_ibuf_gb_io (ICE_GB_IO)
Driver Position: (16, 0, 1)
Fanout to FF: 265
Fanout to Tile: 95


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . . . . 3 . . . . 
   --------------------------------------------------------------------
33|                                                                     
32|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
31|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
30|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
29|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
28|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
27|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
26|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
25|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
24|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
23|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
22|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
21|   0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
20|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
18|   8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
17|   8 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
16|   8 8 8 8 8 7 7 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
15|   8 8 8 8 8 8 6 0 7 8 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
14|   7 7 6 8 8 7 8 0 7 8 7 1 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
13|   7 8 8 8 6 6 7 0 7 8 4 6 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
12|   8 8 7 5 7 7 7 0 8 6 8 8 6 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
11|   7 8 8 7 6 6 8 0 7 7 5 6 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
10|   8 6 8 7 8 8 8 0 8 7 8 7 7 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 9|   8 8 8 8 5 8 6 0 8 7 8 6 7 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 8|   8 7 8 6 8 6 7 0 7 7 6 7 8 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 7|   8 8 8 8 8 8 8 0 6 8 8 7 8 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 6|   8 8 8 6 8 7 8 0 6 7 6 7 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 5|   1 8 8 6 8 8 8 0 8 6 6 7 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   6 7 7 7 8 8 7 0 8 6 6 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 1 8 8 8 8 7 0 8 8 6 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   2 8 8 7 7 8 8 0 6 4 7 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 1 6 7 8 8 3 0 1 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 6.43

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  .  .  .  .  3  .  .  .  . 
   ------------------------------------------------------------------------------------------------------
33|                                                                                                       
32|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
31|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
30|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
23|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
22|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
21|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|    16  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|    16  0  0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|    16 19 22 20 18 18 21  0  0  3  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|    20 22 17 21 18 22 18  0 20 17  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
14|    19 21 22 20 18 18 21  0 18 20 15  3 21  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|    20 21 17 18 19 22 22  0 15 20 10 14  3  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
12|    18 22 21 18 21 21 22  0 14 13 20 17 13 13  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
11|    19 22 21 21 21 22 22  0 20 17 11 20 14  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|    20 15 21 22 19 24 20  0 22 17 19 16 17  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|    16 20 21 18 19 24 21  0 21 16 22 19 21 16  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|    20 21 21 22 19 22 21  0 16 18 20 21 25  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|    22 22 18 22 17 20 16  0 21 18 22 22 23  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|    16 20 21 20 16 20 17  0 20 21 20 21  7  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     3 16 15 19 18 17 21  0 19  6 14 14  3  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     6 15 14 20 17 19 19  0 19 18 17  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  3 16 21 17 20 21  0 18 19 13  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     2 14 14  9 20 20 17  0 12 12 13  0  5  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  1 12 15 16 16  8  0  3  3  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                                                       

Maximum number of input nets per logic tile: 25
Average number of input nets per logic tile: 16.50

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  .  .  .  .  3  .  .  .  . 
   ------------------------------------------------------------------------------------------------------
33|                                                                                                       
32|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
31|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
30|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
23|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
22|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
21|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|    16  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|    16  0  0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|    16 30 30 25 28 26 24  0  0  3  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|    30 27 26 27 30 25 20  0 21 24  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
14|    23 27 23 29 28 24 29  0 24 25 21  3 24  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|    28 27 26 24 20 22 27  0 21 29 14 21  3  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
12|    31 31 28 19 23 25 24  0 21 18 27 24 18 18  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
11|    24 28 29 26 21 24 29  0 24 24 15 21 15  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|    30 23 30 25 30 24 27  0 22 27 31 28 22  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|    30 29 26 29 19 24 23  0 21 28 28 24 24 17  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|    28 27 30 22 30 22 24  0 28 24 21 24 25  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|    32 31 30 32 32 27 28  0 21 29 26 26 24  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|    32 28 29 21 27 27 26  0 21 23 21 24  7  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     3 28 25 22 25 24 28  0 27  6 19 20  3  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     6 28 23 25 28 28 24  0 28 21 21  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  3 29 29 28 25 27  0 27 31 20  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     2 32 26 28 22 27 31  0 21 12 23  0  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  1 24 26 25 26 12  0  3  3  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                                                       

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 22.10

***** Run Time Info *****
Run Time:  2
