$date
	Sun Sep 18 14:09:37 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0044 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0044 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#24
0"
1!
#48
1"
0!
#72
0"
1!
#96
1"
0!
#120
0"
1!
#144
1"
0!
#168
0"
1!
#192
1"
0!
#216
0"
1!
#240
1"
0!
#264
0"
1!
#288
1"
0!
#312
0"
1!
#336
1"
0!
#360
0"
1!
#376
