Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: alu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "alu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "alu"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : alu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Sebastian\Documents\GitHub\Computer-Architecture3C\srl_shifter.vhd" into library work
Parsing entity <srl_shifter>.
Parsing architecture <Behavioral> of entity <srl_shifter>.
Parsing VHDL file "C:\Users\Sebastian\Documents\GitHub\Computer-Architecture3C\sra_shifter.vhd" into library work
Parsing entity <sra_shifter>.
Parsing architecture <Behavioral> of entity <sra_shifter>.
Parsing VHDL file "C:\Users\Sebastian\Documents\GitHub\Computer-Architecture3C\sll_shifter.vhd" into library work
Parsing entity <sll_shifter>.
Parsing architecture <Behavioral> of entity <sll_shifter>.
Parsing VHDL file "C:\Users\Sebastian\Documents\GitHub\Computer-Architecture\Shift.vhd" into library work
Parsing entity <Shift>.
Parsing architecture <Behavioral> of entity <shift>.
Parsing VHDL file "C:\Users\Sebastian\Documents\GitHub\Computer-Architecture\ADDSUB.vhd" into library work
Parsing entity <ADDSUB>.
Parsing architecture <ADDSUB_arch> of entity <addsub>.
Parsing VHDL file "C:\Users\Sebastian\Documents\GitHub\Computer-Architecture3C\alu.vhd" into library work
Parsing entity <alu>.
Parsing architecture <Behavioral> of entity <alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <alu> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ADDSUB> (architecture <ADDSUB_arch>) with generics from library <work>.

Elaborating entity <Shift> (architecture <Behavioral>) from library <work>.

Elaborating entity <sll_shifter> (architecture <Behavioral>) from library <work>.

Elaborating entity <srl_shifter> (architecture <Behavioral>) from library <work>.

Elaborating entity <sra_shifter> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <alu>.
    Related source file is "C:\Users\Sebastian\Documents\GitHub\Computer-Architecture3C\alu.vhd".
        width = 32
    Found 1-bit register for signal <state>.
    Found 16-bit register for signal <MULTI_CYCLE_PROCESS.count>.
    Found 64-bit register for signal <MULTI_CYCLE_PROCESS.temp_sum>.
    Found 32-bit register for signal <MULTI_CYCLE_PROCESS.quotient>.
    Found 32-bit register for signal <MULTI_CYCLE_PROCESS.remainder>.
    Found 16-bit register for signal <MULTI_CYCLE_PROCESS.div_count>.
    Found 32-bit register for signal <MULTI_CYCLE_PROCESS.temp_div_MSB>.
    Found 32-bit register for signal <MULTI_CYCLE_PROCESS.temp_operand1>.
    Found 32-bit register for signal <MULTI_CYCLE_PROCESS.temp_operand2>.
    Found 1-bit register for signal <done>.
    Found 64-bit register for signal <MULTI_CYCLE_PROCESS.temp_op1>.
    Found 1-bit register for signal <MULTI_CYCLE_PROCESS.result_sign>.
    Found 32-bit register for signal <MULTI_CYCLE_PROCESS.temp_op2>.
    Found 32-bit register for signal <Result2_multi>.
    Found 32-bit register for signal <Result1_multi>.
    Found 32-bit register for signal <MULTI_CYCLE_PROCESS.dividend_temp>.
    Found 32-bit register for signal <MULTI_CYCLE_PROCESS.divisor_temp>.
    Found 32-bit register for signal <MULTI_CYCLE_PROCESS.divisor_temp_unsigned>.
    Found 32-bit adder for signal <Operand1[31]_GND_5_o_add_37_OUT> created at line 332.
    Found 32-bit adder for signal <Operand2[31]_GND_5_o_add_39_OUT> created at line 334.
    Found 16-bit adder for signal <MULTI_CYCLE_PROCESS.count[15]_GND_5_o_add_42_OUT> created at line 342.
    Found 64-bit adder for signal <MULTI_CYCLE_PROCESS.temp_sum[63]_GND_5_o_add_45_OUT> created at line 346.
    Found 64-bit adder for signal <MULTI_CYCLE_PROCESS.temp_sum[63]_MULTI_CYCLE_PROCESS.temp_op1[63]_add_48_OUT> created at line 355.
    Found 32-bit adder for signal <MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT> created at line 411.
    Found 32-bit adder for signal <n0484> created at line 419.
    Found 32-bit adder for signal <MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_109_OUT> created at line 419.
    Found 16-bit adder for signal <MULTI_CYCLE_PROCESS.div_count[15]_GND_5_o_add_115_OUT> created at line 433.
    Found 32-bit adder for signal <MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_117_OUT> created at line 440.
    Found 32-bit adder for signal <Operand1[31]_GND_5_o_add_131_OUT> created at line 481.
    Found 32-bit adder for signal <Operand2[31]_GND_5_o_add_134_OUT> created at line 484.
    Found 32-bit adder for signal <MULTI_CYCLE_PROCESS.remainder[31]_MULTI_CYCLE_PROCESS.divisor_temp_unsigned[31]_add_137_OUT> created at line 494.
    Found 32-bit adder for signal <n0501> created at line 499.
    Found 32-bit adder for signal <MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_140_OUT> created at line 499.
    Found 16-bit adder for signal <MULTI_CYCLE_PROCESS.div_count[15]_GND_5_o_add_142_OUT> created at line 509.
    Found 32-bit adder for signal <MULTI_CYCLE_PROCESS.divisor_temp_unsigned[31]_MULTI_CYCLE_PROCESS.remainder[31]_add_144_OUT> created at line 513.
    Found 32-bit adder for signal <MULTI_CYCLE_PROCESS.quotient[31]_GND_5_o_add_147_OUT> created at line 516.
    Found 32-bit adder for signal <MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT> created at line 519.
    Found 32x2-bit Read Only RAM for signal <_n0844>
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_greater>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_zero>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <Operand1[31]_Operand2[31]_LessThan_70_o> created at line 377
    Summary:
	inferred   1 RAM(s).
	inferred  18 Adder/Subtractor(s).
	inferred 515 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred   1 Comparator(s).
	inferred 127 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <ADDSUB>.
    Related source file is "C:\Users\Sebastian\Documents\GitHub\Computer-Architecture\ADDSUB.vhd".
        width = 32
    Found 33-bit adder for signal <n0020> created at line 58.
    Found 33-bit adder for signal <SUM_WIDER> created at line 58.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADDSUB> synthesized.

Synthesizing Unit <Shift>.
    Related source file is "C:\Users\Sebastian\Documents\GitHub\Computer-Architecture\Shift.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <Result1> created at line 37.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Shift> synthesized.

Synthesizing Unit <sll_shifter>.
    Related source file is "C:\Users\Sebastian\Documents\GitHub\Computer-Architecture3C\sll_shifter.vhd".
    Summary:
	inferred   6 Multiplexer(s).
Unit <sll_shifter> synthesized.

Synthesizing Unit <srl_shifter>.
    Related source file is "C:\Users\Sebastian\Documents\GitHub\Computer-Architecture3C\srl_shifter.vhd".
    Summary:
	inferred   6 Multiplexer(s).
Unit <srl_shifter> synthesized.

Synthesizing Unit <sra_shifter>.
    Related source file is "C:\Users\Sebastian\Documents\GitHub\Computer-Architecture3C\sra_shifter.vhd".
    Summary:
	inferred 186 Multiplexer(s).
Unit <sra_shifter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x2-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 20
 16-bit adder                                          : 3
 32-bit adder                                          : 13
 33-bit adder                                          : 2
 64-bit adder                                          : 2
# Registers                                            : 18
 1-bit register                                        : 3
 16-bit register                                       : 2
 32-bit register                                       : 11
 64-bit register                                       : 2
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 326
 1-bit 2-to-1 multiplexer                              : 199
 16-bit 2-to-1 multiplexer                             : 13
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 99
 32-bit 4-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 9
# Xors                                                 : 11
 1-bit xor2                                            : 6
 32-bit xor2                                           : 4
 64-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <ALU_greater> (without init value) has a constant value of 1 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_0> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_1> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_2> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_3> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_4> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_5> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_6> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_7> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_8> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_9> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_10> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_11> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_12> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_13> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_14> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_15> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_16> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_17> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_18> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_19> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_20> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_21> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_22> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_23> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_24> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_25> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_26> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_27> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_28> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_29> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_30> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_0> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_1> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_2> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_3> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_4> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_5> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_6> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_7> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_8> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_9> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_10> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_11> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_12> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_13> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_14> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_15> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_16> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_17> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_18> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_19> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_20> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_21> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_22> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_23> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_24> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_25> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_26> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_27> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_28> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_29> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_30> of sequential type is unconnected in block <alu>.

Synthesizing (advanced) Unit <alu>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0844> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ALU_Control<4:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <alu> synthesized (advanced).
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_0> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_1> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_2> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_3> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_4> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_5> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_6> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_7> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_8> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_9> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_10> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_11> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_12> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_13> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_14> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_15> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_16> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_17> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_18> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_19> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_20> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_21> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_22> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_23> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_24> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_25> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_26> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_27> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_28> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_29> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.dividend_temp_30> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_0> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_1> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_2> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_3> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_4> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_5> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_6> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_7> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_8> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_9> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_10> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_11> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_12> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_13> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_14> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_15> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_16> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_17> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_18> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_19> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_20> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_21> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_22> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_23> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_24> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_25> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_26> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_27> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_28> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_29> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <MULTI_CYCLE_PROCESS.divisor_temp_30> of sequential type is unconnected in block <alu>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x2-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 18
 16-bit adder                                          : 3
 32-bit adder                                          : 11
 32-bit adder carry in                                 : 1
 33-bit adder carry in                                 : 1
 64-bit adder                                          : 2
# Registers                                            : 453
 Flip-Flops                                            : 453
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 389
 1-bit 2-to-1 multiplexer                              : 263
 16-bit 2-to-1 multiplexer                             : 13
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 99
 32-bit 4-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 8
# Xors                                                 : 11
 1-bit xor2                                            : 6
 32-bit xor2                                           : 4
 64-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ALU_greater> (without init value) has a constant value of 1 in block <alu>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block alu, actual ratio is 4.
FlipFlop state has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 454
 Flip-Flops                                            : 454

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : alu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3435
#      GND                         : 1
#      INV                         : 63
#      LUT1                        : 4
#      LUT2                        : 262
#      LUT3                        : 352
#      LUT4                        : 170
#      LUT5                        : 490
#      LUT6                        : 872
#      MUXCY                       : 601
#      MUXF7                       : 27
#      VCC                         : 1
#      XORCY                       : 592
# FlipFlops/Latches                : 455
#      FD                          : 82
#      FDE                         : 193
#      FDR                         : 81
#      FDRE                        : 98
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 139
#      IBUF                        : 70
#      OBUF                        : 69

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             454  out of  126800     0%  
 Number of Slice LUTs:                 2213  out of  63400     3%  
    Number used as Logic:              2213  out of  63400     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2241
   Number with an unused Flip Flop:    1787  out of   2241    79%  
   Number with an unused LUT:            28  out of   2241     1%  
   Number of fully used LUT-FF pairs:   426  out of   2241    19%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                         140
 Number of bonded IOBs:                 140  out of    210    66%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                       | Clock buffer(FF name)  | Load  |
-------------------------------------------------------------------+------------------------+-------+
Clk                                                                | BUFGP                  | 454   |
ALU_Control[5]_GND_5_o_AND_37_o(ALU_Control[5]_GND_5_o_AND_37_o1:O)| NONE(*)(ALU_zero)      | 1     |
-------------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 8.601ns (Maximum Frequency: 116.272MHz)
   Minimum input arrival time before clock: 11.387ns
   Maximum output required time after clock: 5.572ns
   Maximum combinational path delay: 6.721ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 8.601ns (frequency: 116.272MHz)
  Total number of paths / destination ports: 15666803 / 889
-------------------------------------------------------------------------
Delay:               8.601ns (Levels of Logic = 35)
  Source:            MULTI_CYCLE_PROCESS.remainder_0 (FF)
  Destination:       MULTI_CYCLE_PROCESS.remainder_27 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: MULTI_CYCLE_PROCESS.remainder_0 to MULTI_CYCLE_PROCESS.remainder_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.478   0.441  MULTI_CYCLE_PROCESS.remainder_0 (MULTI_CYCLE_PROCESS.remainder_0)
     LUT2:I1->O            1   0.124   0.399  MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_mux_31_OUT<0>_mand11 (MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_mux_31_OUT<0>_mand1)
     MUXCY:DI->O           1   0.456   0.000  Madd_n0501_cy<1> (Madd_n0501_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0501_cy<2> (Madd_n0501_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0501_cy<3> (Madd_n0501_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0501_cy<4> (Madd_n0501_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0501_cy<5> (Madd_n0501_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0501_cy<6> (Madd_n0501_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0501_cy<7> (Madd_n0501_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0501_cy<8> (Madd_n0501_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0501_cy<9> (Madd_n0501_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0501_cy<10> (Madd_n0501_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0501_cy<11> (Madd_n0501_cy<11>)
     XORCY:CI->O           2   0.510   0.427  Madd_n0501_xor<12> (n0501<12>)
     LUT5:I4->O            1   0.124   0.000  Mmux_n0506_rs_lut<12> (Mmux_n0506_rs_lut<12>)
     MUXCY:S->O            1   0.472   0.000  Mmux_n0506_rs_cy<12> (Mmux_n0506_rs_cy<12>)
     XORCY:CI->O           8   0.510   0.467  Mmux_n0506_rs_xor<13> (n0506<13>)
     LUT2:I1->O            1   0.124   0.000  Madd_MULTI_CYCLE_PROCESS.divisor_temp_unsigned[31]_MULTI_CYCLE_PROCESS.remainder[31]_add_144_OUT_lut<13> (Madd_MULTI_CYCLE_PROCESS.divisor_temp_unsigned[31]_MULTI_CYCLE_PROCESS.remainder[31]_add_144_OUT_lut<13>)
     MUXCY:S->O            1   0.472   0.000  Madd_MULTI_CYCLE_PROCESS.divisor_temp_unsigned[31]_MULTI_CYCLE_PROCESS.remainder[31]_add_144_OUT_cy<13> (Madd_MULTI_CYCLE_PROCESS.divisor_temp_unsigned[31]_MULTI_CYCLE_PROCESS.remainder[31]_add_144_OUT_cy<13>)
     XORCY:CI->O           7   0.510   0.461  Madd_MULTI_CYCLE_PROCESS.divisor_temp_unsigned[31]_MULTI_CYCLE_PROCESS.remainder[31]_add_144_OUT_xor<14> (MULTI_CYCLE_PROCESS.divisor_temp_unsigned[31]_MULTI_CYCLE_PROCESS.remainder[31]_add_144_OUT<14>)
     LUT3:I2->O            1   0.124   0.000  n0510<14>1 (n0510<14>)
     MUXCY:S->O            1   0.472   0.000  Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<14> (Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<15> (Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<16> (Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<17> (Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<18> (Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<19> (Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<20> (Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<21> (Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<22> (Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<23> (Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<24> (Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<25> (Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<26> (Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_cy<26>)
     XORCY:CI->O           2   0.510   0.722  Madd_MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT_xor<27> (MULTI_CYCLE_PROCESS.remainder[31]_GND_5_o_add_150_OUT<27>)
     LUT6:I3->O            1   0.124   0.000  Mmux_MULTI_CYCLE_PROCESS.quotient[31]_ALU_Control[4]_mux_192_OUT10401 (MULTI_CYCLE_PROCESS.remainder[31]_ALU_Control[4]_mux_193_OUT<27>)
     FD:D                      0.030          MULTI_CYCLE_PROCESS.remainder_27
    ----------------------------------------
    Total                      8.601ns (5.684ns logic, 2.917ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 66280157 / 892
-------------------------------------------------------------------------
Offset:              11.387ns (Levels of Logic = 38)
  Source:            Operand2<10> (PAD)
  Destination:       Result2_multi_26 (FF)
  Destination Clock: Clk rising

  Data Path: Operand2<10> to Result2_multi_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   1.017  Operand2_10_IBUF (Operand2_10_IBUF)
     LUT5:I0->O            1   0.124   0.939  Operand2[31]_GND_5_o_equal_67_o<31>7_SW0 (N687)
     LUT6:I0->O           55   0.124   1.097  Operand2[31]_GND_5_o_equal_67_o<31>7 (Operand2[31]_GND_5_o_equal_67_o)
     LUT6:I0->O           52   0.124   0.693  Operand1[31]_Operand2[31]_AND_40_o7 (Operand1[31]_Operand2[31]_AND_40_o)
     LUT4:I2->O          220   0.124   0.615  Mmux_MULTI_CYCLE_PROCESS.quotient[31]_ALU_Control[4]_mux_192_OUT1011 (Mmux_MULTI_CYCLE_PROCESS.quotient[31]_ALU_Control[4]_mux_192_OUT101)
     LUT4:I3->O            2   0.124   0.405  Mmux_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_GND_5_o_mux_101_OUT1281 (MULTI_CYCLE_PROCESS.temp_operand1[31]_Operand1[31]_mux_96_OUT<31>)
     MUXCY:DI->O           1   0.456   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<0> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<1> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<2> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<3> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<4> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<5> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<6> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<7> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<8> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<9> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<10> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<11> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<12> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<13> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<14> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<15> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<16> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<17> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<18> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<19> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<20> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<21> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<22> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<23> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<24> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_cy<24>)
     XORCY:CI->O           2   0.510   0.542  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT_xor<25> (MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_106_OUT<25>)
     LUT6:I4->O            5   0.124   0.426  Mmux_n0488501 (n0488<25>)
     MUXCY:DI->O           1   0.456   0.000  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_117_OUT_cy<25> (Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_117_OUT_cy<25>)
     XORCY:CI->O           4   0.510   0.441  Madd_MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_117_OUT_xor<26> (MULTI_CYCLE_PROCESS.temp_div_MSB[31]_MULTI_CYCLE_PROCESS.temp_operand2[31]_add_117_OUT<26>)
     LUT6:I5->O            1   0.124   0.716  MULTI_CYCLE_PROCESS.dividend_temp[31]_MULTI_CYCLE_PROCESS.remainder[31]_XOR_217_o191_SW1_SW0_SW1 (N606)
     LUT6:I3->O            1   0.124   0.716  MULTI_CYCLE_PROCESS.dividend_temp[31]_MULTI_CYCLE_PROCESS.remainder[31]_XOR_217_o191_SW1 (N288)
     LUT6:I3->O            1   0.124   0.000  Mmux__n0672192 (_n0672<26>)
     FDE:D                     0.030          Result2_multi_26
    ----------------------------------------
    Total                     11.387ns (3.781ns logic, 7.606ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ALU_Control[5]_GND_5_o_AND_37_o'
  Total number of paths / destination ports: 64 / 1
-------------------------------------------------------------------------
Offset:              2.293ns (Levels of Logic = 12)
  Source:            Operand2<3> (PAD)
  Destination:       ALU_zero (LATCH)
  Destination Clock: ALU_Control[5]_GND_5_o_AND_37_o falling

  Data Path: Operand2<3> to ALU_zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            99   0.001   1.086  Operand2_3_IBUF (Operand2_3_IBUF)
     LUT6:I1->O            1   0.124   0.000  Operand1[31]_GND_5_o_equal_7_o<31>_wg_lut<1> (Operand1[31]_GND_5_o_equal_7_o<31>_wg_lut<1>)
     MUXCY:S->O            1   0.472   0.000  Operand1[31]_GND_5_o_equal_7_o<31>_wg_cy<1> (Operand1[31]_GND_5_o_equal_7_o<31>_wg_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Operand1[31]_GND_5_o_equal_7_o<31>_wg_cy<2> (Operand1[31]_GND_5_o_equal_7_o<31>_wg_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Operand1[31]_GND_5_o_equal_7_o<31>_wg_cy<3> (Operand1[31]_GND_5_o_equal_7_o<31>_wg_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Operand1[31]_GND_5_o_equal_7_o<31>_wg_cy<4> (Operand1[31]_GND_5_o_equal_7_o<31>_wg_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Operand1[31]_GND_5_o_equal_7_o<31>_wg_cy<5> (Operand1[31]_GND_5_o_equal_7_o<31>_wg_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Operand1[31]_GND_5_o_equal_7_o<31>_wg_cy<6> (Operand1[31]_GND_5_o_equal_7_o<31>_wg_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Operand1[31]_GND_5_o_equal_7_o<31>_wg_cy<7> (Operand1[31]_GND_5_o_equal_7_o<31>_wg_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Operand1[31]_GND_5_o_equal_7_o<31>_wg_cy<8> (Operand1[31]_GND_5_o_equal_7_o<31>_wg_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Operand1[31]_GND_5_o_equal_7_o<31>_wg_cy<9> (Operand1[31]_GND_5_o_equal_7_o<31>_wg_cy<9>)
     MUXCY:CI->O           1   0.365   0.000  Operand1[31]_GND_5_o_equal_7_o<31>_wg_cy<10> (Operand1[31]_GND_5_o_equal_7_o)
     LD:D                      0.011          ALU_zero
    ----------------------------------------
    Total                      2.293ns (1.207ns logic, 1.086ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 225 / 67
-------------------------------------------------------------------------
Offset:              5.572ns (Levels of Logic = 6)
  Source:            state (FF)
  Destination:       Status<0> (PAD)
  Source Clock:      Clk rising

  Data Path: state to Status<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             318   0.478   0.931  state (state)
     LUT4:I1->O            3   0.124   0.550  Mmux_Status1111 (Mmux_Status111)
     LUT5:I3->O            1   0.124   0.939  Mmux_Status11 (Mmux_Status1)
     LUT6:I0->O            1   0.124   0.939  Mmux_Status12 (Mmux_Status11)
     LUT6:I0->O            1   0.124   0.716  Mmux_Status14 (Mmux_Status13)
     LUT3:I0->O            1   0.124   0.399  Mmux_Status18 (Status_0_OBUF)
     OBUF:I->O                 0.000          Status_0_OBUF (Status<0>)
    ----------------------------------------
    Total                      5.572ns (1.098ns logic, 4.474ns route)
                                       (19.7% logic, 80.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ALU_Control[5]_GND_5_o_AND_37_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.024ns (Levels of Logic = 1)
  Source:            ALU_zero (LATCH)
  Destination:       ALU_zero (PAD)
  Source Clock:      ALU_Control[5]_GND_5_o_AND_37_o falling

  Data Path: ALU_zero to ALU_zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  ALU_zero (ALU_zero_OBUF)
     OBUF:I->O                 0.000          ALU_zero_OBUF (ALU_zero)
    ----------------------------------------
    Total                      1.024ns (0.625ns logic, 0.399ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7827 / 67
-------------------------------------------------------------------------
Delay:               6.721ns (Levels of Logic = 40)
  Source:            Operand1<0> (PAD)
  Destination:       Result1<0> (PAD)

  Data Path: Operand1<0> to Result1<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.001   0.856  Operand1_0_IBUF (Operand1_0_IBUF)
     LUT3:I0->O            1   0.124   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_lut<0> (ADDSUBer/Madd_SUM_WIDER_Madd_lut<0>)
     MUXCY:S->O            1   0.472   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<0> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<1> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<2> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<3> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<4> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<5> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<6> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<7> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<8> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<9> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<10> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<11> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<12> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<13> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<14> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<15> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<16> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<17> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<18> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<19> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<20> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<21> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<22> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<23> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<24> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<25> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<26> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<27> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<28> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<29> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<29>)
     MUXCY:CI->O           1   0.029   0.000  ADDSUBer/Madd_SUM_WIDER_Madd_cy<30> (ADDSUBer/Madd_SUM_WIDER_Madd_cy<30>)
     XORCY:CI->O           4   0.510   0.736  ADDSUBer/Madd_SUM_WIDER_Madd_xor<31> (SUM<31>)
     LUT6:I3->O            2   0.124   0.542  Mmux_Result163 (Mmux_Result161)
     LUT5:I3->O            1   0.124   0.000  Mmux_Result166_G (N692)
     MUXF7:I1->O           1   0.368   0.919  Mmux_Result166 (Mmux_Result164)
     LUT6:I1->O            1   0.124   0.421  Mmux_Result1613 (Mmux_Result1610)
     LUT2:I1->O            1   0.124   0.399  Mmux_Result1614 (Result1_0_OBUF)
     OBUF:I->O                 0.000          Result1_0_OBUF (Result1<0>)
    ----------------------------------------
    Total                      6.721ns (2.849ns logic, 3.873ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    8.601|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 21.28 secs
 
--> 

Total memory usage is 373384 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  128 (   0 filtered)
Number of infos    :    3 (   0 filtered)

