# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../_lab5.srcs/sources_1/ip/DATA_MEM/sim/DATA_MEM.v" \
"../../../../_lab5.srcs/sources_1/ip/INS_MEM/sim/INS_MEM.v" \
"../../../../_lab5.srcs/sources_1/new/ALU.v" \
"../../../../_lab5.srcs/sources_1/new/CPU.v" \
"../../../../_lab5.srcs/sources_1/new/EX_MEM_REG.v" \
"../../../../_lab5.srcs/sources_1/new/FORWARD.v" \
"../../../../_lab5.srcs/sources_1/new/ID_EX_REG.v" \
"../../../../_lab5.srcs/sources_1/new/IF_ID_REG.v" \
"../../../../_lab5.srcs/sources_1/new/MEM_WB_REG.v" \
"../../../../_lab5.srcs/sources_1/new/REG_FILE.v" \
"../../../../_lab5.srcs/sources_1/new/mux.v" \
"../../../../_lab5.srcs/sources_1/new/register.v" \
"../../../../_lab5.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
