# half-adder-custom-layout
This project showcases the custom layout design of a Half Adder using CMOS logic. It includes schematic creation, layout, DRC/LVS verification, parasitic extraction, and post-layout simulation. The design is optimized for area and performance, following the full custom VLSI flow to GDSII.
