regarding coding in verilog,
1. use rg_ tag for regsiter declaration:
for ex:- reg [length : 0 ] rg_example;
2. use wr_ tag for wire declaration:
for ex:- wire [length : 0] wr_example;
3. for register file declare as rgf_:
reg [length : 0] rgf_example [0 : vector_length];
4. for vector of wire use wrv_ :
ex : wire [length : 0] wrv_example [0 : vector_length];
5. for module declaration use mod_ :
ex: module mod_dhamaka (...);

hi, I work here now, lets crack the architecture.