{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1370874070724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1370874070724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 22:21:01 2013 " "Processing started: Mon Jun 10 22:21:01 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1370874070724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1370874070724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiple_Cycles_CPU -c Multiple_Cycles_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiple_Cycles_CPU -c Multiple_Cycles_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1370874070725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1370874075034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iregister.v 3 3 " "Found 3 design units, including 3 entities, in source file iregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRegister " "Found entity 1: IRegister" {  } { { "IRegister.v" "" { Text "F:/altera/Multiple_Cycles_CPU/IRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075082 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC " "Found entity 2: PC" {  } { { "IRegister.v" "" { Text "F:/altera/Multiple_Cycles_CPU/IRegister.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075082 ""} { "Info" "ISGN_ENTITY_NAME" "3 AddrReg " "Found entity 3: AddrReg" {  } { { "IRegister.v" "" { Text "F:/altera/Multiple_Cycles_CPU/IRegister.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370874075082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_shifter.v 2 2 " "Found 2 design units, including 2 entities, in source file mips_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4_1 " "Found entity 1: Mux4_1" {  } { { "MIPS_Shifter.v" "" { Text "F:/altera/Multiple_Cycles_CPU/MIPS_Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075085 ""} { "Info" "ISGN_ENTITY_NAME" "2 MIPS_Shifter " "Found entity 2: MIPS_Shifter" {  } { { "MIPS_Shifter.v" "" { Text "F:/altera/Multiple_Cycles_CPU/MIPS_Shifter.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370874075085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_register.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Register " "Found entity 1: MIPS_Register" {  } { { "MIPS_Register.v" "" { Text "F:/altera/Multiple_Cycles_CPU/MIPS_Register.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370874075087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370874075090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 5 5 " "Found 5 design units, including 5 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Controller " "Found entity 1: ALU_Controller" {  } { { "ALU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075092 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder " "Found entity 2: Adder" {  } { { "ALU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/ALU.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075092 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX8_1_ALU " "Found entity 3: MUX8_1_ALU" {  } { { "ALU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/ALU.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075092 ""} { "Info" "ISGN_ENTITY_NAME" "4 JudgeBit " "Found entity 4: JudgeBit" {  } { { "ALU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/ALU.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075092 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALU " "Found entity 5: ALU" {  } { { "ALU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/ALU.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370874075092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Memory.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370874075095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file register_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_ShiftOutput " "Found entity 1: Register_ShiftOutput" {  } { { "Register_Shift.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Register_Shift.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370874075097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_shift.v 3 3 " "Found 3 design units, including 3 entities, in source file memory_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8_1 " "Found entity 1: MUX8_1" {  } { { "Memory_Shift.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Memory_Shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075099 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX4_1 " "Found entity 2: MUX4_1" {  } { { "Memory_Shift.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Memory_Shift.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075099 ""} { "Info" "ISGN_ENTITY_NAME" "3 Memory_ShiftOutput " "Found entity 3: Memory_ShiftOutput" {  } { { "Memory_Shift.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Memory_Shift.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370874075099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icontrol.v 3 3 " "Found 3 design units, including 3 entities, in source file icontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8_1_Single " "Found entity 1: MUX8_1_Single" {  } { { "IControl.v" "" { Text "F:/altera/Multiple_Cycles_CPU/IControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075101 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX4_1_IControl " "Found entity 2: MUX4_1_IControl" {  } { { "IControl.v" "" { Text "F:/altera/Multiple_Cycles_CPU/IControl.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075101 ""} { "Info" "ISGN_ENTITY_NAME" "3 Instru_Control " "Found entity 3: Instru_Control" {  } { { "IControl.v" "" { Text "F:/altera/Multiple_Cycles_CPU/IControl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370874075101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiple_cycles_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file multiple_cycles_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1_5bit " "Found entity 1: MUX4_1_5bit" {  } { { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075104 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX4_1_32bit " "Found entity 2: MUX4_1_32bit" {  } { { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075104 ""} { "Info" "ISGN_ENTITY_NAME" "3 Multiple_Cycles_CPU " "Found entity 3: Multiple_Cycles_CPU" {  } { { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370874075104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exnumber.v 2 2 " "Found 2 design units, including 2 entities, in source file exnumber.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8_1_32 " "Found entity 1: MUX8_1_32" {  } { { "ExNumber.v" "" { Text "F:/altera/Multiple_Cycles_CPU/ExNumber.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075106 ""} { "Info" "ISGN_ENTITY_NAME" "2 ExNumber " "Found entity 2: ExNumber" {  } { { "ExNumber.v" "" { Text "F:/altera/Multiple_Cycles_CPU/ExNumber.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874075106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370874075106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiple_Cycles_CPU " "Elaborating entity \"Multiple_Cycles_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1370874075157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "Multiple_Cycles_CPU.v" "pc" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instru_Control Instru_Control:instruc_control " "Elaborating entity \"Instru_Control\" for hierarchy \"Instru_Control:instruc_control\"" {  } { { "Multiple_Cycles_CPU.v" "instruc_control" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1_IControl Instru_Control:instruc_control\|MUX4_1_IControl:mux4_1_8 " "Elaborating entity \"MUX4_1_IControl\" for hierarchy \"Instru_Control:instruc_control\|MUX4_1_IControl:mux4_1_8\"" {  } { { "IControl.v" "mux4_1_8" { Text "F:/altera/Multiple_Cycles_CPU/IControl.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_1_Single Instru_Control:instruc_control\|MUX8_1_Single:MUX_Con " "Elaborating entity \"MUX8_1_Single\" for hierarchy \"Instru_Control:instruc_control\|MUX8_1_Single:MUX_Con\"" {  } { { "IControl.v" "MUX_Con" { Text "F:/altera/Multiple_Cycles_CPU/IControl.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:controller " "Elaborating entity \"Controller\" for hierarchy \"Controller:controller\"" {  } { { "Multiple_Cycles_CPU.v" "controller" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Controller.v(20) " "Verilog HDL assignment warning at Controller.v(20): truncated value with size 5 to match size of target (4)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1370874075317 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Controller.v(43) " "Verilog HDL Case Statement warning at Controller.v(43): case item expression covers a value already covered by a previous case item" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 43 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1 1370874075317 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR Controller.v(107) " "Verilog HDL Always Construct warning at Controller.v(107): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1370874075319 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Overflow Controller.v(167) " "Verilog HDL Always Construct warning at Controller.v(167): variable \"Overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1370874075320 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR Controller.v(182) " "Verilog HDL Always Construct warning at Controller.v(182): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1370874075320 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WBType Controller.v(182) " "Verilog HDL Always Construct warning at Controller.v(182): variable \"WBType\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1370874075321 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR Controller.v(200) " "Verilog HDL Always Construct warning at Controller.v(200): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1370874075321 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WBType Controller.v(200) " "Verilog HDL Always Construct warning at Controller.v(200): variable \"WBType\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1370874075321 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR Controller.v(214) " "Verilog HDL Always Construct warning at Controller.v(214): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1370874075321 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR Controller.v(221) " "Verilog HDL Always Construct warning at Controller.v(221): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1370874075321 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR Controller.v(222) " "Verilog HDL Always Construct warning at Controller.v(222): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1370874075322 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR Controller.v(281) " "Verilog HDL Always Construct warning at Controller.v(281): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1370874075322 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Overflow Controller.v(292) " "Verilog HDL Always Construct warning at Controller.v(292): variable \"Overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1370874075323 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR Controller.v(303) " "Verilog HDL Always Construct warning at Controller.v(303): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 303 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1370874075323 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_Overflow Controller.v(305) " "Verilog HDL Always Construct warning at Controller.v(305): variable \"ALU_Overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 305 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1370874075323 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR Controller.v(314) " "Verilog HDL Always Construct warning at Controller.v(314): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 314 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1370874075324 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_Overflow Controller.v(316) " "Verilog HDL Always Construct warning at Controller.v(316): variable \"ALU_Overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 316 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1370874075324 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "condition Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"condition\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370874075325 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_SrcB Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"ALU_SrcB\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370874075325 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_op Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"ALU_op\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370874075325 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_source Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"PC_source\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370874075326 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR_write_en Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"IR_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370874075326 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_SrcA Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"ALU_SrcA\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370874075326 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ex_top Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"Ex_top\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370874075326 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Shift_op Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"Shift_op\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370874075326 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Shift_amountSrc Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"Shift_amountSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370874075326 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUShift_Sel Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"ALUShift_Sel\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370874075326 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IorD Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"IorD\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370874075326 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDt0 Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"RegDt0\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370874075326 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_Overflow Controller.v(87) " "Verilog HDL Always Construct warning at Controller.v(87): inferring latch(es) for variable \"_Overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1370874075326 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_Overflow Controller.v(87) " "Inferred latch for \"_Overflow\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075330 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDt0 Controller.v(87) " "Inferred latch for \"RegDt0\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075330 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IorD Controller.v(87) " "Inferred latch for \"IorD\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075330 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUShift_Sel Controller.v(87) " "Inferred latch for \"ALUShift_Sel\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075330 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shift_amountSrc Controller.v(87) " "Inferred latch for \"Shift_amountSrc\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075331 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shift_op\[0\] Controller.v(87) " "Inferred latch for \"Shift_op\[0\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075331 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shift_op\[1\] Controller.v(87) " "Inferred latch for \"Shift_op\[1\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075331 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ex_top Controller.v(87) " "Inferred latch for \"Ex_top\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075331 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SrcA Controller.v(87) " "Inferred latch for \"ALU_SrcA\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075331 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_write_en Controller.v(87) " "Inferred latch for \"IR_write_en\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075331 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_source\[0\] Controller.v(87) " "Inferred latch for \"PC_source\[0\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075331 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_source\[1\] Controller.v(87) " "Inferred latch for \"PC_source\[1\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075331 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[0\] Controller.v(87) " "Inferred latch for \"ALU_op\[0\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075331 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[1\] Controller.v(87) " "Inferred latch for \"ALU_op\[1\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075332 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[2\] Controller.v(87) " "Inferred latch for \"ALU_op\[2\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075332 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[3\] Controller.v(87) " "Inferred latch for \"ALU_op\[3\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075332 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SrcB\[0\] Controller.v(87) " "Inferred latch for \"ALU_SrcB\[0\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075332 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SrcB\[1\] Controller.v(87) " "Inferred latch for \"ALU_SrcB\[1\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075332 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SrcB\[2\] Controller.v(87) " "Inferred latch for \"ALU_SrcB\[2\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075332 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "condition\[0\] Controller.v(87) " "Inferred latch for \"condition\[0\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075332 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "condition\[1\] Controller.v(87) " "Inferred latch for \"condition\[1\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075332 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "condition\[2\] Controller.v(87) " "Inferred latch for \"condition\[2\]\" at Controller.v(87)" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1370874075332 "|Multiple_Cycles_CPU|Controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:memory\"" {  } { { "Multiple_Cycles_CPU.v" "memory" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRegister IRegister:iregister " "Elaborating entity \"IRegister\" for hierarchy \"IRegister:iregister\"" {  } { { "Multiple_Cycles_CPU.v" "iregister" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_ShiftOutput Register_ShiftOutput:register_shiftOutput " "Elaborating entity \"Register_ShiftOutput\" for hierarchy \"Register_ShiftOutput:register_shiftOutput\"" {  } { { "Multiple_Cycles_CPU.v" "register_shiftOutput" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1 Register_ShiftOutput:register_shiftOutput\|MUX4_1:mux4_1_0 " "Elaborating entity \"MUX4_1\" for hierarchy \"Register_ShiftOutput:register_shiftOutput\|MUX4_1:mux4_1_0\"" {  } { { "Register_Shift.v" "mux4_1_0" { Text "F:/altera/Multiple_Cycles_CPU/Register_Shift.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_1 Register_ShiftOutput:register_shiftOutput\|MUX8_1:mux8_1_0 " "Elaborating entity \"MUX8_1\" for hierarchy \"Register_ShiftOutput:register_shiftOutput\|MUX8_1:mux8_1_0\"" {  } { { "Register_Shift.v" "mux8_1_0" { Text "F:/altera/Multiple_Cycles_CPU/Register_Shift.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_ShiftOutput Memory_ShiftOutput:memory_shiftOutput " "Elaborating entity \"Memory_ShiftOutput\" for hierarchy \"Memory_ShiftOutput:memory_shiftOutput\"" {  } { { "Multiple_Cycles_CPU.v" "memory_shiftOutput" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExNumber ExNumber:exnumber " "Elaborating entity \"ExNumber\" for hierarchy \"ExNumber:exnumber\"" {  } { { "Multiple_Cycles_CPU.v" "exnumber" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_1_32 ExNumber:exnumber\|MUX8_1_32:mux8_1_32 " "Elaborating entity \"MUX8_1_32\" for hierarchy \"ExNumber:exnumber\|MUX8_1_32:mux8_1_32\"" {  } { { "ExNumber.v" "mux8_1_32" { Text "F:/altera/Multiple_Cycles_CPU/ExNumber.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1_5bit MUX4_1_5bit:mux4_1_5bit_1 " "Elaborating entity \"MUX4_1_5bit\" for hierarchy \"MUX4_1_5bit:mux4_1_5bit_1\"" {  } { { "Multiple_Cycles_CPU.v" "mux4_1_5bit_1" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1_32bit MUX4_1_32bit:mux4_1_32bit_1 " "Elaborating entity \"MUX4_1_32bit\" for hierarchy \"MUX4_1_32bit:mux4_1_32bit_1\"" {  } { { "Multiple_Cycles_CPU.v" "mux4_1_32bit_1" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_Register MIPS_Register:register " "Elaborating entity \"MIPS_Register\" for hierarchy \"MIPS_Register:register\"" {  } { { "Multiple_Cycles_CPU.v" "register" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Multiple_Cycles_CPU.v" "alu" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Controller ALU:alu\|ALU_Controller:ALU_Con " "Elaborating entity \"ALU_Controller\" for hierarchy \"ALU:alu\|ALU_Controller:ALU_Con\"" {  } { { "ALU.v" "ALU_Con" { Text "F:/altera/Multiple_Cycles_CPU/ALU.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_1_ALU ALU:alu\|MUX8_1_ALU:MUX " "Elaborating entity \"MUX8_1_ALU\" for hierarchy \"ALU:alu\|MUX8_1_ALU:MUX\"" {  } { { "ALU.v" "MUX" { Text "F:/altera/Multiple_Cycles_CPU/ALU.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JudgeBit ALU:alu\|JudgeBit:Judge " "Elaborating entity \"JudgeBit\" for hierarchy \"ALU:alu\|JudgeBit:Judge\"" {  } { { "ALU.v" "Judge" { Text "F:/altera/Multiple_Cycles_CPU/ALU.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ALU:alu\|Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"ALU:alu\|Adder:adder\"" {  } { { "ALU.v" "adder" { Text "F:/altera/Multiple_Cycles_CPU/ALU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_Shifter MIPS_Shifter:barrel_shifter " "Elaborating entity \"MIPS_Shifter\" for hierarchy \"MIPS_Shifter:barrel_shifter\"" {  } { { "Multiple_Cycles_CPU.v" "barrel_shifter" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_1 MIPS_Shifter:barrel_shifter\|Mux4_1:Mux1 " "Elaborating entity \"Mux4_1\" for hierarchy \"MIPS_Shifter:barrel_shifter\|Mux4_1:Mux1\"" {  } { { "MIPS_Shifter.v" "Mux1" { Text "F:/altera/Multiple_Cycles_CPU/MIPS_Shifter.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddrReg AddrReg:addrReg " "Elaborating entity \"AddrReg\" for hierarchy \"AddrReg:addrReg\"" {  } { { "Multiple_Cycles_CPU.v" "addrReg" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1370874075416 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/altera/Multiple_Cycles_CPU/db/Multiple_Cycles_CPU.ram0_MIPS_Register_1bfaa9c6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/altera/Multiple_Cycles_CPU/db/Multiple_Cycles_CPU.ram0_MIPS_Register_1bfaa9c6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1370874076124 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MIPS_Register:register\|register_rtl_0 " "Inferred RAM node \"MIPS_Register:register\|register_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1370874076124 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MIPS_Register:register\|register " "RAM logic \"MIPS_Register:register\|register\" is uninferred due to asynchronous read logic" {  } { { "MIPS_Register.v" "register" { Text "F:/altera/Multiple_Cycles_CPU/MIPS_Register.v" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1370874076126 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Memory:memory\|ram " "RAM logic \"Memory:memory\|ram\" is uninferred due to asynchronous read logic" {  } { { "Memory.v" "ram" { Text "F:/altera/Multiple_Cycles_CPU/Memory.v" 53 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1370874076126 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1370874076126 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/altera/Multiple_Cycles_CPU/db/Multiple_Cycles_CPU.ram0_MIPS_Register_1bfaa9c6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/altera/Multiple_Cycles_CPU/db/Multiple_Cycles_CPU.ram0_MIPS_Register_1bfaa9c6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1370874077036 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/altera/Multiple_Cycles_CPU/db/Multiple_Cycles_CPU.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/altera/Multiple_Cycles_CPU/db/Multiple_Cycles_CPU.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1370874077089 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MIPS_Register:register\|register_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MIPS_Register:register\|register_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370874085182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370874085182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370874085182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370874085182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370874085182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370874085182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370874085182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370874085182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370874085182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370874085182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370874085182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370874085182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370874085182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370874085182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Multiple_Cycles_CPU.ram0_MIPS_Register_1bfaa9c6.hdl.mif " "Parameter INIT_FILE set to db/Multiple_Cycles_CPU.ram0_MIPS_Register_1bfaa9c6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1370874085182 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1370874085182 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1370874085182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS_Register:register\|altsyncram:register_rtl_0 " "Elaborated megafunction instantiation \"MIPS_Register:register\|altsyncram:register_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1370874085258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS_Register:register\|altsyncram:register_rtl_0 " "Instantiated megafunction \"MIPS_Register:register\|altsyncram:register_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370874085259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370874085259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370874085259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370874085259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370874085259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370874085259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370874085259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370874085259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370874085259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370874085259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370874085259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370874085259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370874085259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370874085259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Multiple_Cycles_CPU.ram0_MIPS_Register_1bfaa9c6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Multiple_Cycles_CPU.ram0_MIPS_Register_1bfaa9c6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1370874085259 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1370874085259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vak1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vak1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vak1 " "Found entity 1: altsyncram_vak1" {  } { { "db/altsyncram_vak1.tdf" "" { Text "F:/altera/Multiple_Cycles_CPU/db/altsyncram_vak1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1370874085327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1370874085327 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controller:controller\|condition\[1\] Controller:controller\|PC_source\[0\] " "Duplicate LATCH primitive \"Controller:controller\|condition\[1\]\" merged with LATCH primitive \"Controller:controller\|PC_source\[0\]\"" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1370874088409 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controller:controller\|condition\[0\] Controller:controller\|PC_source\[0\] " "Duplicate LATCH primitive \"Controller:controller\|condition\[0\]\" merged with LATCH primitive \"Controller:controller\|PC_source\[0\]\"" {  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 87 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1370874088409 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1370874088409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|RegDt0 " "Latch Controller:controller\|RegDt0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IRegister:iregister\|IR_out\[26\] " "Ports D and ENA on the latch are fed by the same signal IRegister:iregister\|IR_out\[26\]" {  } { { "IRegister.v" "" { Text "F:/altera/Multiple_Cycles_CPU/IRegister.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1370874088422 ""}  } { { "Controller.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Controller.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1370874088422 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[2\] GND " "Pin \"condition\[2\]\" is stuck at GND" {  } { { "Multiple_Cycles_CPU.v" "" { Text "F:/altera/Multiple_Cycles_CPU/Multiple_Cycles_CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1370874096263 "|Multiple_Cycles_CPU|condition[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1370874096263 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24583 " "24583 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1370874106676 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1370874108517 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1370874108517 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18061 " "Implemented 18061 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1370874110402 ""} { "Info" "ICUT_CUT_TM_OPINS" "571 " "Implemented 571 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1370874110402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17457 " "Implemented 17457 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1370874110402 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1370874110402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1370874110402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1370874110468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 22:21:50 2013 " "Processing ended: Mon Jun 10 22:21:50 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1370874110468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1370874110468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1370874110468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1370874110468 ""}
