

================================================================
== Vitis HLS Report for 'loss_derivative'
================================================================
* Date:           Sun Jun  5 23:28:16 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lossfun
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_32_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_36_2  |        ?|        ?|         2|          1|          1|      ?|       yes|
        |- VITIS_LOOP_42_3  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_48_4  |       15|        ?|        16|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_52_5  |       47|        ?|        48|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_58_6  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_67_7  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 16
  * Pipeline-4: initiation interval (II) = 1, depth = 48
  * Pipeline-5: initiation interval (II) = 1, depth = 2
  * Pipeline-6: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 115
* Pipeline : 7
  Pipeline-0 : II = 1, D = 3, States = { 16 17 18 }
  Pipeline-1 : II = 1, D = 2, States = { 20 21 }
  Pipeline-2 : II = 1, D = 2, States = { 23 24 }
  Pipeline-3 : II = 1, D = 16, States = { 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
  Pipeline-4 : II = 1, D = 48, States = { 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 }
  Pipeline-5 : II = 1, D = 2, States = { 105 106 }
  Pipeline-6 : II = 1, D = 3, States = { 108 109 110 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 19 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 19 17 
17 --> 18 
18 --> 16 
19 --> 20 
20 --> 22 21 
21 --> 20 
22 --> 91 23 
23 --> 25 24 
24 --> 23 
25 --> 26 
26 --> 42 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 26 
42 --> 43 
43 --> 91 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 43 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 115 105 
105 --> 107 106 
106 --> 105 
107 --> 108 
108 --> 111 109 
109 --> 110 
110 --> 108 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 116 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim"   --->   Operation 116 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 117 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y"   --->   Operation 117 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 118 [1/1] (1.00ns)   --->   "%dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx"   --->   Operation 118 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 119 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 119 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%xbuf_V = alloca i32 1" [lossfun/main.cpp:21]   --->   Operation 120 'alloca' 'xbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%dxbuf_V = alloca i32 1" [lossfun/main.cpp:22]   --->   Operation 121 'alloca' 'dxbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%log_probs_V = alloca i32 1" [lossfun/main.cpp:25]   --->   Operation 122 'alloca' 'log_probs_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%probs_V = alloca i32 1" [lossfun/main.cpp:26]   --->   Operation 123 'alloca' 'probs_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_read, i32 1, i32 31" [lossfun/main.cpp:30]   --->   Operation 124 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i31 %trunc_ln" [lossfun/main.cpp:30]   --->   Operation 125 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln30" [lossfun/main.cpp:30]   --->   Operation 126 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 127 [7/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [lossfun/main.cpp:30]   --->   Operation 127 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 128 [6/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [lossfun/main.cpp:30]   --->   Operation 128 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 129 [5/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [lossfun/main.cpp:30]   --->   Operation 129 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 130 [4/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [lossfun/main.cpp:30]   --->   Operation 130 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 131 [3/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [lossfun/main.cpp:30]   --->   Operation 131 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 132 [2/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [lossfun/main.cpp:30]   --->   Operation 132 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 133 [1/7] (7.30ns)   --->   "%max_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [lossfun/main.cpp:30]   --->   Operation 133 'readreq' 'max_V_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 134 [1/1] (2.47ns)   --->   "%icmp_ln32 = icmp_sgt  i32 %dim_read, i32 0" [lossfun/main.cpp:32]   --->   Operation 134 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 0"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 136 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_10, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_18, void @empty_1, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_13"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_13"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_18, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_13"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_13"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_18, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_18, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_18, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (7.30ns)   --->   "%max_V = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr" [lossfun/main.cpp:30]   --->   Operation 150 'read' 'max_V' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %._crit_edge379, void %.lr.ph378" [lossfun/main.cpp:32]   --->   Operation 151 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [lossfun/main.cpp:32]   --->   Operation 152 'readreq' 'empty' <Predicate = (icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 153 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [lossfun/main.cpp:32]   --->   Operation 153 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 154 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [lossfun/main.cpp:32]   --->   Operation 154 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 155 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [lossfun/main.cpp:32]   --->   Operation 155 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 156 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [lossfun/main.cpp:32]   --->   Operation 156 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 157 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [lossfun/main.cpp:32]   --->   Operation 157 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %dim_read" [lossfun/main.cpp:32]   --->   Operation 158 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [lossfun/main.cpp:32]   --->   Operation 159 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 160 [1/1] (1.58ns)   --->   "%br_ln32 = br void" [lossfun/main.cpp:32]   --->   Operation 160 'br' 'br_ln32' <Predicate = true> <Delay = 1.58>

State 16 <SV = 15> <Delay = 2.52>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln32, void %.split10, i31 0, void %.lr.ph378" [lossfun/main.cpp:32]   --->   Operation 161 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (2.52ns)   --->   "%add_ln32 = add i31 %i, i31 1" [lossfun/main.cpp:32]   --->   Operation 162 'add' 'add_ln32' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 163 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (2.47ns)   --->   "%icmp_ln32_1 = icmp_eq  i31 %i, i31 %trunc_ln32" [lossfun/main.cpp:32]   --->   Operation 164 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 165 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32_1, void %.split10, void %._crit_edge379.loopexit" [lossfun/main.cpp:32]   --->   Operation 166 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i31 %i" [lossfun/main.cpp:33]   --->   Operation 167 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 168 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [lossfun/main.cpp:33]   --->   Operation 168 'read' 'gmem_addr_read' <Predicate = (!icmp_ln32_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [lossfun/main.cpp:32]   --->   Operation 169 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i4 %trunc_ln33" [lossfun/main.cpp:33]   --->   Operation 170 'zext' 'zext_ln33' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%xbuf_V_addr = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln33" [lossfun/main.cpp:33]   --->   Operation 171 'getelementptr' 'xbuf_V_addr' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (2.32ns)   --->   "%store_ln33 = store i16 %gmem_addr_read, i4 %xbuf_V_addr" [lossfun/main.cpp:33]   --->   Operation 172 'store' 'store_ln33' <Predicate = (!icmp_ln32_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 173 'br' 'br_ln0' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>

State 19 <SV = 16> <Delay = 1.58>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge379"   --->   Operation 174 'br' 'br_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (1.58ns)   --->   "%br_ln36 = br void" [lossfun/main.cpp:36]   --->   Operation 175 'br' 'br_ln36' <Predicate = true> <Delay = 1.58>

State 20 <SV = 17> <Delay = 2.52>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%i_1 = phi i31 1, void %._crit_edge379, i31 %add_ln36, void %.split8" [lossfun/main.cpp:36]   --->   Operation 176 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%max_V_1 = phi i16 %max_V, void %._crit_edge379, i16 %max_V_2, void %.split8"   --->   Operation 177 'phi' 'max_V_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%i_1_cast1 = zext i31 %i_1" [lossfun/main.cpp:36]   --->   Operation 178 'zext' 'i_1_cast1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 179 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (2.47ns)   --->   "%icmp_ln36 = icmp_ult  i32 %i_1_cast1, i32 %dim_read" [lossfun/main.cpp:36]   --->   Operation 180 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %._crit_edge373.loopexit, void %.split8" [lossfun/main.cpp:36]   --->   Operation 181 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (2.52ns)   --->   "%add_ln36 = add i31 %i_1, i31 1" [lossfun/main.cpp:36]   --->   Operation 182 'add' 'add_ln36' <Predicate = (icmp_ln36)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i31 %i_1"   --->   Operation 183 'trunc' 'trunc_ln1494' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i4 %trunc_ln1494"   --->   Operation 184 'zext' 'zext_ln1494' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "%xbuf_V_addr_1 = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln1494"   --->   Operation 185 'getelementptr' 'xbuf_V_addr_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 186 [2/2] (2.32ns)   --->   "%xbuf_V_load = load i4 %xbuf_V_addr_1"   --->   Operation 186 'load' 'xbuf_V_load' <Predicate = (icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 21 <SV = 18> <Delay = 5.55>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [lossfun/main.cpp:30]   --->   Operation 187 'specloopname' 'specloopname_ln30' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 188 [1/2] (2.32ns)   --->   "%xbuf_V_load = load i4 %xbuf_V_addr_1"   --->   Operation 188 'load' 'xbuf_V_load' <Predicate = (icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_21 : Operation 189 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp_sgt  i16 %xbuf_V_load, i16 %max_V_1"   --->   Operation 189 'icmp' 'icmp_ln1494' <Predicate = (icmp_ln36)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 190 [1/1] (0.80ns)   --->   "%max_V_2 = select i1 %icmp_ln1494, i16 %xbuf_V_load, i16 %max_V_1" [lossfun/main.cpp:37]   --->   Operation 190 'select' 'max_V_2' <Predicate = (icmp_ln36)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 191 'br' 'br_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 22 <SV = 18> <Delay = 1.58>
ST_22 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln32, void %._crit_edge356, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i72.preheader" [lossfun/main.cpp:42]   --->   Operation 192 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 193 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i72"   --->   Operation 193 'br' 'br_ln0' <Predicate = (icmp_ln32)> <Delay = 1.58>

State 23 <SV = 19> <Delay = 2.52>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln42, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i72.split, i31 0, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i72.preheader" [lossfun/main.cpp:42]   --->   Operation 194 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 195 [1/1] (2.52ns)   --->   "%add_ln42 = add i31 %i_2, i31 1" [lossfun/main.cpp:42]   --->   Operation 195 'add' 'add_ln42' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "%i_2_cast = zext i31 %i_2" [lossfun/main.cpp:42]   --->   Operation 196 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 197 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp_eq  i32 %i_2_cast, i32 %dim_read" [lossfun/main.cpp:42]   --->   Operation 198 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 199 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 199 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i72.split, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [lossfun/main.cpp:42]   --->   Operation 200 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %i_2"   --->   Operation 201 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i4 %trunc_ln703"   --->   Operation 202 'zext' 'zext_ln703' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%xbuf_V_addr_2 = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln703"   --->   Operation 203 'getelementptr' 'xbuf_V_addr_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_23 : Operation 204 [2/2] (2.32ns)   --->   "%xbuf_V_load_1 = load i4 %xbuf_V_addr_2"   --->   Operation 204 'load' 'xbuf_V_load_1' <Predicate = (!icmp_ln42)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 24 <SV = 20> <Delay = 6.72>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [lossfun/main.cpp:42]   --->   Operation 205 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_24 : Operation 206 [1/2] (2.32ns)   --->   "%xbuf_V_load_1 = load i4 %xbuf_V_addr_2"   --->   Operation 206 'load' 'xbuf_V_load_1' <Predicate = (!icmp_ln42)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_24 : Operation 207 [1/1] (2.07ns)   --->   "%sub_ln703 = sub i16 %xbuf_V_load_1, i16 %max_V_1"   --->   Operation 207 'sub' 'sub_ln703' <Predicate = (!icmp_ln42)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 208 [1/1] (0.00ns)   --->   "%log_probs_V_addr = getelementptr i16 %log_probs_V, i32 0, i32 %zext_ln703" [lossfun/main.cpp:43]   --->   Operation 208 'getelementptr' 'log_probs_V_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_24 : Operation 209 [1/1] (2.32ns)   --->   "%store_ln43 = store i16 %sub_ln703, i4 %log_probs_V_addr" [lossfun/main.cpp:43]   --->   Operation 209 'store' 'store_ln43' <Predicate = (!icmp_ln42)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i72"   --->   Operation 210 'br' 'br_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 25 <SV = 20> <Delay = 1.58>
ST_25 : Operation 211 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 211 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 26 <SV = 21> <Delay = 2.52>
ST_26 : Operation 212 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln48, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i31 0, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [lossfun/main.cpp:48]   --->   Operation 212 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 213 [1/1] (0.00ns)   --->   "%sum_V = phi i16 %sum_V_1, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i16 0, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader"   --->   Operation 213 'phi' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 214 [1/1] (2.52ns)   --->   "%add_ln48 = add i31 %i_3, i31 1" [lossfun/main.cpp:48]   --->   Operation 214 'add' 'add_ln48' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 215 [1/1] (0.00ns)   --->   "%i_3_cast = zext i31 %i_3" [lossfun/main.cpp:48]   --->   Operation 215 'zext' 'i_3_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 216 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 216 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 217 [1/1] (2.47ns)   --->   "%icmp_ln48 = icmp_eq  i32 %i_3_cast, i32 %dim_read" [lossfun/main.cpp:48]   --->   Operation 217 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 218 [1/1] (0.00ns)   --->   "%empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 218 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %_ZNK13ap_fixed_baseILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi3ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader" [lossfun/main.cpp:48]   --->   Operation 219 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i31 %i_3" [lossfun/main.cpp:49]   --->   Operation 220 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i4 %trunc_ln49" [lossfun/main.cpp:49]   --->   Operation 221 'zext' 'zext_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 222 [1/1] (0.00ns)   --->   "%log_probs_V_addr_1 = getelementptr i16 %log_probs_V, i32 0, i32 %zext_ln49" [lossfun/main.cpp:49]   --->   Operation 222 'getelementptr' 'log_probs_V_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 223 [2/2] (2.32ns)   --->   "%x_V = load i4 %log_probs_V_addr_1" [lossfun/main.cpp:49]   --->   Operation 223 'load' 'x_V' <Predicate = (!icmp_ln48)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 27 <SV = 22> <Delay = 7.16>
ST_27 : Operation 224 [1/2] (2.32ns)   --->   "%x_V = load i4 %log_probs_V_addr_1" [lossfun/main.cpp:49]   --->   Operation 224 'load' 'x_V' <Predicate = (!icmp_ln48)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 225 [14/14] (4.84ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 225 'call' 'op2_V' <Predicate = (!icmp_ln48)> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 23> <Delay = 7.30>
ST_28 : Operation 226 [13/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 226 'call' 'op2_V' <Predicate = (!icmp_ln48)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 24> <Delay = 7.30>
ST_29 : Operation 227 [12/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 227 'call' 'op2_V' <Predicate = (!icmp_ln48)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 25> <Delay = 7.30>
ST_30 : Operation 228 [11/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 228 'call' 'op2_V' <Predicate = (!icmp_ln48)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 26> <Delay = 7.30>
ST_31 : Operation 229 [10/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 229 'call' 'op2_V' <Predicate = (!icmp_ln48)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 27> <Delay = 7.30>
ST_32 : Operation 230 [9/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 230 'call' 'op2_V' <Predicate = (!icmp_ln48)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 28> <Delay = 7.30>
ST_33 : Operation 231 [8/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 231 'call' 'op2_V' <Predicate = (!icmp_ln48)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 29> <Delay = 7.30>
ST_34 : Operation 232 [7/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 232 'call' 'op2_V' <Predicate = (!icmp_ln48)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 30> <Delay = 7.30>
ST_35 : Operation 233 [6/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 233 'call' 'op2_V' <Predicate = (!icmp_ln48)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 31> <Delay = 7.30>
ST_36 : Operation 234 [5/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 234 'call' 'op2_V' <Predicate = (!icmp_ln48)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 32> <Delay = 7.30>
ST_37 : Operation 235 [4/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 235 'call' 'op2_V' <Predicate = (!icmp_ln48)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 33> <Delay = 7.30>
ST_38 : Operation 236 [3/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 236 'call' 'op2_V' <Predicate = (!icmp_ln48)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 34> <Delay = 7.30>
ST_39 : Operation 237 [2/14] (7.30ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 237 'call' 'op2_V' <Predicate = (!icmp_ln48)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 35> <Delay = 5.90>
ST_40 : Operation 238 [1/14] (5.90ns)   --->   "%op2_V = call i16 @exp<16, 3>, i16 %x_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 238 'call' 'op2_V' <Predicate = (!icmp_ln48)> <Delay = 5.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 36> <Delay = 2.07>
ST_41 : Operation 239 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [lossfun/main.cpp:46]   --->   Operation 239 'specloopname' 'specloopname_ln46' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_41 : Operation 240 [1/1] (2.07ns)   --->   "%sum_V_1 = add i16 %op2_V, i16 %sum_V"   --->   Operation 240 'add' 'sum_V_1' <Predicate = (!icmp_ln48)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 241 'br' 'br_ln0' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 42 <SV = 22> <Delay = 1.58>
ST_42 : Operation 242 [1/1] (0.00ns)   --->   "%sum_V_cast = sext i16 %sum_V"   --->   Operation 242 'sext' 'sum_V_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 243 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi3ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 243 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 43 <SV = 23> <Delay = 2.52>
ST_43 : Operation 244 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %add_ln52, void %_ZNK13ap_fixed_baseILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi3ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split, i31 0, void %_ZNK13ap_fixed_baseILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi3ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader" [lossfun/main.cpp:52]   --->   Operation 244 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 245 [1/1] (2.52ns)   --->   "%add_ln52 = add i31 %i_4, i31 1" [lossfun/main.cpp:52]   --->   Operation 245 'add' 'add_ln52' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 246 [1/1] (0.00ns)   --->   "%i_4_cast = zext i31 %i_4" [lossfun/main.cpp:52]   --->   Operation 246 'zext' 'i_4_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 247 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 247 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 248 [1/1] (2.47ns)   --->   "%icmp_ln52 = icmp_eq  i32 %i_4_cast, i32 %dim_read" [lossfun/main.cpp:52]   --->   Operation 248 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 249 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 249 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %_ZNK13ap_fixed_baseILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi3ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split, void %._crit_edge356.loopexit" [lossfun/main.cpp:52]   --->   Operation 250 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i31 %i_4" [lossfun/main.cpp:53]   --->   Operation 251 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_43 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i4 %trunc_ln53" [lossfun/main.cpp:53]   --->   Operation 252 'zext' 'zext_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_43 : Operation 253 [1/1] (0.00ns)   --->   "%log_probs_V_addr_2 = getelementptr i16 %log_probs_V, i32 0, i32 %zext_ln53" [lossfun/main.cpp:53]   --->   Operation 253 'getelementptr' 'log_probs_V_addr_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_43 : Operation 254 [2/2] (2.32ns)   --->   "%x_V_1 = load i4 %log_probs_V_addr_2" [lossfun/main.cpp:53]   --->   Operation 254 'load' 'x_V_1' <Predicate = (!icmp_ln52)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 44 <SV = 24> <Delay = 7.16>
ST_44 : Operation 255 [1/2] (2.32ns)   --->   "%x_V_1 = load i4 %log_probs_V_addr_2" [lossfun/main.cpp:53]   --->   Operation 255 'load' 'x_V_1' <Predicate = (!icmp_ln52)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_44 : Operation 256 [14/14] (4.84ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 256 'call' 't' <Predicate = (!icmp_ln52)> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 25> <Delay = 7.30>
ST_45 : Operation 257 [13/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 257 'call' 't' <Predicate = (!icmp_ln52)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 26> <Delay = 7.30>
ST_46 : Operation 258 [12/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 258 'call' 't' <Predicate = (!icmp_ln52)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 27> <Delay = 7.30>
ST_47 : Operation 259 [11/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 259 'call' 't' <Predicate = (!icmp_ln52)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 28> <Delay = 7.30>
ST_48 : Operation 260 [10/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 260 'call' 't' <Predicate = (!icmp_ln52)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 29> <Delay = 7.30>
ST_49 : Operation 261 [9/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 261 'call' 't' <Predicate = (!icmp_ln52)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 30> <Delay = 7.30>
ST_50 : Operation 262 [8/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 262 'call' 't' <Predicate = (!icmp_ln52)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 31> <Delay = 7.30>
ST_51 : Operation 263 [7/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 263 'call' 't' <Predicate = (!icmp_ln52)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 32> <Delay = 7.30>
ST_52 : Operation 264 [6/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 264 'call' 't' <Predicate = (!icmp_ln52)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 33> <Delay = 7.30>
ST_53 : Operation 265 [5/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 265 'call' 't' <Predicate = (!icmp_ln52)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 34> <Delay = 7.30>
ST_54 : Operation 266 [4/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 266 'call' 't' <Predicate = (!icmp_ln52)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 35> <Delay = 7.30>
ST_55 : Operation 267 [3/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 267 'call' 't' <Predicate = (!icmp_ln52)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 36> <Delay = 7.30>
ST_56 : Operation 268 [2/14] (7.30ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 268 'call' 't' <Predicate = (!icmp_ln52)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 37> <Delay = 5.90>
ST_57 : Operation 269 [1/14] (5.90ns)   --->   "%t = call i16 @exp<16, 3>, i16 %x_V_1, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190]   --->   Operation 269 'call' 't' <Predicate = (!icmp_ln52)> <Delay = 5.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 38> <Delay = 4.24>
ST_58 : Operation 270 [1/1] (0.00ns)   --->   "%t_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %t, i13 0"   --->   Operation 270 'bitconcatenate' 't_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_58 : Operation 271 [33/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 271 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 39> <Delay = 4.24>
ST_59 : Operation 272 [32/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 272 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 40> <Delay = 4.24>
ST_60 : Operation 273 [31/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 273 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 41> <Delay = 4.24>
ST_61 : Operation 274 [30/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 274 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 42> <Delay = 4.24>
ST_62 : Operation 275 [29/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 275 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 43> <Delay = 4.24>
ST_63 : Operation 276 [28/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 276 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 44> <Delay = 4.24>
ST_64 : Operation 277 [27/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 277 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 45> <Delay = 4.24>
ST_65 : Operation 278 [26/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 278 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 46> <Delay = 4.24>
ST_66 : Operation 279 [25/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 279 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 47> <Delay = 4.24>
ST_67 : Operation 280 [24/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 280 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 48> <Delay = 4.24>
ST_68 : Operation 281 [23/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 281 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 49> <Delay = 4.24>
ST_69 : Operation 282 [22/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 282 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 50> <Delay = 4.24>
ST_70 : Operation 283 [21/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 283 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 51> <Delay = 4.24>
ST_71 : Operation 284 [20/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 284 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 52> <Delay = 4.24>
ST_72 : Operation 285 [19/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 285 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 53> <Delay = 4.24>
ST_73 : Operation 286 [18/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 286 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 54> <Delay = 4.24>
ST_74 : Operation 287 [17/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 287 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 55> <Delay = 4.24>
ST_75 : Operation 288 [16/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 288 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 56> <Delay = 4.24>
ST_76 : Operation 289 [15/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 289 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 57> <Delay = 4.24>
ST_77 : Operation 290 [14/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 290 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 58> <Delay = 4.24>
ST_78 : Operation 291 [13/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 291 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 59> <Delay = 4.24>
ST_79 : Operation 292 [12/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 292 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 60> <Delay = 4.24>
ST_80 : Operation 293 [11/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 293 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 61> <Delay = 4.24>
ST_81 : Operation 294 [10/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 294 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 62> <Delay = 4.24>
ST_82 : Operation 295 [9/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 295 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 63> <Delay = 4.24>
ST_83 : Operation 296 [8/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 296 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 64> <Delay = 4.24>
ST_84 : Operation 297 [7/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 297 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 65> <Delay = 4.24>
ST_85 : Operation 298 [6/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 298 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 66> <Delay = 4.24>
ST_86 : Operation 299 [5/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 299 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 67> <Delay = 4.24>
ST_87 : Operation 300 [4/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 300 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 68> <Delay = 4.24>
ST_88 : Operation 301 [3/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 301 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 69> <Delay = 4.24>
ST_89 : Operation 302 [2/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 302 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 70> <Delay = 6.57>
ST_90 : Operation 303 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [lossfun/main.cpp:52]   --->   Operation 303 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_90 : Operation 304 [1/33] (4.24ns)   --->   "%sdiv_ln1148 = sdiv i29 %t_1, i29 %sum_V_cast"   --->   Operation 304 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln52)> <Delay = 4.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i16 %sdiv_ln1148"   --->   Operation 305 'trunc' 'trunc_ln703_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_90 : Operation 306 [1/1] (0.00ns)   --->   "%probs_V_addr = getelementptr i16 %probs_V, i32 0, i32 %zext_ln53" [lossfun/main.cpp:53]   --->   Operation 306 'getelementptr' 'probs_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_90 : Operation 307 [1/1] (2.32ns)   --->   "%store_ln53 = store i16 %trunc_ln703_1, i4 %probs_V_addr" [lossfun/main.cpp:53]   --->   Operation 307 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_90 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi3ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 308 'br' 'br_ln0' <Predicate = (!icmp_ln52)> <Delay = 0.00>

State 91 <SV = 24> <Delay = 2.32>
ST_91 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge356"   --->   Operation 309 'br' 'br_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_91 : Operation 310 [1/1] (0.00ns)   --->   "%probs_V_addr_1 = getelementptr i16 %probs_V, i32 0, i32 %y_read" [lossfun/main.cpp:56]   --->   Operation 310 'getelementptr' 'probs_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 311 [2/2] (2.32ns)   --->   "%x_V_2 = load i4 %probs_V_addr_1" [lossfun/main.cpp:56]   --->   Operation 311 'load' 'x_V_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 92 <SV = 25> <Delay = 2.32>
ST_92 : Operation 312 [1/2] (2.32ns)   --->   "%x_V_2 = load i4 %probs_V_addr_1" [lossfun/main.cpp:56]   --->   Operation 312 'load' 'x_V_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 93 <SV = 26> <Delay = 5.50>
ST_93 : Operation 313 [11/11] (5.50ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 313 'call' 'op2_V_1' <Predicate = true> <Delay = 5.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 27> <Delay = 6.62>
ST_94 : Operation 314 [10/11] (6.62ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 314 'call' 'op2_V_1' <Predicate = true> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 95 <SV = 28> <Delay = 6.62>
ST_95 : Operation 315 [9/11] (6.62ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 315 'call' 'op2_V_1' <Predicate = true> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 29> <Delay = 6.62>
ST_96 : Operation 316 [8/11] (6.62ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 316 'call' 'op2_V_1' <Predicate = true> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 30> <Delay = 6.62>
ST_97 : Operation 317 [7/11] (6.62ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 317 'call' 'op2_V_1' <Predicate = true> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 31> <Delay = 6.62>
ST_98 : Operation 318 [6/11] (6.62ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 318 'call' 'op2_V_1' <Predicate = true> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 32> <Delay = 6.62>
ST_99 : Operation 319 [5/11] (6.62ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 319 'call' 'op2_V_1' <Predicate = true> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 100 <SV = 33> <Delay = 6.62>
ST_100 : Operation 320 [4/11] (6.62ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 320 'call' 'op2_V_1' <Predicate = true> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 101 <SV = 34> <Delay = 6.62>
ST_101 : Operation 321 [3/11] (6.62ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 321 'call' 'op2_V_1' <Predicate = true> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 102 <SV = 35> <Delay = 6.62>
ST_102 : Operation 322 [2/11] (6.62ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 322 'call' 'op2_V_1' <Predicate = true> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 103 <SV = 36> <Delay = 5.75>
ST_103 : Operation 323 [1/11] (5.75ns)   --->   "%op2_V_1 = call i16 @log<16, 3>, i16 %x_V_2, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208]   --->   Operation 323 'call' 'op2_V_1' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 104 <SV = 37> <Delay = 2.07>
ST_104 : Operation 324 [1/1] (2.07ns)   --->   "%loss_V = sub i16 0, i16 %op2_V_1"   --->   Operation 324 'sub' 'loss_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln32, void %._crit_edge, void %.lr.ph350" [lossfun/main.cpp:58]   --->   Operation 325 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 326 [1/1] (0.00ns)   --->   "%dxbuf_V_addr = getelementptr i16 %dxbuf_V, i32 0, i32 %y_read"   --->   Operation 326 'getelementptr' 'dxbuf_V_addr' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_104 : Operation 327 [1/1] (1.58ns)   --->   "%br_ln58 = br void" [lossfun/main.cpp:58]   --->   Operation 327 'br' 'br_ln58' <Predicate = (icmp_ln32)> <Delay = 1.58>

State 105 <SV = 38> <Delay = 2.52>
ST_105 : Operation 328 [1/1] (0.00ns)   --->   "%i_5 = phi i31 0, void %.lr.ph350, i31 %add_ln58, void" [lossfun/main.cpp:58]   --->   Operation 328 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 329 [1/1] (2.52ns)   --->   "%add_ln58 = add i31 %i_5, i31 1" [lossfun/main.cpp:58]   --->   Operation 329 'add' 'add_ln58' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 330 [1/1] (0.00ns)   --->   "%i_5_cast = zext i31 %i_5" [lossfun/main.cpp:58]   --->   Operation 330 'zext' 'i_5_cast' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 331 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 331 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 332 [1/1] (2.47ns)   --->   "%icmp_ln58 = icmp_eq  i32 %i_5_cast, i32 %dim_read" [lossfun/main.cpp:58]   --->   Operation 332 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 333 [1/1] (0.00ns)   --->   "%empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 333 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %.split3, void %.lr.ph" [lossfun/main.cpp:58]   --->   Operation 334 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 335 [1/1] (2.47ns)   --->   "%icmp_ln59 = icmp_eq  i32 %i_5_cast, i32 %y_read" [lossfun/main.cpp:59]   --->   Operation 335 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln58)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 336 [1/1] (0.00ns)   --->   "%empty_62 = trunc i31 %i_5" [lossfun/main.cpp:58]   --->   Operation 336 'trunc' 'empty_62' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_105 : Operation 337 [1/1] (0.00ns)   --->   "%i_5_cast5_cast = zext i4 %empty_62" [lossfun/main.cpp:58]   --->   Operation 337 'zext' 'i_5_cast5_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_105 : Operation 338 [1/1] (0.00ns)   --->   "%probs_V_addr_2 = getelementptr i16 %probs_V, i32 0, i32 %i_5_cast5_cast" [lossfun/main.cpp:58]   --->   Operation 338 'getelementptr' 'probs_V_addr_2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_105 : Operation 339 [2/2] (2.32ns)   --->   "%probs_V_load = load i4 %probs_V_addr_2" [lossfun/main.cpp:63]   --->   Operation 339 'load' 'probs_V_load' <Predicate = (!icmp_ln58)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_105 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void, void %_ZN13ap_fixed_baseILi46ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [lossfun/main.cpp:59]   --->   Operation 340 'br' 'br_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_105 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 341 'br' 'br_ln0' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 106 <SV = 39> <Delay = 6.72>
ST_106 : Operation 342 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [lossfun/main.cpp:58]   --->   Operation 342 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 343 [1/2] (2.32ns)   --->   "%probs_V_load = load i4 %probs_V_addr_2" [lossfun/main.cpp:63]   --->   Operation 343 'load' 'probs_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_106 : Operation 344 [1/1] (0.00ns)   --->   "%dxbuf_V_addr_1 = getelementptr i16 %dxbuf_V, i32 0, i32 %i_5_cast5_cast" [lossfun/main.cpp:63]   --->   Operation 344 'getelementptr' 'dxbuf_V_addr_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_106 : Operation 345 [1/1] (2.32ns)   --->   "%store_ln63 = store i16 %probs_V_load, i4 %dxbuf_V_addr_1" [lossfun/main.cpp:63]   --->   Operation 345 'store' 'store_ln63' <Predicate = (!icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_106 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 346 'br' 'br_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_106 : Operation 347 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %probs_V_load, i16 57344"   --->   Operation 347 'add' 'add_ln703' <Predicate = (icmp_ln59)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 348 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %add_ln703, i4 %dxbuf_V_addr" [lossfun/main.cpp:60]   --->   Operation 348 'store' 'store_ln60' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_106 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln61 = br void" [lossfun/main.cpp:61]   --->   Operation 349 'br' 'br_ln61' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 107 <SV = 39> <Delay = 7.30>
ST_107 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dx_read, i32 1, i32 31" [lossfun/main.cpp:67]   --->   Operation 350 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i31 %trunc_ln7" [lossfun/main.cpp:67]   --->   Operation 351 'sext' 'sext_ln67' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 352 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln67" [lossfun/main.cpp:67]   --->   Operation 352 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 353 [1/1] (7.30ns)   --->   "%empty_63 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %dim_read" [lossfun/main.cpp:67]   --->   Operation 353 'writereq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 354 [1/1] (1.58ns)   --->   "%br_ln67 = br void" [lossfun/main.cpp:67]   --->   Operation 354 'br' 'br_ln67' <Predicate = true> <Delay = 1.58>

State 108 <SV = 40> <Delay = 2.52>
ST_108 : Operation 355 [1/1] (0.00ns)   --->   "%i_6 = phi i31 %add_ln67, void %.split, i31 0, void %.lr.ph" [lossfun/main.cpp:67]   --->   Operation 355 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 356 [1/1] (2.52ns)   --->   "%add_ln67 = add i31 %i_6, i31 1" [lossfun/main.cpp:67]   --->   Operation 356 'add' 'add_ln67' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 357 [1/1] (0.00ns)   --->   "%i_6_cast = zext i31 %i_6" [lossfun/main.cpp:67]   --->   Operation 357 'zext' 'i_6_cast' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 358 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 358 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 359 [1/1] (2.47ns)   --->   "%icmp_ln67 = icmp_eq  i32 %i_6_cast, i32 %dim_read" [lossfun/main.cpp:67]   --->   Operation 359 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 360 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 360 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %.split, void %._crit_edge.loopexit" [lossfun/main.cpp:67]   --->   Operation 361 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i31 %i_6" [lossfun/main.cpp:68]   --->   Operation 362 'trunc' 'trunc_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_108 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i4 %trunc_ln68" [lossfun/main.cpp:68]   --->   Operation 363 'zext' 'zext_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_108 : Operation 364 [1/1] (0.00ns)   --->   "%dxbuf_V_addr_2 = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln68" [lossfun/main.cpp:68]   --->   Operation 364 'getelementptr' 'dxbuf_V_addr_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_108 : Operation 365 [2/2] (2.32ns)   --->   "%dxbuf_V_load = load i4 %dxbuf_V_addr_2" [lossfun/main.cpp:68]   --->   Operation 365 'load' 'dxbuf_V_load' <Predicate = (!icmp_ln67)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 109 <SV = 41> <Delay = 2.32>
ST_109 : Operation 366 [1/2] (2.32ns)   --->   "%dxbuf_V_load = load i4 %dxbuf_V_addr_2" [lossfun/main.cpp:68]   --->   Operation 366 'load' 'dxbuf_V_load' <Predicate = (!icmp_ln67)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 110 <SV = 42> <Delay = 7.30>
ST_110 : Operation 367 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [lossfun/main.cpp:67]   --->   Operation 367 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_110 : Operation 368 [1/1] (7.30ns)   --->   "%write_ln68 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_1, i16 %dxbuf_V_load, i2 3" [lossfun/main.cpp:68]   --->   Operation 368 'write' 'write_ln68' <Predicate = (!icmp_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 369 'br' 'br_ln0' <Predicate = (!icmp_ln67)> <Delay = 0.00>

State 111 <SV = 41> <Delay = 7.30>
ST_111 : Operation 370 [5/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [lossfun/main.cpp:73]   --->   Operation 370 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 42> <Delay = 7.30>
ST_112 : Operation 371 [4/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [lossfun/main.cpp:73]   --->   Operation 371 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 43> <Delay = 7.30>
ST_113 : Operation 372 [3/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [lossfun/main.cpp:73]   --->   Operation 372 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 44> <Delay = 7.30>
ST_114 : Operation 373 [2/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [lossfun/main.cpp:73]   --->   Operation 373 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 45> <Delay = 7.30>
ST_115 : Operation 374 [1/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [lossfun/main.cpp:73]   --->   Operation 374 'writeresp' 'empty_65' <Predicate = (icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln73 = br void %._crit_edge" [lossfun/main.cpp:73]   --->   Operation 375 'br' 'br_ln73' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_115 : Operation 376 [1/1] (0.00ns)   --->   "%ret_ln73 = ret i16 %loss_V" [lossfun/main.cpp:73]   --->   Operation 376 'ret' 'ret_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'dim' [33]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:30) [44]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:30) [44]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:30) [44]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:30) [44]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:30) [44]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:30) [44]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:30) [44]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:32) [50]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:32) [50]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:32) [50]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:32) [50]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:32) [50]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:32) [50]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (lossfun/main.cpp:32) [50]  (7.3 ns)

 <State 16>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:32) with incoming values : ('add_ln32', lossfun/main.cpp:32) [53]  (0 ns)
	'add' operation ('add_ln32', lossfun/main.cpp:32) [54]  (2.52 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (lossfun/main.cpp:33) [64]  (7.3 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('xbuf_V_addr', lossfun/main.cpp:33) [63]  (0 ns)
	'store' operation ('store_ln33', lossfun/main.cpp:33) of variable 'gmem_addr_read', lossfun/main.cpp:33 on array 'xbuf.V', lossfun/main.cpp:21 [65]  (2.32 ns)

 <State 19>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', lossfun/main.cpp:36) with incoming values : ('add_ln36', lossfun/main.cpp:36) [72]  (1.59 ns)

 <State 20>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:36) with incoming values : ('add_ln36', lossfun/main.cpp:36) [72]  (0 ns)
	'add' operation ('add_ln36', lossfun/main.cpp:36) [79]  (2.52 ns)

 <State 21>: 5.56ns
The critical path consists of the following:
	'load' operation ('xbuf_V_load') on array 'xbuf.V', lossfun/main.cpp:21 [84]  (2.32 ns)
	'icmp' operation ('icmp_ln1494') [85]  (2.43 ns)
	'select' operation ('max.V', lossfun/main.cpp:37) [86]  (0.805 ns)

 <State 22>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', lossfun/main.cpp:42) with incoming values : ('add_ln42', lossfun/main.cpp:42) [93]  (1.59 ns)

 <State 23>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:42) with incoming values : ('add_ln42', lossfun/main.cpp:42) [93]  (0 ns)
	'add' operation ('add_ln42', lossfun/main.cpp:42) [94]  (2.52 ns)

 <State 24>: 6.72ns
The critical path consists of the following:
	'load' operation ('xbuf_V_load_1') on array 'xbuf.V', lossfun/main.cpp:21 [105]  (2.32 ns)
	'sub' operation ('sub_ln703') [106]  (2.08 ns)
	'store' operation ('store_ln43', lossfun/main.cpp:43) of variable 'sub_ln703' on array 'log_probs.V', lossfun/main.cpp:25 [108]  (2.32 ns)

 <State 25>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', lossfun/main.cpp:48) with incoming values : ('add_ln48', lossfun/main.cpp:48) [113]  (1.59 ns)

 <State 26>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:48) with incoming values : ('add_ln48', lossfun/main.cpp:48) [113]  (0 ns)
	'add' operation ('add_ln48', lossfun/main.cpp:48) [115]  (2.52 ns)

 <State 27>: 7.16ns
The critical path consists of the following:
	'load' operation ('x.V', lossfun/main.cpp:49) on array 'log_probs.V', lossfun/main.cpp:25 [126]  (2.32 ns)
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [127]  (4.84 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [127]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [127]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [127]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [127]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [127]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [127]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [127]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [127]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [127]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [127]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [127]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [127]  (7.3 ns)

 <State 40>: 5.91ns
The critical path consists of the following:
	'call' operation ('op2_V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [127]  (5.91 ns)

 <State 41>: 2.08ns
The critical path consists of the following:
	'add' operation ('sum.V') [128]  (2.08 ns)

 <State 42>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', lossfun/main.cpp:52) with incoming values : ('add_ln52', lossfun/main.cpp:52) [134]  (1.59 ns)

 <State 43>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:52) with incoming values : ('add_ln52', lossfun/main.cpp:52) [134]  (0 ns)
	'add' operation ('add_ln52', lossfun/main.cpp:52) [135]  (2.52 ns)

 <State 44>: 7.16ns
The critical path consists of the following:
	'load' operation ('x.V', lossfun/main.cpp:53) on array 'log_probs.V', lossfun/main.cpp:25 [146]  (2.32 ns)
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [147]  (4.84 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [147]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [147]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [147]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [147]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [147]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [147]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [147]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [147]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [147]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [147]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [147]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [147]  (7.3 ns)

 <State 57>: 5.91ns
The critical path consists of the following:
	'call' operation ('t', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1190) to 'exp<16, 3>' [147]  (5.91 ns)

 <State 58>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 59>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 60>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 61>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 62>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 63>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 64>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 65>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 66>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 67>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 68>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 69>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 70>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 71>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 72>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 73>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 74>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 75>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 76>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 77>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 78>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 79>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 80>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 81>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 82>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 83>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 84>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 85>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 86>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 87>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 88>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 89>: 4.25ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)

 <State 90>: 6.57ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [149]  (4.25 ns)
	'store' operation ('store_ln53', lossfun/main.cpp:53) of variable 'trunc_ln703_1' on array 'probs.V', lossfun/main.cpp:26 [152]  (2.32 ns)

 <State 91>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('probs_V_addr_1', lossfun/main.cpp:56) [157]  (0 ns)
	'load' operation ('x.V', lossfun/main.cpp:56) on array 'probs.V', lossfun/main.cpp:26 [158]  (2.32 ns)

 <State 92>: 2.32ns
The critical path consists of the following:
	'load' operation ('x.V', lossfun/main.cpp:56) on array 'probs.V', lossfun/main.cpp:26 [158]  (2.32 ns)

 <State 93>: 5.5ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [159]  (5.5 ns)

 <State 94>: 6.63ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [159]  (6.63 ns)

 <State 95>: 6.63ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [159]  (6.63 ns)

 <State 96>: 6.63ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [159]  (6.63 ns)

 <State 97>: 6.63ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [159]  (6.63 ns)

 <State 98>: 6.63ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [159]  (6.63 ns)

 <State 99>: 6.63ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [159]  (6.63 ns)

 <State 100>: 6.63ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [159]  (6.63 ns)

 <State 101>: 6.63ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [159]  (6.63 ns)

 <State 102>: 6.63ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [159]  (6.63 ns)

 <State 103>: 5.75ns
The critical path consists of the following:
	'call' operation ('op2_V_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:1208) to 'log<16, 3>' [159]  (5.75 ns)

 <State 104>: 2.08ns
The critical path consists of the following:
	'sub' operation ('loss.V') [160]  (2.08 ns)

 <State 105>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:58) with incoming values : ('add_ln58', lossfun/main.cpp:58) [166]  (0 ns)
	'add' operation ('add_ln58', lossfun/main.cpp:58) [167]  (2.52 ns)

 <State 106>: 6.72ns
The critical path consists of the following:
	'load' operation ('probs_V_load', lossfun/main.cpp:63) on array 'probs.V', lossfun/main.cpp:26 [179]  (2.32 ns)
	'add' operation ('add_ln703') [186]  (2.08 ns)
	'store' operation ('store_ln60', lossfun/main.cpp:60) of variable 'add_ln703' on array 'dxbuf.V', lossfun/main.cpp:22 [187]  (2.32 ns)

 <State 107>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', lossfun/main.cpp:67) [194]  (0 ns)
	bus request on port 'gmem' (lossfun/main.cpp:67) [195]  (7.3 ns)

 <State 108>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', lossfun/main.cpp:67) with incoming values : ('add_ln67', lossfun/main.cpp:67) [198]  (0 ns)
	'add' operation ('add_ln67', lossfun/main.cpp:67) [199]  (2.52 ns)

 <State 109>: 2.32ns
The critical path consists of the following:
	'load' operation ('dxbuf_V_load', lossfun/main.cpp:68) on array 'dxbuf.V', lossfun/main.cpp:22 [210]  (2.32 ns)

 <State 110>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (lossfun/main.cpp:68) [211]  (7.3 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:73) [214]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:73) [214]  (7.3 ns)

 <State 113>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:73) [214]  (7.3 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:73) [214]  (7.3 ns)

 <State 115>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (lossfun/main.cpp:73) [214]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
