# compile vhdl design source files
vhdl xil_defaultlib  "../../../ejemplo1.srcs/sources_1/new/comb.vhdl"
vhdl xil_defaultlib  "../../../ejemplo1.srcs/sim_1/new/comb_tb.vhd"

# Do not sort compile order
nosort
