/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [16:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [18:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [20:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [11:0] celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~(celloutsig_0_0z[2] & in_data[75]);
  assign celloutsig_1_7z = ~(celloutsig_1_4z[2] & in_data[153]);
  assign celloutsig_1_3z = ~in_data[188];
  assign celloutsig_0_16z = ~celloutsig_0_0z[0];
  assign celloutsig_0_22z = ~celloutsig_0_14z;
  assign celloutsig_0_10z = ~((celloutsig_0_0z[1] | celloutsig_0_5z) & celloutsig_0_3z);
  assign celloutsig_1_6z = in_data[109] | ~(celloutsig_1_3z);
  assign celloutsig_1_12z = in_data[143] | ~(celloutsig_1_8z);
  assign celloutsig_0_4z = celloutsig_0_0z[2] | ~(celloutsig_0_2z);
  assign celloutsig_0_14z = celloutsig_0_10z | ~(celloutsig_0_7z[1]);
  assign celloutsig_0_17z = celloutsig_0_5z | ~(celloutsig_0_0z[1]);
  assign celloutsig_0_18z = celloutsig_0_14z | ~(celloutsig_0_9z[11]);
  assign celloutsig_0_26z = celloutsig_0_2z | ~(celloutsig_0_4z);
  assign celloutsig_1_10z = ~(celloutsig_1_2z[7] ^ celloutsig_1_1z);
  assign celloutsig_1_13z = ~(celloutsig_1_1z ^ celloutsig_1_12z);
  assign celloutsig_1_5z = { celloutsig_1_2z[6:1], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z } == in_data[128:116];
  assign celloutsig_1_8z = { in_data[161], celloutsig_1_4z } == celloutsig_1_2z[9:6];
  assign celloutsig_0_3z = { in_data[28:13], celloutsig_0_1z } == { in_data[33:26], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_0z[1], celloutsig_0_5z, celloutsig_0_0z } == { in_data[15:11], celloutsig_0_5z };
  assign celloutsig_0_21z = { celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_19z } == { in_data[50:47], celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_1_9z = ! { in_data[169:155], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_19z = ! { celloutsig_0_9z[10:1], celloutsig_0_18z };
  assign celloutsig_0_9z = { in_data[56:47], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_8z } % { 1'h1, in_data[61:49], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_11z = { celloutsig_0_7z[7:4], celloutsig_0_4z } % { 1'h1, celloutsig_0_7z[4:1] };
  assign celloutsig_0_24z = { celloutsig_0_11z[4:2], celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_6z } % { 1'h1, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[76] ? in_data[93:90] : in_data[46:43];
  assign celloutsig_1_19z = in_data[188] ? { in_data[156:155], celloutsig_1_8z, celloutsig_1_18z, celloutsig_1_9z, celloutsig_1_11z } : { celloutsig_1_2z[11:9], celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_14z };
  assign celloutsig_0_5z = in_data[64:58] != { celloutsig_0_0z[1:0], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_8z = { in_data[64:61], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z[3], celloutsig_0_0z[1:0] } != { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_11z = ~ { celloutsig_1_2z[1], celloutsig_1_2z[2], celloutsig_1_3z };
  assign celloutsig_1_14z = | { celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_23z = | { celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_7z[3:0] };
  assign celloutsig_1_1z = | in_data[140:136];
  assign celloutsig_1_18z = in_data[130:119] ^ { in_data[163:154], celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_0_27z = { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_26z } ^ { celloutsig_0_24z[13:11], celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_15z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_7z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_7z = { celloutsig_0_0z[2:0], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_6z = ~((celloutsig_0_5z & in_data[25]) | (celloutsig_0_3z & celloutsig_0_3z));
  assign celloutsig_0_1z = ~((in_data[75] & in_data[62]) | (celloutsig_0_0z[0] & celloutsig_0_0z[3]));
  assign celloutsig_0_15z = ~((in_data[46] & celloutsig_0_8z) | (celloutsig_0_3z & celloutsig_0_0z[2]));
  assign celloutsig_0_20z = ~((celloutsig_0_11z[1] & celloutsig_0_0z[2]) | (celloutsig_0_4z & celloutsig_0_4z));
  assign celloutsig_1_0z = ~((in_data[160] & in_data[172]) | (in_data[160] & in_data[168]));
  assign { celloutsig_1_2z[1], celloutsig_1_2z[2], celloutsig_1_2z[13:3] } = ~ { celloutsig_1_1z, celloutsig_1_0z, in_data[124:114] };
  assign celloutsig_1_2z[0] = celloutsig_1_2z[2];
  assign { out_data[139:128], out_data[114:96], out_data[32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
