{
  "board_settings": {},
  "net classes": {},
  "net routes": {
    "0": {
      "name": "",
      "class": "TODO",
      "pads": [],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "1": {
      "name": "VCC",
      "class": "TODO",
      "pads": [
        {
          "Resistor_SMD:R_0603_1608Metric pad 1": {
            "abs_pos": [119.2125, 98.0]
          }
        },
        {
          "Resistor_SMD:R_0603_1608Metric pad 2": {
            "abs_pos": [109.7875, 102.0]
          }
        },
        {
          "Package_TO_SOT_SMD:SOT-89-3 pad 1": {
            "abs_pos": [105.02, 96.7762]
          }
        },
        {
          "Capacitor_SMD:C_0603_1608Metric pad 1": {
            "abs_pos": [107.2125, 94.5]
          }
        },
        {
          "Resistor_SMD:R_0603_1608Metric pad 1": {
            "abs_pos": [119.2125, 101.75]
          }
        },
        {
          "otter:CONN_WII pad 1": {
            "abs_pos": [131.905, 105.588]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "2": {
      "name": "Net-(P1-Pad3)",
      "class": "TODO",
      "pads": [
        {
          "otter:CONN_WII pad 3": {
            "abs_pos": [130.0, 105.588]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "3": {
      "name": "Net-(P1-Pad4)",
      "class": "TODO",
      "pads": [
        {
          "otter:CONN_WII pad 4": {
            "abs_pos": [130.0, 103.68299999999999]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "4": {
      "name": "SDA",
      "class": "TODO",
      "pads": [
        {
          "Capacitor_SMD:C_0603_1608Metric pad 1": {
            "abs_pos": [120.7125, 96.537501]
          }
        },
        {
          "Connector_JST:JST_XH_B04B-XH-A_1x04_P2.50mm_Vertical pad 3": {
            "abs_pos": [105.0, 96.25]
          }
        },
        {
          "Resistor_SMD:R_0603_1608Metric pad 2": {
            "abs_pos": [120.7875, 98.0]
          }
        },
        {
          "otter:CONN_WII pad 5": {
            "abs_pos": [128.095, 105.588]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [102.375, 99],
            "end": [102.5, 99],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [100, 101.25],
            "end": [100.125, 101.25],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [100.125, 101.25],
            "end": [102.375, 99],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [123.507, 99],
            "end": [124.412, 98.095],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [102.5, 99],
            "end": [123.507, 99],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [121.425, 97.2125],
            "end": [121.5, 97.2875],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [120, 97.2125],
            "end": [121.425, 97.2125],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [123.6045, 97.2875],
            "end": [124.412, 98.095],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [121.5, 97.2875],
            "end": [123.6045, 97.2875],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "5": {
      "name": "GND",
      "class": "TODO",
      "pads": [
        {
          "Capacitor_SMD:C_0603_1608Metric pad 1": {
            "abs_pos": [120.7125, 103.500001]
          }
        },
        {
          "Capacitor_SMD:C_0603_1608Metric pad 2": {
            "abs_pos": [122.2875, 96.537501]
          }
        },
        {
          "Connector_JST:JST_XH_B04B-XH-A_1x04_P2.50mm_Vertical pad 4": {
            "abs_pos": [107.5, 96.25]
          }
        },
        {
          "LED_SMD:LED_0805_2012Metric pad 1": {
            "abs_pos": [104.5625, 103.5]
          }
        },
        {
          "Package_TO_SOT_SMD:SOT-89-3 pad 2": {
            "abs_pos": [109.167, 98.2762]
          }
        },
        {
          "Package_TO_SOT_SMD:SOT-89-3 pad 2": {
            "abs_pos": [105.1665, 98.2762]
          }
        },
        {
          "Package_TO_SOT_SMD:SOT-89-3 pad 2": {
            "abs_pos": [107.8335, 98.2762]
          }
        },
        {
          "Package_TO_SOT_SMD:SOT-89-3 pad 2": {
            "abs_pos": [106.4238, 98.2762]
          }
        },
        {
          "Capacitor_SMD:C_0603_1608Metric pad 2": {
            "abs_pos": [108.7875, 94.5]
          }
        },
        {
          "Capacitor_SMD:C_0603_1608Metric pad 2": {
            "abs_pos": [105.7875, 94.5]
          }
        },
        {
          "otter:CONN_WII pad 6": {
            "abs_pos": [128.095, 103.68299999999999]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "6": {
      "name": "SCL",
      "class": "TODO",
      "pads": [
        {
          "Capacitor_SMD:C_0603_1608Metric pad 2": {
            "abs_pos": [122.2875, 103.500001]
          }
        },
        {
          "Connector_JST:JST_XH_B04B-XH-A_1x04_P2.50mm_Vertical pad 2": {
            "abs_pos": [102.5, 96.25]
          }
        },
        {
          "Resistor_SMD:R_0603_1608Metric pad 2": {
            "abs_pos": [120.7875, 101.75]
          }
        },
        {
          "otter:CONN_WII pad 2": {
            "abs_pos": [131.905, 103.68299999999999]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [121.362501, 102.575001],
            "end": [121.5, 102.7125],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [120, 102.575001],
            "end": [121.362501, 102.575001],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [100.125, 98.75],
            "end": [104.240001, 102.865001],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [125.356999, 102.865001],
            "end": [125.682001, 102.539999],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [100, 98.75],
            "end": [100.125, 98.75],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [125.682001, 102.539999],
            "end": [126.317, 101.905],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [125.047888, 103.174112],
            "end": [121.961612, 103.174112],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [126.317, 101.905],
            "end": [125.047888, 103.174112],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [121.961612, 103.174112],
            "end": [121.5, 102.7125],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [104.240001, 102.865001],
            "end": [125.356999, 102.865001],
            "width": 0.25,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "7": {
      "name": "VDD",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_XH_B04B-XH-A_1x04_P2.50mm_Vertical pad 1": {
            "abs_pos": [100.0, 96.25]
          }
        },
        {
          "Package_TO_SOT_SMD:SOT-89-3 pad 3": {
            "abs_pos": [105.02, 99.7762]
          }
        },
        {
          "Capacitor_SMD:C_0603_1608Metric pad 1": {
            "abs_pos": [104.2125, 94.5]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "8": {
      "name": "Net-(D1-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "LED_SMD:LED_0805_2012Metric pad 2": {
            "abs_pos": [106.4375, 103.5]
          }
        },
        {
          "Resistor_SMD:R_0603_1608Metric pad 1": {
            "abs_pos": [108.2125, 102.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [108.2875, 103.5],
            "end": [109, 102.7875],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [107, 103.5],
            "end": [108.2875, 103.5],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [106.4375, 103.5],
            "end": [107, 103.5],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [107, 103.5],
            "end": [107.2125, 103.5],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    }
  },
  "errors": [
    {
      "MountingHole:MountingHole_4.3mm_M4 at [115, 105.5]": "pad 1 np_thru_hole circle at [0, 0] has error 428: key \"net\" not found"
    },
    {
      "MountingHole:MountingHole_4.3mm_M4 at [115, 94.5]": "pad 1 np_thru_hole circle at [0, 0] has error 448: key \"net\" not found"
    },
    {
      "otter:CONN_WII at [130, 100, 270]": "pad \"\" thru_hole circle at [6.35, 2.794] has error 588: key \"net\" not found"
    },
    {
      "otter:CONN_WII at [130, 100, 270]": "pad \"\" thru_hole circle at [-6.35, -2.54] has error 589: key \"net\" not found"
    },
    {
      "otter:CONN_WII at [130, 100, 270]": "pad \"\" thru_hole circle at [6.35, -2.54] has error 590: key \"net\" not found"
    },
    {
      "otter:CONN_WII at [130, 100, 270]": "pad \"\" thru_hole circle at [-6.35, 2.794] has error 591: key \"net\" not found"
    }
  ]
}