<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<global>
<module>yq_regs</module>
<reg_width>32</reg_width>
<addr_width>8</addr_width>
<clock>clk</clock>
<reset>rst_n</reset>
<addr_type>discrete</addr_type>
<field>
<r_name>g_conf_l</r_name>
<r_addr>07</r_addr>
<name>dcs_dram_size</name>
<width>1</width>
<msb>0</msb>
<lsb>0</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>Indicate ddr2 sdram chip capability. 0 indicates 256Mbx16 per chip, 1 indicates 512Mbx16 per chip</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_ddr2c_dcssize</output>
</field>
<field>
<r_name>g_conf_l</r_name>
<r_addr>07</r_addr>
<name>hpm_tra_delay</name>
<width>3</width>
<msb>3</msb>
<lsb>1</lsb>
<swd>0</swd>
<rstv>3'd0</rstv>
<note>Indicates delay of board trace and IOE delay</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_ddr2c_hpm_tra_delay</output>
</field>
<field>
<r_name>g_conf_l</r_name>
<r_addr>07</r_addr>
<name>hpm_dram_size</name>
<width>1</width>
<msb>4</msb>
<lsb>4</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>Indicate ddr2 sdram chip capability. 0 indicates 256Mbx16 per chip, 1 indicates 512Mbx16 per chip</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_ddr2c_hpmsize</output>
</field>
<field>
<r_name>g_conf_l</r_name>
<r_addr>07</r_addr>
<name>dcs_tra_delay</name>
<width>3</width>
<msb>7</msb>
<lsb>5</lsb>
<swd>0</swd>
<rstv>3'd0</rstv>
<note>Indicates delay of board trace and IOE delay</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_ddr2c_dcs_tra_delay</output>
</field>
<field>
<r_name>g_conf_l</r_name>
<r_addr>07</r_addr>
<name>dcm_chunk_size</name>
<width>5</width>
<msb>12</msb>
<lsb>8</lsb>
<swd>0</swd>
<rstv>5'b00000</rstv>
<note>DCM source data fetch read Request size </note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_dcm_chunk_size</output>
</field>
<field>
<r_name>g_conf_l</r_name>
<r_addr>07</r_addr>
<name>dcm_freeze_en</name>
<width>1</width>
<msb>13</msb>
<lsb>13</lsb>
<swd>0</swd>
<rstv>3'b0</rstv>
<note>DCM Freeze Enable bit.</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_dcm_freeze_en</output>
</field>
<field>
<r_name>g_conf_l</r_name>
<r_addr>07</r_addr>
<name>scm_chunk_size</name>
<width>5</width>
<msb>18</msb>
<lsb>14</lsb>
<swd>0</swd>
<rstv>5'b00000</rstv>
<note>SCM source data fetch read Request size </note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_scm_chunk_size</output>
</field>
<field>
<r_name>g_conf_l</r_name>
<r_addr>07</r_addr>
<name>scm_freeze_en</name>
<width>1</width>
<msb>19</msb>
<lsb>19</lsb>
<swd>0</swd>
<rstv>3'b0</rstv>
<note>SCM Freeze Enable bit.</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_scm_freeze_en</output>
</field>
<field>
<r_name>g_conf_l</r_name>
<r_addr>07</r_addr>
<name>dcs_delayctrlin</name>
<width>6</width>
<msb>25</msb>
<lsb>20</lsb>
<swd>0</swd>
<rstv>6'h0f</rstv>
<note>Phase shifter control for input dqs to capture read data</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_ddr2c_dcsdly</output>
</field>
<field>
<r_name>g_conf_l</r_name>
<r_addr>07</r_addr>
<name>hpm_delayctrlin</name>
<width>6</width>
<msb>31</msb>
<lsb>26</lsb>
<swd>0</swd>
<rstv>6'h0f</rstv>
<note>Phase shifter control for input dqs to capture read data</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_ddr2c_hpmdly</output>
</field>
<field>
<r_name>g_conf_h</r_name>
<r_addr>0b</r_addr>
<name>sw_rst</name>
<width>1</width>
<msb>0</msb>
<lsb>0</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>Softwar reset. Write 1 to reset Yuquan chip. </note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_rst_swrst</output>
</field>
<field>
<r_name>g_conf_h</r_name>
<r_addr>0b</r_addr>
<name>rc_or_rw1c</name>
<width>1</width>
<msb>1</msb>
<lsb>1</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>Control the behavior of status bits. 1'b0 means status bits are RC; 1'b1 means status bits are RW1C.</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_init</r_name>
<r_addr>13</r_addr>
<name>dcsddr_start_init</name>
<width>1</width>
<msb>0</msb>
<lsb>0</lsb>
<swd>1</swd>
<rstv>1'b1</rstv>
<note>dcsddr_start_init</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_ddr2c_dcs_init</output>
</field>
<field>
<r_name>g_init</r_name>
<r_addr>13</r_addr>
<name>hpmddr_start_init</name>
<width>1</width>
<msb>1</msb>
<lsb>1</lsb>
<swd>1</swd>
<rstv>1'b1</rstv>
<note>hpmddr_start_init</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_ddr2c_hpm_init</output>
</field>
<field>
<r_name>g_init</r_name>
<r_addr>13</r_addr>
<name>cc0_init</name>
<width>1</width>
<msb>2</msb>
<lsb>2</lsb>
<swd>1</swd>
<rstv>1'b1</rstv>
<note>cc0_init</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_cc0_init</output>
</field>
<field>
<r_name>g_init</r_name>
<r_addr>13</r_addr>
<name>cc1_init</name>
<width>1</width>
<msb>3</msb>
<lsb>3</lsb>
<swd>1</swd>
<rstv>1'b1</rstv>
<note>cc0_init</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_cc1_init</output>
</field>
<field>
<r_name>g_init</r_name>
<r_addr>13</r_addr>
<name>cc2_init</name>
<width>1</width>
<msb>4</msb>
<lsb>4</lsb>
<swd>1</swd>
<rstv>1'b1</rstv>
<note>cc2_init</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_cc2_init</output>
</field>
<field>
<r_name>g_init</r_name>
<r_addr>13</r_addr>
<name>dcs_init</name>
<width>1</width>
<msb>5</msb>
<lsb>5</lsb>
<swd>1</swd>
<rstv>1'b1</rstv>
<note>dcs_init</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_dcs_init</output>
</field>
<field>
<r_name>g_init</r_name>
<r_addr>13</r_addr>
<name>cb_init</name>
<width>1</width>
<msb>6</msb>
<lsb>6</lsb>
<swd>1</swd>
<rstv>1'b1</rstv>
<note>cb_init</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_cb_init</output>
</field>
<field>
<r_name>g_init</r_name>
<r_addr>13</r_addr>
<name>wpq_init</name>
<width>1</width>
<msb>7</msb>
<lsb>7</lsb>
<swd>1</swd>
<rstv>1'b1</rstv>
<note>wpq_init</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_wpq_init</output>
</field>
<field>
<r_name>g_init_done</r_name>
<r_addr>23</r_addr>
<name>dcsddr_init_done</name>
<width>1</width>
<msb>0</msb>
<lsb>0</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>dcsddr_init_done</note>
<ht>sbf</ht>
<hv/>
<hc>ddr2c_regs_dcsddr_init_done</hc>
<st>ro</st>
<output/>
</field>
<field>
<r_name>g_init_done</r_name>
<r_addr>23</r_addr>
<name>hpmddr_init_done</name>
<width>1</width>
<msb>1</msb>
<lsb>1</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>hpmddr_init_done</note>
<ht>sbf</ht>
<hv/>
<hc>ddr2c_regs_hpmddr_init_done</hc>
<st>ro</st>
<output/>
</field>
<field>
<r_name>g_init_done</r_name>
<r_addr>23</r_addr>
<name>cc0_init_done</name>
<width>1</width>
<msb>2</msb>
<lsb>2</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>cc0_init_done</note>
<ht>sbf</ht>
<hv/>
<hc>cc_regs_cc0_init_done</hc>
<st>ro</st>
<output/>
</field>
<field>
<r_name>g_init_done</r_name>
<r_addr>23</r_addr>
<name>cc1_init_done</name>
<width>1</width>
<msb>3</msb>
<lsb>3</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>cc1_init_done</note>
<ht>sbf</ht>
<hv/>
<hc>cc_regs_cc1_init_done</hc>
<st>ro</st>
<output/>
</field>
<field>
<r_name>g_init_done</r_name>
<r_addr>23</r_addr>
<name>cc2_init_done</name>
<width>1</width>
<msb>4</msb>
<lsb>4</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>cc2_init_done</note>
<ht>sbf</ht>
<hv/>
<hc>cc_regs_cc2_init_done</hc>
<st>ro</st>
<output/>
</field>
<field>
<r_name>g_init_done</r_name>
<r_addr>23</r_addr>
<name>dcs_init_done</name>
<width>1</width>
<msb>5</msb>
<lsb>5</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>dcs_init_done</note>
<ht>sbf</ht>
<hv/>
<hc>dcs_regs_init_done</hc>
<st>ro</st>
<output/>
</field>
<field>
<r_name>g_init_done</r_name>
<r_addr>23</r_addr>
<name>cb_init_done</name>
<width>1</width>
<msb>6</msb>
<lsb>6</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>cb_init_done</note>
<ht>sbf</ht>
<hv/>
<hc>cb_regs_init_done</hc>
<st>ro</st>
<output/>
</field>
<field>
<r_name>g_init_done</r_name>
<r_addr>23</r_addr>
<name>wpq_init_done</name>
<width>1</width>
<msb>7</msb>
<lsb>7</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>wpq_init_done</note>
<ht>sbf</ht>
<hv/>
<hc>wpq_regs_init_done</hc>
<st>ro</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>scm_ring_end</name>
<width>1</width>
<msb>0</msb>
<lsb>0</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>scm_ring_end</note>
<ht>sbf</ht>
<hv/>
<hc>scm_regs_ring_end</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>scm_fq_abort</name>
<width>1</width>
<msb>1</msb>
<lsb>1</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>scm_fq_abort</note>
<ht>sbf</ht>
<hv/>
<hc>scm_regs_fq_abort</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>scm_fq_lack</name>
<width>1</width>
<msb>2</msb>
<lsb>2</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>scm_fq_lack</note>
<ht>sbf</ht>
<hv/>
<hc>scm_regs_fq_lack</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>scm_flow_block</name>
<width>1</width>
<msb>3</msb>
<lsb>3</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>scm_flow_block</note>
<ht>sbf</ht>
<hv/>
<hc>scm_regs_flow_block</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>scm_cmd_done</name>
<width>1</width>
<msb>4</msb>
<lsb>4</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>scm_cmd_done</note>
<ht>sbf</ht>
<hv/>
<hc>scm_regs_cmd_done</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>scm_err_ro</name>
<width>1</width>
<msb>5</msb>
<lsb>5</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>scm_err_ro</note>
<ht>sbf</ht>
<hv/>
<hc>scm_regs_err_ro</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>scm_err_ca</name>
<width>1</width>
<msb>6</msb>
<lsb>6</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>scm_err_ca</note>
<ht>sbf</ht>
<hv/>
<hc>scm_regs_err_ca</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>scm_err_da</name>
<width>1</width>
<msb>7</msb>
<lsb>7</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>scm_err_da</note>
<ht>sbf</ht>
<hv/>
<hc>scm_regs_err_da</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>scm_err_ap</name>
<width>1</width>
<msb>8</msb>
<lsb>8</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>scm_err_ap</note>
<ht>sbf</ht>
<hv/>
<hc>scm_regs_err_ap</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>scm_err_co</name>
<width>1</width>
<msb>9</msb>
<lsb>9</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>scm_err_co</note>
<ht>sbf</ht>
<hv/>
<hc>scm_regs_err_co</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>dcm_ring_end</name>
<width>1</width>
<msb>10</msb>
<lsb>10</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>dcm_ring_end</note>
<ht>sbf</ht>
<hv/>
<hc>dcm_regs_ring_end</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>dcm_fq_abort</name>
<width>1</width>
<msb>11</msb>
<lsb>11</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>dcm_fq_abort</note>
<ht>sbf</ht>
<hv/>
<hc>dcm_regs_fq_abort</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>dcm_fq_lack</name>
<width>1</width>
<msb>12</msb>
<lsb>12</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>dcm_fq_lack</note>
<ht>sbf</ht>
<hv/>
<hc>dcm_regs_fq_lack</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>dcm_cmd_done</name>
<width>1</width>
<msb>13</msb>
<lsb>13</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>dcm_cmd_done</note>
<ht>sbf</ht>
<hv/>
<hc>dcm_regs_cmd_done</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>dcm_err_ro</name>
<width>1</width>
<msb>14</msb>
<lsb>14</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>dcm_err_ro</note>
<ht>sbf</ht>
<hv/>
<hc>dcm_regs_cmd_done</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>dcm_err_ca</name>
<width>1</width>
<msb>15</msb>
<lsb>15</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>dcm_err_ca</note>
<ht>sbf</ht>
<hv/>
<hc>dcm_regs_err_ca</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>dcm_err_da</name>
<width>1</width>
<msb>16</msb>
<lsb>16</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>dcm_err_da</note>
<ht>sbf</ht>
<hv/>
<hc>dcm_regs_err_da</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>dcm_err_ap</name>
<width>1</width>
<msb>17</msb>
<lsb>17</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>dcm_err_ap</note>
<ht>sbf</ht>
<hv/>
<hc>dcm_regs_err_ap</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>dcm_err_ie</name>
<width>1</width>
<msb>18</msb>
<lsb>18</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>dcm_err_ie</note>
<ht>sbf</ht>
<hv/>
<hc>dcm_regs_err_ie</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>dcm_err_ce</name>
<width>1</width>
<msb>19</msb>
<lsb>19</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>dcm_err_ce</note>
<ht>sbf</ht>
<hv/>
<hc>dcm_regs_err_ce</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>dcm_err_fe</name>
<width>1</width>
<msb>20</msb>
<lsb>20</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>dcm_err_fe</note>
<ht>sbf</ht>
<hv/>
<hc>dcm_regs_err_fe</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>dcm_err_pe</name>
<width>1</width>
<msb>21</msb>
<lsb>21</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>dcm_err_pe</note>
<ht>sbf</ht>
<hv/>
<hc>dcm_regs_err_pe</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_status</r_name>
<r_addr>43</r_addr>
<name>dcm_err_se</name>
<width>1</width>
<msb>22</msb>
<lsb>22</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>dcm_err_se</note>
<ht>sbf</ht>
<hv/>
<hc>dcm_regs_err_se</hc>
<st>rc</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>scm_ring_end_msk</name>
<width>1</width>
<msb>0</msb>
<lsb>0</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>scm_ring_end_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>scm_fq_abort_msk</name>
<width>1</width>
<msb>1</msb>
<lsb>1</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>scm_fq_abort_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>scm_fq_lack_msk</name>
<width>1</width>
<msb>2</msb>
<lsb>2</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>scm_fq_lack_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>scm_flow_block_msk</name>
<width>1</width>
<msb>3</msb>
<lsb>3</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>scm_flow_block_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>scm_cmd_done_msk</name>
<width>1</width>
<msb>4</msb>
<lsb>4</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>scm_cmd_done_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>scm_err_ro_msk</name>
<width>1</width>
<msb>5</msb>
<lsb>5</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>scm_err_ro_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>scm_err_ca_msk</name>
<width>1</width>
<msb>6</msb>
<lsb>6</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>scm_err_ca_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>scm_err_da_msk</name>
<width>1</width>
<msb>7</msb>
<lsb>7</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>scm_err_da_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>scm_err_ap_msk</name>
<width>1</width>
<msb>8</msb>
<lsb>8</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>scm_err_ap_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>scm_err_co_msk</name>
<width>1</width>
<msb>9</msb>
<lsb>9</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>scm_err_co_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>dcm_ring_end_msk</name>
<width>1</width>
<msb>10</msb>
<lsb>10</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>scm_err_co_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>dcm_fq_abort_msk</name>
<width>1</width>
<msb>11</msb>
<lsb>11</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>dcm_fq_abort_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>dcm_fq_lack_msk</name>
<width>1</width>
<msb>12</msb>
<lsb>12</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>dcm_fq_lack_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>dcm_cmd_done_msk</name>
<width>1</width>
<msb>13</msb>
<lsb>13</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>dcm_cmd_done_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>dcm_err_ro_msk</name>
<width>1</width>
<msb>14</msb>
<lsb>14</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>dcm_err_ro_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>dcm_err_ca_msk</name>
<width>1</width>
<msb>15</msb>
<lsb>15</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>dcm_err_ca_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>dcm_err_da_msk</name>
<width>1</width>
<msb>16</msb>
<lsb>16</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>dcm_err_da_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>dcm_err_ap_msk</name>
<width>1</width>
<msb>17</msb>
<lsb>17</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>dcm_err_ap_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>dcm_err_ie_msk</name>
<width>1</width>
<msb>18</msb>
<lsb>18</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>dcm_err_ie_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>dcm_err_ce_msk</name>
<width>1</width>
<msb>19</msb>
<lsb>19</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>dcm_err_ce_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>dcm_err_fe_msk</name>
<width>1</width>
<msb>20</msb>
<lsb>20</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>dcm_err_fe_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>dcm_err_pe_msk</name>
<width>1</width>
<msb>21</msb>
<lsb>21</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>dcm_err_pe_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>g_int_mask</r_name>
<r_addr>83</r_addr>
<name>dcm_err_se_msk</name>
<width>1</width>
<msb>22</msb>
<lsb>22</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>dcm_err_se_msk</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>sc_conf</r_name>
<r_addr>85</r_addr>
<name>engine_en</name>
<width>9</width>
<msb>8</msb>
<lsb>0</lsb>
<swd>1</swd>
<rstv>9'h1ff</rstv>
<note>Scan Engine enable.</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_sc_enable</output>
</field>
<field>
<r_name>sc_status</r_name>
<r_addr>89</r_addr>
<name>se_idle</name>
<width>9</width>
<msb>8</msb>
<lsb>0</lsb>
<swd>0</swd>
<rstv>9'h1ff</rstv>
<note>Scan Engine status, 1'b1 means idle, 1'b0 means busy. </note>
<ht>hw</ht>
<hv>sc_regs_idle</hv>
<hc/>
<st>ro</st>
<output/>
</field>
<field>
<r_name>sc_status</r_name>
<r_addr>89</r_addr>
<name>pend_ctswap</name>
<width>16</width>
<msb>24</msb>
<lsb>9</lsb>
<swd>0</swd>
<rstv>16'h0000</rstv>
<note>Context swap pending status (16 bits for 16 flows). After command finishes, context will be swapped to off-chip memory. If software wants to access off-chip stored context, it must check corresponding bit first to guarantee context consistancy. 1'b0 indicates swap is done, '1b1 indicates swap is being processed. </note>
<ht>hw</ht>
<hv>sc_regs_pendcxt</hv>
<hc/>
<st>ro</st>
<output/>
</field>
<field>
<r_name>sc_sb_lth</r_name>
<r_addr>91</r_addr>
<name>sc_cb_lth</name>
<width>10</width>
<msb>9</msb>
<lsb>0</lsb>
<swd>0</swd>
<rstv>10'h0140</rstv>
<note>Low threshold (in 64B unit). Default valule is 20KB.</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_sc_cb_lth</output>
</field>
<field>
<r_name>sc_sb_lth</r_name>
<r_addr>91</r_addr>
<name>sc_cbcnt_th</name>
<width>8</width>
<msb>17</msb>
<lsb>10</lsb>
<swd>0</swd>
<rstv>8'h20</rstv>
<note>Context overflow threshold (in 64B unit). Default value is 2KB.</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_sc_cbcnt_th</output>
</field>
<field>
<r_name>sc_sb_lth</r_name>
<r_addr>91</r_addr>
<name>sc_ct_size</name>
<width>8</width>
<msb>25</msb>
<lsb>18</lsb>
<swd>0</swd>
<rstv>8'h40</rstv>
<note>Max context size of a flow (in 64B unit). Default value is 4KB.</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_sc_ct_size</output>
</field>
<field>
<r_name>dc_conf</r_name>
<r_addr>a1</r_addr>
<name>dc_obs</name>
<width>16</width>
<msb>15</msb>
<lsb>0</lsb>
<swd>1</swd>
<rstv>16'h007f</rstv>
<note>Output buffer size. Default value is 128B.</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_dc_dc_obs</output>
</field>
<field>
<r_name>dc_conf</r_name>
<r_addr>a1</r_addr>
<name>dc_force_pe</name>
<width>1</width>
<msb>16</msb>
<lsb>16</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>Force Parity error. </note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_dc_force_pe</output>
</field>
<field>
<r_name>dcs_sc_pb_lth</r_name>
<r_addr>c1</r_addr>
<name>dcs_sc_pb_lth</name>
<width>10</width>
<msb>9</msb>
<lsb>0</lsb>
<swd>1</swd>
<rstv>10'h3fe</rstv>
<note>[9:0]. Stop SCM command fetching when PB data in DCS approaches this threshold.</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_dcs_scpblth</output>
</field>
<field>
<r_name>dcs_sc_pb_hth</r_name>
<r_addr>101</r_addr>
<name>dcs_sc_pb_hth</name>
<width>10</width>
<msb>9</msb>
<lsb>0</lsb>
<swd>1</swd>
<rstv>10'h3fe</rstv>
<note>[9:0]. Stop SCM data fetching when PB data in DCS approaches this threshold. </note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_dcs_scpbhth</output>
</field>
<field>
<r_name>dcs_dc_pb_lth</r_name>
<r_addr>102</r_addr>
<name>dcs_dc_pb_lth</name>
<width>10</width>
<msb>9</msb>
<lsb>0</lsb>
<swd>1</swd>
<rstv>10'h3f5</rstv>
<note>[9:0]. Stop DCM command fetching when PB data in DCS approaches this threshold.</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_dcs_dcpblth</output>
</field>
<field>
<r_name>dcs_dc_pb_hth</r_name>
<r_addr>104</r_addr>
<name>dcs_dc_pb_hth</name>
<width>10</width>
<msb>9</msb>
<lsb>0</lsb>
<swd>1</swd>
<rstv>10'h3f5</rstv>
<note>[9:0]. Stop DCM data fetching when PB data in DCS approaches this threshold.</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_dcs_dcpbhth</output>
</field>
<field>
<r_name>dcs_sc_cutthrough_reg</r_name>
<r_addr>108</r_addr>
<name>sc_cutthrough</name>
<width>14</width>
<msb>13</msb>
<lsb>0</lsb>
<swd>1</swd>
<rstv>14'd0</rstv>
<note>Data threshold to start Scan engine. </note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_dcs_sc_cutth</output>
</field>
<field>
<r_name>dcs_sc_cutthrough_reg</r_name>
<r_addr>108</r_addr>
<name>sc_cutthrough_en</name>
<width>1</width>
<msb>14</msb>
<lsb>14</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>SC cut through mode enable. Disabled for Scan engine. </note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_dcs_sc_cutth_en</output>
</field>
<field>
<r_name>dcs_dc_cutthrough_reg</r_name>
<r_addr>110</r_addr>
<name>dc_cutthrough</name>
<width>14</width>
<msb>13</msb>
<lsb>0</lsb>
<swd>1</swd>
<rstv>14'h0040</rstv>
<note>Data threshold to start Decompression engine (in Byte unit). Default value is 64B.</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_dcs_dc_cutth</output>
</field>
<field>
<r_name>dcs_dc_cutthrough_reg</r_name>
<r_addr>110</r_addr>
<name>dc_cutthrough_en</name>
<width>1</width>
<msb>14</msb>
<lsb>14</lsb>
<swd>1</swd>
<rstv>1'b1</rstv>
<note>Cut through mode enable. Enabled for Decompression engine. </note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_dcs_dc_cutth_en</output>
</field>
<field>
<r_name>scm_conf</r_name>
<r_addr>120</r_addr>
<name>scm_start</name>
<width>1</width>
<msb>0</msb>
<lsb>0</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>Only [0] is valid. SCM Start. </note>
<ht>cbf</ht>
<hv/>
<hc>scm_regs_clr_start</hc>
<st>rw</st>
<output>regs_scm_start</output>
</field>
<field>
<r_name>scm_cc_addr_l</r_name>
<r_addr>0e</r_addr>
<name>scm_cc_addr_l</name>
<width>32</width>
<msb>31</msb>
<lsb>0</lsb>
<swd>0</swd>
<rstv>32'd0</rstv>
<note>Lower half of current command address. </note>
<ht>sv</ht>
<hv>scm_regs_cc_addr_l</hv>
<hc>scm_regs_update_cc_addr</hc>
<st>rw</st>
<output>regs_scm_cc_addr_l</output>
</field>
<field>
<r_name>scm_cc_addr_h</r_name>
<r_addr>16</r_addr>
<name>scm_cc_addr_h</name>
<width>32</width>
<msb>31</msb>
<lsb>0</lsb>
<swd>0</swd>
<rstv>32'd0</rstv>
<note>Higher half of current command address. </note>
<ht>sv</ht>
<hv>scm_regs_cc_addr_h</hv>
<hc>scm_regs_update_cc_addr</hc>
<st>rw</st>
<output>regs_scm_cc_addr_h</output>
</field>
<field>
<r_name>scm_fq_addr_l</r_name>
<r_addr>26</r_addr>
<name>scm_fq_addr_l</name>
<width>32</width>
<msb>31</msb>
<lsb>0</lsb>
<swd>1</swd>
<rstv>32'd0</rstv>
<note>Lower half of FQ descriptor FIFO address. </note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_scm_fq_addr_l</output>
</field>
<field>
<r_name>scm_fq_addr_h</r_name>
<r_addr>46</r_addr>
<name>scm_fq_addr_h</name>
<width>32</width>
<msb>31</msb>
<lsb>0</lsb>
<swd>1</swd>
<rstv>32'd0</rstv>
<note>Higher half of FQ descriptro FIFO address. </note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_scm_fq_addr_h</output>
</field>
<field>
<r_name>scm_fq_cnfg</r_name>
<r_addr>86</r_addr>
<name>scm_fq_len</name>
<width>16</width>
<msb>15</msb>
<lsb>0</lsb>
<swd>1</swd>
<rstv>16'd0</rstv>
<note>Length of FQ buffer (in Byte unit)</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_scm_fq_length</output>
</field>
<field>
<r_name>scm_fq_cnfg</r_name>
<r_addr>86</r_addr>
<name>scm_fq_cnt</name>
<width>3</width>
<msb>18</msb>
<lsb>16</lsb>
<swd>1</swd>
<rstv>3'b000</rstv>
<note>Number of FQ descriptors in FQ descriptor FIFO.</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_scm_fq_cnt</output>
</field>
<field>
<r_name>scm_fq_wptr</r_name>
<r_addr>8a</r_addr>
<name>scm_fq_wptr</name>
<width>10</width>
<msb>9</msb>
<lsb>0</lsb>
<swd>1</swd>
<rstv>10'd0</rstv>
<note>[9:0]. Write Pointer of FQ descriptor FIFO. It is a array index. </note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_scm_fq_wptr</output>
</field>
<field>
<r_name>scm_flow_err_status</r_name>
<r_addr>92</r_addr>
<name>scm_flow_err</name>
<width>16</width>
<msb>15</msb>
<lsb>0</lsb>
<swd>0</swd>
<rstv>16'd0</rstv>
<note>scm_flow_err_status</note>
<ht>sbf</ht>
<hv/>
<hc>scm_regs_updt_flow_err</hc>
<st>rw1c</st>
<output>regs_scm_flow_err</output>
</field>
<field>
<r_name>scm_err_pcbid</r_name>
<r_addr>a2</r_addr>
<name>scm_err_pcbid</name>
<width>4</width>
<msb>3</msb>
<lsb>0</lsb>
<swd>0</swd>
<rstv>4'd0</rstv>
<note>PCB ID of error SC command.</note>
<ht>hw</ht>
<hv>scm_regs_err_pcbid</hv>
<hc/>
<st>ro</st>
<output/>
</field>
<field>
<r_name>dcm_conf</r_name>
<r_addr>c2</r_addr>
<name>dcm_start</name>
<width>1</width>
<msb>0</msb>
<lsb>0</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>Only [0] is valid. dcm Start. </note>
<ht>cbf</ht>
<hv/>
<hc>dcm_regs_clr_start</hc>
<st>rw</st>
<output>regs_dcm_start</output>
</field>
<field>
<r_name>dcm_cc_addr_l</r_name>
<r_addr>102</r_addr>
<name>dcm_cc_addr_l</name>
<width>32</width>
<msb>31</msb>
<lsb>0</lsb>
<swd>0</swd>
<rstv>32'd0</rstv>
<note>Lower half of current command address. </note>
<ht>sv</ht>
<hv>dcm_regs_cc_addr_l</hv>
<hc>dcm_regs_update_cc_addr</hc>
<st>rw</st>
<output>regs_dcm_cc_addr_l</output>
</field>
<field>
<r_name>dcm_cc_addr_h</r_name>
<r_addr>104</r_addr>
<name>dcm_cc_addr_h</name>
<width>32</width>
<msb>31</msb>
<lsb>0</lsb>
<swd>0</swd>
<rstv>32'd0</rstv>
<note>Higher half of current command address. </note>
<ht>sv</ht>
<hv>dcm_regs_cc_addr_h</hv>
<hc>dcm_regs_update_cc_addr</hc>
<st>rw</st>
<output>regs_dcm_cc_addr_h</output>
</field>
<field>
<r_name>dcm_fq_addr_l</r_name>
<r_addr>108</r_addr>
<name>dcm_fq_addr_l</name>
<width>32</width>
<msb>31</msb>
<lsb>0</lsb>
<swd>1</swd>
<rstv>32'd0</rstv>
<note>Lower half of FQ descriptor FIFO address. </note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_dcm_fq_addr_l</output>
</field>
<field>
<r_name>dcm_fq_addr_h</r_name>
<r_addr>110</r_addr>
<name>dcm_fq_addr_h</name>
<width>32</width>
<msb>31</msb>
<lsb>0</lsb>
<swd>1</swd>
<rstv>32'd0</rstv>
<note>Higher half of FQ descriptro FIFO address. </note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_dcm_fq_addr_h</output>
</field>
<field>
<r_name>dcm_fq_cnfg</r_name>
<r_addr>120</r_addr>
<name>dcm_fq_len</name>
<width>16</width>
<msb>15</msb>
<lsb>0</lsb>
<swd>1</swd>
<rstv>16'd0</rstv>
<note>Length of FQ buffer (in Byte unit)</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_dcm_fq_length</output>
</field>
<field>
<r_name>dcm_fq_cnfg</r_name>
<r_addr>120</r_addr>
<name>dcm_fq_cnt</name>
<width>3</width>
<msb>18</msb>
<lsb>16</lsb>
<swd>1</swd>
<rstv>3'b000</rstv>
<note>Number of FQ descriptors in FQ descriptor FIFO.</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_dcm_fq_cnt</output>
</field>
<field>
<r_name>dcm_fq_wptr</r_name>
<r_addr>1c</r_addr>
<name>dcm_fq_wptr</name>
<width>10</width>
<msb>9</msb>
<lsb>0</lsb>
<swd>1</swd>
<rstv>10'd0</rstv>
<note>[9:0]. Write Pointer of FQ descriptor FIFO. It is a array index. </note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output>regs_dcm_fq_wptr</output>
</field>
<field>
<r_name>dcm_err_pcbid</r_name>
<r_addr>2c</r_addr>
<name>dcm_err_pcbid</name>
<width>1</width>
<msb>0</msb>
<lsb>0</lsb>
<swd>0</swd>
<rstv>1'b0</rstv>
<note>PCB ID of error DC command</note>
<ht>hw</ht>
<hv>dcm_regs_err_pcbid</hv>
<hc/>
<st>ro</st>
<output/>
</field>
<field>
<r_name>cab_addr</r_name>
<r_addr>4c</r_addr>
<name>cab_addr</name>
<width>32</width>
<msb>31</msb>
<lsb>0</lsb>
<swd>1</swd>
<rstv>32'd0</rstv>
<note>CAB address.</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>cab_cmd</r_name>
<r_addr>8c</r_addr>
<name>cab_cmd_length</name>
<width>10</width>
<msb>9</msb>
<lsb>0</lsb>
<swd>1</swd>
<rstv>10'd0</rstv>
<note>Length of CAB read/write (in Byte unit). Default value is 32B.</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>cab_cmd</r_name>
<r_addr>8c</r_addr>
<name>cab_cmd_wr</name>
<width>1</width>
<msb>30</msb>
<lsb>30</lsb>
<swd>1</swd>
<rstv>1'b0</rstv>
<note>Write or Read</note>
<ht>ro</ht>
<hv/>
<hc/>
<st>rw</st>
<output/>
</field>
<field>
<r_name>cab_cmd</r_name>
<r_addr>8c</r_addr>
<name>cab_cmd_done</name>
<width>1</width>
<msb>31</msb>
<lsb>31</lsb>
<swd>0</swd>
<rstv>1'b1</rstv>
<note>Start and done</note>
<ht>sbf</ht>
<hv/>
<hc>cab_regs_done</hc>
<st>rw</st>
<output/>
</field>
</global>
