Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec  8 16:50:59 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 29 register/latch pins with no clock driven by root clock pin: minesweeper/state_reg[0]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: minesweeper/state_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: minesweeper/state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.594     -475.831                    566                 5208        0.140        0.000                      0                 5208        3.000        0.000                       0                  2271  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.594     -475.831                    566                 5208        0.140        0.000                      0                 5208        6.712        0.000                       0                  2267  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          566  Failing Endpoints,  Worst Slack       -1.594ns,  Total Violation     -475.831ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.594ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[5][3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.658ns  (logic 4.403ns (26.431%)  route 12.255ns (73.569%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        1.716    -0.824    MouseCtl/clk_65mhz
    SLICE_X81Y83         FDRE                                         r  MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  MouseCtl/ypos_reg[5]/Q
                         net (fo=14, routed)          0.627     0.260    MouseCtl/ypos_reg[9]_0[5]
    SLICE_X79Y83         LUT3 (Prop_lut3_I0_O)        0.124     0.384 r  MouseCtl/tile_status[5][10][1]_i_61/O
                         net (fo=3, routed)           0.434     0.818    MouseCtl/tile_status[5][10][1]_i_61_n_0
    SLICE_X81Y83         LUT5 (Prop_lut5_I3_O)        0.124     0.942 r  MouseCtl/tile_status[5][10][1]_i_46/O
                         net (fo=1, routed)           0.615     1.557    MouseCtl/tile_status[5][10][1]_i_46_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.961 r  MouseCtl/tile_status_reg[5][10][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.961    MouseCtl/tile_status_reg[5][10][1]_i_24_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.276 r  MouseCtl/tile_status_reg[5][10][1]_i_9/O[3]
                         net (fo=32, routed)          0.714     2.990    MouseCtl_n_448
    SLICE_X79Y85         LUT2 (Prop_lut2_I0_O)        0.307     3.297 r  tile_status[5][10][1]_i_41/O
                         net (fo=1, routed)           0.000     3.297    tile_status[5][10][1]_i_41_n_0
    SLICE_X79Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.695 r  tile_status_reg[5][10][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.695    tile_status_reg[5][10][1]_i_19_n_0
    SLICE_X79Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.029 r  tile_status_reg[5][10][1]_i_8/O[1]
                         net (fo=3, routed)           0.819     4.848    MouseCtl/tile_status_reg[14][12][0]_1[1]
    SLICE_X79Y88         LUT4 (Prop_lut4_I1_O)        0.303     5.151 r  MouseCtl/tile_status[5][10][1]_i_16/O
                         net (fo=1, routed)           0.000     5.151    MouseCtl/tile_status[5][10][1]_i_16_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.549 r  MouseCtl/tile_status_reg[5][10][1]_i_7/CO[3]
                         net (fo=29, routed)          0.753     6.302    MouseCtl/tile_status_reg[5][10][1]_i_7_n_0
    SLICE_X78Y86         LUT6 (Prop_lut6_I5_O)        0.124     6.426 r  MouseCtl/tile_status[3][0][1]_i_8/O
                         net (fo=113, routed)         0.964     7.390    MouseCtl/ypos_reg[11]_60
    SLICE_X77Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.514 r  MouseCtl/tile_status[9][0][1]_i_61/O
                         net (fo=150, routed)         1.152     8.666    MouseCtl/ypos_reg[11]_113
    SLICE_X78Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.790 r  MouseCtl/tile_status[9][0][1]_i_71/O
                         net (fo=2, routed)           0.853     9.644    MouseCtl/tile_status[9][0][1]_i_71_n_0
    SLICE_X68Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.768 f  MouseCtl/tile_status[9][0][1]_i_28/O
                         net (fo=1, routed)           0.589    10.357    MouseCtl/tile_status[9][0][1]_i_28_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.481 f  MouseCtl/tile_status[9][0][1]_i_14/O
                         net (fo=1, routed)           0.797    11.278    MouseCtl/tile_status[9][0][1]_i_14_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124    11.402 r  MouseCtl/tile_status[9][0][1]_i_6/O
                         net (fo=10, routed)          0.638    12.040    MouseCtl/tile_status[9][0][1]_i_15_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I0_O)        0.124    12.164 r  MouseCtl/tile_status[8][1][0]_i_3/O
                         net (fo=60, routed)          0.722    12.886    MouseCtl/tile_status[8][1][0]_i_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I2_O)        0.124    13.010 f  MouseCtl/tile_status[4][4][1]_i_3/O
                         net (fo=64, routed)          0.988    13.999    MouseCtl/tile_status[4][4][1]_i_3_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124    14.123 r  MouseCtl/tile_status[0][3][1]_i_3/O
                         net (fo=15, routed)          1.588    15.711    MouseCtl/tile_status[0][3][1]_i_3_n_0
    SLICE_X63Y104        LUT6 (Prop_lut6_I1_O)        0.124    15.835 r  MouseCtl/tile_status[5][3][1]_i_1/O
                         net (fo=1, routed)           0.000    15.835    minesweeper/tile_status_reg[5][3][1]_1
    SLICE_X63Y104        FDRE                                         r  minesweeper/tile_status_reg[5][3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        1.495    13.859    minesweeper/clk_65mhz
    SLICE_X63Y104        FDRE                                         r  minesweeper/tile_status_reg[5][3][1]/C
                         clock pessimism              0.480    14.339    
                         clock uncertainty           -0.130    14.209    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.032    14.241    minesweeper/tile_status_reg[5][3][1]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -15.835    
  -------------------------------------------------------------------
                         slack                                 -1.594    

Slack (VIOLATED) :        -1.509ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[5][8][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.662ns  (logic 4.512ns (27.080%)  route 12.150ns (72.920%))
  Logic Levels:           18  (CARRY4=5 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 13.868 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        1.716    -0.824    MouseCtl/clk_65mhz
    SLICE_X81Y83         FDRE                                         r  MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  MouseCtl/ypos_reg[5]/Q
                         net (fo=14, routed)          0.627     0.260    MouseCtl/ypos_reg[9]_0[5]
    SLICE_X79Y83         LUT3 (Prop_lut3_I0_O)        0.124     0.384 r  MouseCtl/tile_status[5][10][1]_i_61/O
                         net (fo=3, routed)           0.434     0.818    MouseCtl/tile_status[5][10][1]_i_61_n_0
    SLICE_X81Y83         LUT5 (Prop_lut5_I3_O)        0.124     0.942 r  MouseCtl/tile_status[5][10][1]_i_46/O
                         net (fo=1, routed)           0.615     1.557    MouseCtl/tile_status[5][10][1]_i_46_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.961 r  MouseCtl/tile_status_reg[5][10][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.961    MouseCtl/tile_status_reg[5][10][1]_i_24_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.276 r  MouseCtl/tile_status_reg[5][10][1]_i_9/O[3]
                         net (fo=32, routed)          0.714     2.990    MouseCtl_n_448
    SLICE_X79Y85         LUT2 (Prop_lut2_I0_O)        0.307     3.297 r  tile_status[5][10][1]_i_41/O
                         net (fo=1, routed)           0.000     3.297    tile_status[5][10][1]_i_41_n_0
    SLICE_X79Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.695 r  tile_status_reg[5][10][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.695    tile_status_reg[5][10][1]_i_19_n_0
    SLICE_X79Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.029 r  tile_status_reg[5][10][1]_i_8/O[1]
                         net (fo=3, routed)           0.819     4.848    MouseCtl/tile_status_reg[14][12][0]_1[1]
    SLICE_X79Y88         LUT4 (Prop_lut4_I1_O)        0.303     5.151 r  MouseCtl/tile_status[5][10][1]_i_16/O
                         net (fo=1, routed)           0.000     5.151    MouseCtl/tile_status[5][10][1]_i_16_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.549 f  MouseCtl/tile_status_reg[5][10][1]_i_7/CO[3]
                         net (fo=29, routed)          1.248     6.797    MouseCtl/tile_status_reg[5][10][1]_i_7_n_0
    SLICE_X78Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.921 r  MouseCtl/tile_status[0][3][1]_i_18/O
                         net (fo=5, routed)           0.507     7.428    MouseCtl/tile_status[0][3][1]_i_18_n_0
    SLICE_X78Y85         LUT3 (Prop_lut3_I2_O)        0.124     7.552 r  MouseCtl/tile_status[2][0][0]_i_50/O
                         net (fo=66, routed)          1.465     9.017    MouseCtl/ypos_reg[10]_21
    SLICE_X71Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.141 f  MouseCtl/tile_status[2][0][0]_i_98/O
                         net (fo=1, routed)           0.984    10.125    MouseCtl/tile_status[2][0][0]_i_98_n_0
    SLICE_X69Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.249 r  MouseCtl/tile_status[2][0][0]_i_28/O
                         net (fo=1, routed)           0.655    10.904    MouseCtl/tile_status[2][0][0]_i_28_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I2_O)        0.124    11.028 r  MouseCtl/tile_status[2][0][0]_i_10/O
                         net (fo=1, routed)           0.993    12.021    MouseCtl/tile_status[2][0][0]_i_10_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.124    12.145 r  MouseCtl/tile_status[2][0][0]_i_6/O
                         net (fo=50, routed)          0.745    12.891    minesweeper/tile_status_reg[10][0][0]_2
    SLICE_X66Y84         LUT5 (Prop_lut5_I0_O)        0.124    13.015 f  minesweeper/tile_status[2][0][0]_i_4/O
                         net (fo=123, routed)         1.681    14.695    minesweeper/mouse_left_edge_reg_13
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.149    14.844 r  minesweeper/tile_status[5][8][0]_i_3/O
                         net (fo=1, routed)           0.662    15.506    MouseCtl/tile_status_reg[5][8][0]_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.332    15.838 r  MouseCtl/tile_status[5][8][0]_i_1/O
                         net (fo=1, routed)           0.000    15.838    minesweeper/tile_status_reg[5][8][0]_1
    SLICE_X52Y96         FDRE                                         r  minesweeper/tile_status_reg[5][8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        1.504    13.868    minesweeper/clk_65mhz
    SLICE_X52Y96         FDRE                                         r  minesweeper/tile_status_reg[5][8][0]/C
                         clock pessimism              0.559    14.428    
                         clock uncertainty           -0.130    14.298    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.031    14.329    minesweeper/tile_status_reg[5][8][0]
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                         -15.838    
  -------------------------------------------------------------------
                         slack                                 -1.509    

Slack (VIOLATED) :        -1.484ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[7][13][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.593ns  (logic 4.403ns (26.536%)  route 12.190ns (73.464%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 13.858 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        1.716    -0.824    MouseCtl/clk_65mhz
    SLICE_X81Y83         FDRE                                         r  MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  MouseCtl/ypos_reg[5]/Q
                         net (fo=14, routed)          0.627     0.260    MouseCtl/ypos_reg[9]_0[5]
    SLICE_X79Y83         LUT3 (Prop_lut3_I0_O)        0.124     0.384 r  MouseCtl/tile_status[5][10][1]_i_61/O
                         net (fo=3, routed)           0.434     0.818    MouseCtl/tile_status[5][10][1]_i_61_n_0
    SLICE_X81Y83         LUT5 (Prop_lut5_I3_O)        0.124     0.942 r  MouseCtl/tile_status[5][10][1]_i_46/O
                         net (fo=1, routed)           0.615     1.557    MouseCtl/tile_status[5][10][1]_i_46_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.961 r  MouseCtl/tile_status_reg[5][10][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.961    MouseCtl/tile_status_reg[5][10][1]_i_24_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.276 r  MouseCtl/tile_status_reg[5][10][1]_i_9/O[3]
                         net (fo=32, routed)          0.714     2.990    MouseCtl_n_448
    SLICE_X79Y85         LUT2 (Prop_lut2_I0_O)        0.307     3.297 r  tile_status[5][10][1]_i_41/O
                         net (fo=1, routed)           0.000     3.297    tile_status[5][10][1]_i_41_n_0
    SLICE_X79Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.695 r  tile_status_reg[5][10][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.695    tile_status_reg[5][10][1]_i_19_n_0
    SLICE_X79Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.029 r  tile_status_reg[5][10][1]_i_8/O[1]
                         net (fo=3, routed)           0.819     4.848    MouseCtl/tile_status_reg[14][12][0]_1[1]
    SLICE_X79Y88         LUT4 (Prop_lut4_I1_O)        0.303     5.151 r  MouseCtl/tile_status[5][10][1]_i_16/O
                         net (fo=1, routed)           0.000     5.151    MouseCtl/tile_status[5][10][1]_i_16_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.549 r  MouseCtl/tile_status_reg[5][10][1]_i_7/CO[3]
                         net (fo=29, routed)          0.753     6.302    MouseCtl/tile_status_reg[5][10][1]_i_7_n_0
    SLICE_X78Y86         LUT6 (Prop_lut6_I5_O)        0.124     6.426 r  MouseCtl/tile_status[3][0][1]_i_8/O
                         net (fo=113, routed)         0.964     7.390    MouseCtl/ypos_reg[11]_60
    SLICE_X77Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.514 r  MouseCtl/tile_status[9][0][1]_i_61/O
                         net (fo=150, routed)         1.152     8.666    MouseCtl/ypos_reg[11]_113
    SLICE_X78Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.790 r  MouseCtl/tile_status[9][0][1]_i_71/O
                         net (fo=2, routed)           0.853     9.644    MouseCtl/tile_status[9][0][1]_i_71_n_0
    SLICE_X68Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.768 f  MouseCtl/tile_status[9][0][1]_i_28/O
                         net (fo=1, routed)           0.589    10.357    MouseCtl/tile_status[9][0][1]_i_28_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.481 f  MouseCtl/tile_status[9][0][1]_i_14/O
                         net (fo=1, routed)           0.797    11.278    MouseCtl/tile_status[9][0][1]_i_14_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124    11.402 r  MouseCtl/tile_status[9][0][1]_i_6/O
                         net (fo=10, routed)          0.638    12.040    MouseCtl/tile_status[9][0][1]_i_15_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I0_O)        0.124    12.164 r  MouseCtl/tile_status[8][1][0]_i_3/O
                         net (fo=60, routed)          0.942    13.106    minesweeper/state_reg[1]_rep__0_12
    SLICE_X64Y85         LUT5 (Prop_lut5_I1_O)        0.124    13.230 r  minesweeper/tile_status[3][0][1]_i_11/O
                         net (fo=125, routed)         1.398    14.629    MouseCtl/tile_status_reg[1][13][1]_2
    SLICE_X62Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.753 r  MouseCtl/tile_status[7][13][1]_i_4/O
                         net (fo=2, routed)           0.892    15.645    MouseCtl/tile_status[7][13][1]_i_4_n_0
    SLICE_X60Y100        LUT6 (Prop_lut6_I2_O)        0.124    15.769 r  MouseCtl/tile_status[7][13][1]_i_1/O
                         net (fo=1, routed)           0.000    15.769    minesweeper/tile_status_reg[7][13][1]_1
    SLICE_X60Y100        FDRE                                         r  minesweeper/tile_status_reg[7][13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        1.494    13.858    minesweeper/clk_65mhz
    SLICE_X60Y100        FDRE                                         r  minesweeper/tile_status_reg[7][13][1]/C
                         clock pessimism              0.480    14.338    
                         clock uncertainty           -0.130    14.208    
    SLICE_X60Y100        FDRE (Setup_fdre_C_D)        0.077    14.285    minesweeper/tile_status_reg[7][13][1]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -15.769    
  -------------------------------------------------------------------
                         slack                                 -1.484    

Slack (VIOLATED) :        -1.460ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[7][6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.610ns  (logic 4.403ns (26.508%)  route 12.207ns (73.492%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 13.868 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        1.716    -0.824    MouseCtl/clk_65mhz
    SLICE_X81Y83         FDRE                                         r  MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  MouseCtl/ypos_reg[5]/Q
                         net (fo=14, routed)          0.627     0.260    MouseCtl/ypos_reg[9]_0[5]
    SLICE_X79Y83         LUT3 (Prop_lut3_I0_O)        0.124     0.384 r  MouseCtl/tile_status[5][10][1]_i_61/O
                         net (fo=3, routed)           0.434     0.818    MouseCtl/tile_status[5][10][1]_i_61_n_0
    SLICE_X81Y83         LUT5 (Prop_lut5_I3_O)        0.124     0.942 r  MouseCtl/tile_status[5][10][1]_i_46/O
                         net (fo=1, routed)           0.615     1.557    MouseCtl/tile_status[5][10][1]_i_46_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.961 r  MouseCtl/tile_status_reg[5][10][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.961    MouseCtl/tile_status_reg[5][10][1]_i_24_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.276 r  MouseCtl/tile_status_reg[5][10][1]_i_9/O[3]
                         net (fo=32, routed)          0.714     2.990    MouseCtl_n_448
    SLICE_X79Y85         LUT2 (Prop_lut2_I0_O)        0.307     3.297 r  tile_status[5][10][1]_i_41/O
                         net (fo=1, routed)           0.000     3.297    tile_status[5][10][1]_i_41_n_0
    SLICE_X79Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.695 r  tile_status_reg[5][10][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.695    tile_status_reg[5][10][1]_i_19_n_0
    SLICE_X79Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.029 r  tile_status_reg[5][10][1]_i_8/O[1]
                         net (fo=3, routed)           0.819     4.848    MouseCtl/tile_status_reg[14][12][0]_1[1]
    SLICE_X79Y88         LUT4 (Prop_lut4_I1_O)        0.303     5.151 r  MouseCtl/tile_status[5][10][1]_i_16/O
                         net (fo=1, routed)           0.000     5.151    MouseCtl/tile_status[5][10][1]_i_16_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.549 r  MouseCtl/tile_status_reg[5][10][1]_i_7/CO[3]
                         net (fo=29, routed)          0.753     6.302    MouseCtl/tile_status_reg[5][10][1]_i_7_n_0
    SLICE_X78Y86         LUT6 (Prop_lut6_I5_O)        0.124     6.426 r  MouseCtl/tile_status[3][0][1]_i_8/O
                         net (fo=113, routed)         0.964     7.390    MouseCtl/ypos_reg[11]_60
    SLICE_X77Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.514 r  MouseCtl/tile_status[9][0][1]_i_61/O
                         net (fo=150, routed)         1.152     8.666    MouseCtl/ypos_reg[11]_113
    SLICE_X78Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.790 r  MouseCtl/tile_status[9][0][1]_i_71/O
                         net (fo=2, routed)           0.853     9.644    MouseCtl/tile_status[9][0][1]_i_71_n_0
    SLICE_X68Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.768 f  MouseCtl/tile_status[9][0][1]_i_28/O
                         net (fo=1, routed)           0.589    10.357    MouseCtl/tile_status[9][0][1]_i_28_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.481 f  MouseCtl/tile_status[9][0][1]_i_14/O
                         net (fo=1, routed)           0.797    11.278    MouseCtl/tile_status[9][0][1]_i_14_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124    11.402 r  MouseCtl/tile_status[9][0][1]_i_6/O
                         net (fo=10, routed)          0.638    12.040    MouseCtl/tile_status[9][0][1]_i_15_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I0_O)        0.124    12.164 r  MouseCtl/tile_status[8][1][0]_i_3/O
                         net (fo=60, routed)          0.729    12.893    minesweeper/state_reg[1]_rep__0_12
    SLICE_X62Y87         LUT5 (Prop_lut5_I2_O)        0.124    13.017 f  minesweeper/tile_status[11][7][1]_i_4/O
                         net (fo=149, routed)         1.365    14.382    minesweeper/mouse_left_edge_reg_12
    SLICE_X59Y101        LUT6 (Prop_lut6_I5_O)        0.124    14.506 r  minesweeper/tile_status[7][6][1]_i_4/O
                         net (fo=2, routed)           1.157    15.663    minesweeper/state_reg[1]_rep_13
    SLICE_X59Y86         LUT6 (Prop_lut6_I3_O)        0.124    15.787 r  minesweeper/tile_status[7][6][0]_i_1/O
                         net (fo=1, routed)           0.000    15.787    minesweeper/tile_status[7][6][0]_i_1_n_0
    SLICE_X59Y86         FDRE                                         r  minesweeper/tile_status_reg[7][6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        1.504    13.868    minesweeper/clk_65mhz
    SLICE_X59Y86         FDRE                                         r  minesweeper/tile_status_reg[7][6][0]/C
                         clock pessimism              0.559    14.428    
                         clock uncertainty           -0.130    14.298    
    SLICE_X59Y86         FDRE (Setup_fdre_C_D)        0.029    14.327    minesweeper/tile_status_reg[7][6][0]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                         -15.787    
  -------------------------------------------------------------------
                         slack                                 -1.460    

Slack (VIOLATED) :        -1.458ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[6][8][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.520ns  (logic 4.403ns (26.653%)  route 12.117ns (73.347%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        1.716    -0.824    MouseCtl/clk_65mhz
    SLICE_X81Y83         FDRE                                         r  MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  MouseCtl/ypos_reg[5]/Q
                         net (fo=14, routed)          0.627     0.260    MouseCtl/ypos_reg[9]_0[5]
    SLICE_X79Y83         LUT3 (Prop_lut3_I0_O)        0.124     0.384 r  MouseCtl/tile_status[5][10][1]_i_61/O
                         net (fo=3, routed)           0.434     0.818    MouseCtl/tile_status[5][10][1]_i_61_n_0
    SLICE_X81Y83         LUT5 (Prop_lut5_I3_O)        0.124     0.942 r  MouseCtl/tile_status[5][10][1]_i_46/O
                         net (fo=1, routed)           0.615     1.557    MouseCtl/tile_status[5][10][1]_i_46_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.961 r  MouseCtl/tile_status_reg[5][10][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.961    MouseCtl/tile_status_reg[5][10][1]_i_24_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.276 r  MouseCtl/tile_status_reg[5][10][1]_i_9/O[3]
                         net (fo=32, routed)          0.714     2.990    MouseCtl_n_448
    SLICE_X79Y85         LUT2 (Prop_lut2_I0_O)        0.307     3.297 r  tile_status[5][10][1]_i_41/O
                         net (fo=1, routed)           0.000     3.297    tile_status[5][10][1]_i_41_n_0
    SLICE_X79Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.695 r  tile_status_reg[5][10][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.695    tile_status_reg[5][10][1]_i_19_n_0
    SLICE_X79Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.029 r  tile_status_reg[5][10][1]_i_8/O[1]
                         net (fo=3, routed)           0.819     4.848    MouseCtl/tile_status_reg[14][12][0]_1[1]
    SLICE_X79Y88         LUT4 (Prop_lut4_I1_O)        0.303     5.151 r  MouseCtl/tile_status[5][10][1]_i_16/O
                         net (fo=1, routed)           0.000     5.151    MouseCtl/tile_status[5][10][1]_i_16_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.549 r  MouseCtl/tile_status_reg[5][10][1]_i_7/CO[3]
                         net (fo=29, routed)          0.753     6.302    MouseCtl/tile_status_reg[5][10][1]_i_7_n_0
    SLICE_X78Y86         LUT6 (Prop_lut6_I5_O)        0.124     6.426 r  MouseCtl/tile_status[3][0][1]_i_8/O
                         net (fo=113, routed)         0.964     7.390    MouseCtl/ypos_reg[11]_60
    SLICE_X77Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.514 r  MouseCtl/tile_status[9][0][1]_i_61/O
                         net (fo=150, routed)         1.152     8.666    MouseCtl/ypos_reg[11]_113
    SLICE_X78Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.790 r  MouseCtl/tile_status[9][0][1]_i_71/O
                         net (fo=2, routed)           0.853     9.644    MouseCtl/tile_status[9][0][1]_i_71_n_0
    SLICE_X68Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.768 f  MouseCtl/tile_status[9][0][1]_i_28/O
                         net (fo=1, routed)           0.589    10.357    MouseCtl/tile_status[9][0][1]_i_28_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.481 f  MouseCtl/tile_status[9][0][1]_i_14/O
                         net (fo=1, routed)           0.797    11.278    MouseCtl/tile_status[9][0][1]_i_14_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124    11.402 r  MouseCtl/tile_status[9][0][1]_i_6/O
                         net (fo=10, routed)          0.638    12.040    MouseCtl/tile_status[9][0][1]_i_15_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I0_O)        0.124    12.164 r  MouseCtl/tile_status[8][1][0]_i_3/O
                         net (fo=60, routed)          0.722    12.886    MouseCtl/tile_status[8][1][0]_i_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I2_O)        0.124    13.010 f  MouseCtl/tile_status[4][4][1]_i_3/O
                         net (fo=64, routed)          1.521    14.532    MouseCtl/tile_status[4][4][1]_i_3_n_0
    SLICE_X69Y103        LUT6 (Prop_lut6_I4_O)        0.124    14.656 r  MouseCtl/tile_status[6][8][1]_i_2/O
                         net (fo=1, routed)           0.916    15.572    MouseCtl/tile_status[6][8][1]_i_2_n_0
    SLICE_X61Y104        LUT6 (Prop_lut6_I0_O)        0.124    15.696 r  MouseCtl/tile_status[6][8][1]_i_1/O
                         net (fo=1, routed)           0.000    15.696    minesweeper/tile_status_reg[6][8][1]_2
    SLICE_X61Y104        FDRE                                         r  minesweeper/tile_status_reg[6][8][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        1.493    13.857    minesweeper/clk_65mhz
    SLICE_X61Y104        FDRE                                         r  minesweeper/tile_status_reg[6][8][1]/C
                         clock pessimism              0.480    14.337    
                         clock uncertainty           -0.130    14.207    
    SLICE_X61Y104        FDRE (Setup_fdre_C_D)        0.031    14.238    minesweeper/tile_status_reg[6][8][1]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -15.696    
  -------------------------------------------------------------------
                         slack                                 -1.458    

Slack (VIOLATED) :        -1.412ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[8][14][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.468ns  (logic 4.279ns (25.984%)  route 12.189ns (74.016%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        1.716    -0.824    MouseCtl/clk_65mhz
    SLICE_X81Y83         FDRE                                         r  MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  MouseCtl/ypos_reg[5]/Q
                         net (fo=14, routed)          0.627     0.260    MouseCtl/ypos_reg[9]_0[5]
    SLICE_X79Y83         LUT3 (Prop_lut3_I0_O)        0.124     0.384 r  MouseCtl/tile_status[5][10][1]_i_61/O
                         net (fo=3, routed)           0.434     0.818    MouseCtl/tile_status[5][10][1]_i_61_n_0
    SLICE_X81Y83         LUT5 (Prop_lut5_I3_O)        0.124     0.942 r  MouseCtl/tile_status[5][10][1]_i_46/O
                         net (fo=1, routed)           0.615     1.557    MouseCtl/tile_status[5][10][1]_i_46_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.961 r  MouseCtl/tile_status_reg[5][10][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.961    MouseCtl/tile_status_reg[5][10][1]_i_24_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.276 r  MouseCtl/tile_status_reg[5][10][1]_i_9/O[3]
                         net (fo=32, routed)          0.714     2.990    MouseCtl_n_448
    SLICE_X79Y85         LUT2 (Prop_lut2_I0_O)        0.307     3.297 r  tile_status[5][10][1]_i_41/O
                         net (fo=1, routed)           0.000     3.297    tile_status[5][10][1]_i_41_n_0
    SLICE_X79Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.695 r  tile_status_reg[5][10][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.695    tile_status_reg[5][10][1]_i_19_n_0
    SLICE_X79Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.029 r  tile_status_reg[5][10][1]_i_8/O[1]
                         net (fo=3, routed)           0.819     4.848    MouseCtl/tile_status_reg[14][12][0]_1[1]
    SLICE_X79Y88         LUT4 (Prop_lut4_I1_O)        0.303     5.151 r  MouseCtl/tile_status[5][10][1]_i_16/O
                         net (fo=1, routed)           0.000     5.151    MouseCtl/tile_status[5][10][1]_i_16_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.549 f  MouseCtl/tile_status_reg[5][10][1]_i_7/CO[3]
                         net (fo=29, routed)          1.248     6.797    MouseCtl/tile_status_reg[5][10][1]_i_7_n_0
    SLICE_X78Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.921 r  MouseCtl/tile_status[0][3][1]_i_18/O
                         net (fo=5, routed)           0.507     7.428    MouseCtl/tile_status[0][3][1]_i_18_n_0
    SLICE_X78Y85         LUT3 (Prop_lut3_I2_O)        0.124     7.552 r  MouseCtl/tile_status[2][0][0]_i_50/O
                         net (fo=66, routed)          1.465     9.017    MouseCtl/ypos_reg[10]_21
    SLICE_X71Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.141 f  MouseCtl/tile_status[2][0][0]_i_98/O
                         net (fo=1, routed)           0.984    10.125    MouseCtl/tile_status[2][0][0]_i_98_n_0
    SLICE_X69Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.249 r  MouseCtl/tile_status[2][0][0]_i_28/O
                         net (fo=1, routed)           0.655    10.904    MouseCtl/tile_status[2][0][0]_i_28_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I2_O)        0.124    11.028 r  MouseCtl/tile_status[2][0][0]_i_10/O
                         net (fo=1, routed)           0.993    12.021    MouseCtl/tile_status[2][0][0]_i_10_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I3_O)        0.124    12.145 r  MouseCtl/tile_status[2][0][0]_i_6/O
                         net (fo=50, routed)          0.745    12.891    minesweeper/tile_status_reg[10][0][0]_2
    SLICE_X66Y84         LUT5 (Prop_lut5_I0_O)        0.124    13.015 f  minesweeper/tile_status[2][0][0]_i_4/O
                         net (fo=123, routed)         1.465    14.480    MouseCtl/tile_status_reg[13][14][1]_0
    SLICE_X56Y89         LUT5 (Prop_lut5_I4_O)        0.124    14.604 r  MouseCtl/tile_status[8][2][0]_i_3/O
                         net (fo=4, routed)           0.916    15.520    minesweeper/tile_status_reg[8][10][0]_0
    SLICE_X52Y100        LUT6 (Prop_lut6_I3_O)        0.124    15.644 r  minesweeper/tile_status[8][14][0]_i_1/O
                         net (fo=1, routed)           0.000    15.644    minesweeper/tile_status[8][14][0]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  minesweeper/tile_status_reg[8][14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        1.489    13.853    minesweeper/clk_65mhz
    SLICE_X52Y100        FDRE                                         r  minesweeper/tile_status_reg[8][14][0]/C
                         clock pessimism              0.480    14.333    
                         clock uncertainty           -0.130    14.203    
    SLICE_X52Y100        FDRE (Setup_fdre_C_D)        0.029    14.232    minesweeper/tile_status_reg[8][14][0]
  -------------------------------------------------------------------
                         required time                         14.232    
                         arrival time                         -15.644    
  -------------------------------------------------------------------
                         slack                                 -1.412    

Slack (VIOLATED) :        -1.407ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[14][1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.471ns  (logic 4.403ns (26.732%)  route 12.068ns (73.268%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        1.716    -0.824    MouseCtl/clk_65mhz
    SLICE_X81Y83         FDRE                                         r  MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  MouseCtl/ypos_reg[5]/Q
                         net (fo=14, routed)          0.627     0.260    MouseCtl/ypos_reg[9]_0[5]
    SLICE_X79Y83         LUT3 (Prop_lut3_I0_O)        0.124     0.384 r  MouseCtl/tile_status[5][10][1]_i_61/O
                         net (fo=3, routed)           0.434     0.818    MouseCtl/tile_status[5][10][1]_i_61_n_0
    SLICE_X81Y83         LUT5 (Prop_lut5_I3_O)        0.124     0.942 r  MouseCtl/tile_status[5][10][1]_i_46/O
                         net (fo=1, routed)           0.615     1.557    MouseCtl/tile_status[5][10][1]_i_46_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.961 r  MouseCtl/tile_status_reg[5][10][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.961    MouseCtl/tile_status_reg[5][10][1]_i_24_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.276 r  MouseCtl/tile_status_reg[5][10][1]_i_9/O[3]
                         net (fo=32, routed)          0.714     2.990    MouseCtl_n_448
    SLICE_X79Y85         LUT2 (Prop_lut2_I0_O)        0.307     3.297 r  tile_status[5][10][1]_i_41/O
                         net (fo=1, routed)           0.000     3.297    tile_status[5][10][1]_i_41_n_0
    SLICE_X79Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.695 r  tile_status_reg[5][10][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.695    tile_status_reg[5][10][1]_i_19_n_0
    SLICE_X79Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.029 r  tile_status_reg[5][10][1]_i_8/O[1]
                         net (fo=3, routed)           0.819     4.848    MouseCtl/tile_status_reg[14][12][0]_1[1]
    SLICE_X79Y88         LUT4 (Prop_lut4_I1_O)        0.303     5.151 r  MouseCtl/tile_status[5][10][1]_i_16/O
                         net (fo=1, routed)           0.000     5.151    MouseCtl/tile_status[5][10][1]_i_16_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.549 r  MouseCtl/tile_status_reg[5][10][1]_i_7/CO[3]
                         net (fo=29, routed)          0.753     6.302    MouseCtl/tile_status_reg[5][10][1]_i_7_n_0
    SLICE_X78Y86         LUT6 (Prop_lut6_I5_O)        0.124     6.426 r  MouseCtl/tile_status[3][0][1]_i_8/O
                         net (fo=113, routed)         0.964     7.390    MouseCtl/ypos_reg[11]_60
    SLICE_X77Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.514 r  MouseCtl/tile_status[9][0][1]_i_61/O
                         net (fo=150, routed)         1.152     8.666    MouseCtl/ypos_reg[11]_113
    SLICE_X78Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.790 r  MouseCtl/tile_status[9][0][1]_i_71/O
                         net (fo=2, routed)           0.853     9.644    MouseCtl/tile_status[9][0][1]_i_71_n_0
    SLICE_X68Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.768 f  MouseCtl/tile_status[9][0][1]_i_28/O
                         net (fo=1, routed)           0.589    10.357    MouseCtl/tile_status[9][0][1]_i_28_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.481 f  MouseCtl/tile_status[9][0][1]_i_14/O
                         net (fo=1, routed)           0.797    11.278    MouseCtl/tile_status[9][0][1]_i_14_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124    11.402 r  MouseCtl/tile_status[9][0][1]_i_6/O
                         net (fo=10, routed)          0.638    12.040    MouseCtl/tile_status[9][0][1]_i_15_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I0_O)        0.124    12.164 r  MouseCtl/tile_status[8][1][0]_i_3/O
                         net (fo=60, routed)          1.272    13.436    minesweeper/state_reg[1]_rep__0_12
    SLICE_X59Y97         LUT5 (Prop_lut5_I4_O)        0.124    13.560 f  minesweeper/tile_status[13][1][0]_i_3/O
                         net (fo=12, routed)          0.890    14.450    minesweeper/mouse_left_edge_reg_7
    SLICE_X63Y104        LUT6 (Prop_lut6_I5_O)        0.124    14.574 r  minesweeper/tile_status[14][1][0]_i_2/O
                         net (fo=1, routed)           0.950    15.523    minesweeper/tile_status[14][1][0]_i_2_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.124    15.647 r  minesweeper/tile_status[14][1][0]_i_1/O
                         net (fo=1, routed)           0.000    15.647    minesweeper/tile_status[14][1][0]_i_1_n_0
    SLICE_X63Y100        FDRE                                         r  minesweeper/tile_status_reg[14][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        1.496    13.860    minesweeper/clk_65mhz
    SLICE_X63Y100        FDRE                                         r  minesweeper/tile_status_reg[14][1][0]/C
                         clock pessimism              0.480    14.340    
                         clock uncertainty           -0.130    14.210    
    SLICE_X63Y100        FDRE (Setup_fdre_C_D)        0.031    14.241    minesweeper/tile_status_reg[14][1][0]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -15.647    
  -------------------------------------------------------------------
                         slack                                 -1.407    

Slack (VIOLATED) :        -1.388ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[7][6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.586ns  (logic 4.403ns (26.547%)  route 12.183ns (73.453%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 13.868 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        1.716    -0.824    MouseCtl/clk_65mhz
    SLICE_X81Y83         FDRE                                         r  MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  MouseCtl/ypos_reg[5]/Q
                         net (fo=14, routed)          0.627     0.260    MouseCtl/ypos_reg[9]_0[5]
    SLICE_X79Y83         LUT3 (Prop_lut3_I0_O)        0.124     0.384 r  MouseCtl/tile_status[5][10][1]_i_61/O
                         net (fo=3, routed)           0.434     0.818    MouseCtl/tile_status[5][10][1]_i_61_n_0
    SLICE_X81Y83         LUT5 (Prop_lut5_I3_O)        0.124     0.942 r  MouseCtl/tile_status[5][10][1]_i_46/O
                         net (fo=1, routed)           0.615     1.557    MouseCtl/tile_status[5][10][1]_i_46_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.961 r  MouseCtl/tile_status_reg[5][10][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.961    MouseCtl/tile_status_reg[5][10][1]_i_24_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.276 r  MouseCtl/tile_status_reg[5][10][1]_i_9/O[3]
                         net (fo=32, routed)          0.714     2.990    MouseCtl_n_448
    SLICE_X79Y85         LUT2 (Prop_lut2_I0_O)        0.307     3.297 r  tile_status[5][10][1]_i_41/O
                         net (fo=1, routed)           0.000     3.297    tile_status[5][10][1]_i_41_n_0
    SLICE_X79Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.695 r  tile_status_reg[5][10][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.695    tile_status_reg[5][10][1]_i_19_n_0
    SLICE_X79Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.029 r  tile_status_reg[5][10][1]_i_8/O[1]
                         net (fo=3, routed)           0.819     4.848    MouseCtl/tile_status_reg[14][12][0]_1[1]
    SLICE_X79Y88         LUT4 (Prop_lut4_I1_O)        0.303     5.151 r  MouseCtl/tile_status[5][10][1]_i_16/O
                         net (fo=1, routed)           0.000     5.151    MouseCtl/tile_status[5][10][1]_i_16_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.549 r  MouseCtl/tile_status_reg[5][10][1]_i_7/CO[3]
                         net (fo=29, routed)          0.753     6.302    MouseCtl/tile_status_reg[5][10][1]_i_7_n_0
    SLICE_X78Y86         LUT6 (Prop_lut6_I5_O)        0.124     6.426 r  MouseCtl/tile_status[3][0][1]_i_8/O
                         net (fo=113, routed)         0.964     7.390    MouseCtl/ypos_reg[11]_60
    SLICE_X77Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.514 r  MouseCtl/tile_status[9][0][1]_i_61/O
                         net (fo=150, routed)         1.152     8.666    MouseCtl/ypos_reg[11]_113
    SLICE_X78Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.790 r  MouseCtl/tile_status[9][0][1]_i_71/O
                         net (fo=2, routed)           0.853     9.644    MouseCtl/tile_status[9][0][1]_i_71_n_0
    SLICE_X68Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.768 f  MouseCtl/tile_status[9][0][1]_i_28/O
                         net (fo=1, routed)           0.589    10.357    MouseCtl/tile_status[9][0][1]_i_28_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.481 f  MouseCtl/tile_status[9][0][1]_i_14/O
                         net (fo=1, routed)           0.797    11.278    MouseCtl/tile_status[9][0][1]_i_14_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124    11.402 r  MouseCtl/tile_status[9][0][1]_i_6/O
                         net (fo=10, routed)          0.638    12.040    MouseCtl/tile_status[9][0][1]_i_15_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I0_O)        0.124    12.164 r  MouseCtl/tile_status[8][1][0]_i_3/O
                         net (fo=60, routed)          0.729    12.893    minesweeper/state_reg[1]_rep__0_12
    SLICE_X62Y87         LUT5 (Prop_lut5_I2_O)        0.124    13.017 f  minesweeper/tile_status[11][7][1]_i_4/O
                         net (fo=149, routed)         1.365    14.382    minesweeper/mouse_left_edge_reg_12
    SLICE_X59Y101        LUT6 (Prop_lut6_I5_O)        0.124    14.506 r  minesweeper/tile_status[7][6][1]_i_4/O
                         net (fo=2, routed)           1.132    15.638    MouseCtl/tile_status_reg[7][6][1]_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.124    15.762 r  MouseCtl/tile_status[7][6][1]_i_1/O
                         net (fo=1, routed)           0.000    15.762    minesweeper/tile_status_reg[7][6][1]_1
    SLICE_X58Y85         FDRE                                         r  minesweeper/tile_status_reg[7][6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        1.504    13.868    minesweeper/clk_65mhz
    SLICE_X58Y85         FDRE                                         r  minesweeper/tile_status_reg[7][6][1]/C
                         clock pessimism              0.559    14.428    
                         clock uncertainty           -0.130    14.298    
    SLICE_X58Y85         FDRE (Setup_fdre_C_D)        0.077    14.375    minesweeper/tile_status_reg[7][6][1]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                         -15.762    
  -------------------------------------------------------------------
                         slack                                 -1.388    

Slack (VIOLATED) :        -1.382ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[9][11][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.538ns  (logic 4.403ns (26.624%)  route 12.135ns (73.376%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 13.872 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        1.716    -0.824    MouseCtl/clk_65mhz
    SLICE_X81Y83         FDRE                                         r  MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  MouseCtl/ypos_reg[5]/Q
                         net (fo=14, routed)          0.627     0.260    MouseCtl/ypos_reg[9]_0[5]
    SLICE_X79Y83         LUT3 (Prop_lut3_I0_O)        0.124     0.384 r  MouseCtl/tile_status[5][10][1]_i_61/O
                         net (fo=3, routed)           0.434     0.818    MouseCtl/tile_status[5][10][1]_i_61_n_0
    SLICE_X81Y83         LUT5 (Prop_lut5_I3_O)        0.124     0.942 r  MouseCtl/tile_status[5][10][1]_i_46/O
                         net (fo=1, routed)           0.615     1.557    MouseCtl/tile_status[5][10][1]_i_46_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.961 r  MouseCtl/tile_status_reg[5][10][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.961    MouseCtl/tile_status_reg[5][10][1]_i_24_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.276 r  MouseCtl/tile_status_reg[5][10][1]_i_9/O[3]
                         net (fo=32, routed)          0.714     2.990    MouseCtl_n_448
    SLICE_X79Y85         LUT2 (Prop_lut2_I0_O)        0.307     3.297 r  tile_status[5][10][1]_i_41/O
                         net (fo=1, routed)           0.000     3.297    tile_status[5][10][1]_i_41_n_0
    SLICE_X79Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.695 r  tile_status_reg[5][10][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.695    tile_status_reg[5][10][1]_i_19_n_0
    SLICE_X79Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.029 r  tile_status_reg[5][10][1]_i_8/O[1]
                         net (fo=3, routed)           0.819     4.848    MouseCtl/tile_status_reg[14][12][0]_1[1]
    SLICE_X79Y88         LUT4 (Prop_lut4_I1_O)        0.303     5.151 r  MouseCtl/tile_status[5][10][1]_i_16/O
                         net (fo=1, routed)           0.000     5.151    MouseCtl/tile_status[5][10][1]_i_16_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.549 r  MouseCtl/tile_status_reg[5][10][1]_i_7/CO[3]
                         net (fo=29, routed)          0.753     6.302    MouseCtl/tile_status_reg[5][10][1]_i_7_n_0
    SLICE_X78Y86         LUT6 (Prop_lut6_I5_O)        0.124     6.426 r  MouseCtl/tile_status[3][0][1]_i_8/O
                         net (fo=113, routed)         0.964     7.390    MouseCtl/ypos_reg[11]_60
    SLICE_X77Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.514 r  MouseCtl/tile_status[9][0][1]_i_61/O
                         net (fo=150, routed)         1.152     8.666    MouseCtl/ypos_reg[11]_113
    SLICE_X78Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.790 r  MouseCtl/tile_status[9][0][1]_i_71/O
                         net (fo=2, routed)           0.853     9.644    MouseCtl/tile_status[9][0][1]_i_71_n_0
    SLICE_X68Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.768 f  MouseCtl/tile_status[9][0][1]_i_28/O
                         net (fo=1, routed)           0.589    10.357    MouseCtl/tile_status[9][0][1]_i_28_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.481 f  MouseCtl/tile_status[9][0][1]_i_14/O
                         net (fo=1, routed)           0.797    11.278    MouseCtl/tile_status[9][0][1]_i_14_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124    11.402 r  MouseCtl/tile_status[9][0][1]_i_6/O
                         net (fo=10, routed)          0.638    12.040    MouseCtl/tile_status[9][0][1]_i_15_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I0_O)        0.124    12.164 r  MouseCtl/tile_status[8][1][0]_i_3/O
                         net (fo=60, routed)          0.729    12.893    minesweeper/state_reg[1]_rep__0_12
    SLICE_X62Y87         LUT5 (Prop_lut5_I2_O)        0.124    13.017 f  minesweeper/tile_status[11][7][1]_i_4/O
                         net (fo=149, routed)         1.335    14.352    minesweeper/mouse_left_edge_reg_12
    SLICE_X52Y98         LUT6 (Prop_lut6_I2_O)        0.124    14.476 r  minesweeper/tile_status[9][11][1]_i_5/O
                         net (fo=2, routed)           1.114    15.590    minesweeper/tile_status[9][11][1]_i_5_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I4_O)        0.124    15.714 r  minesweeper/tile_status[9][11][1]_i_1/O
                         net (fo=1, routed)           0.000    15.714    minesweeper/tile_status[9][11][1]_i_1_n_0
    SLICE_X63Y88         FDRE                                         r  minesweeper/tile_status_reg[9][11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        1.508    13.872    minesweeper/clk_65mhz
    SLICE_X63Y88         FDRE                                         r  minesweeper/tile_status_reg[9][11][1]/C
                         clock pessimism              0.559    14.432    
                         clock uncertainty           -0.130    14.302    
    SLICE_X63Y88         FDRE (Setup_fdre_C_D)        0.031    14.333    minesweeper/tile_status_reg[9][11][1]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                         -15.714    
  -------------------------------------------------------------------
                         slack                                 -1.382    

Slack (VIOLATED) :        -1.367ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[7][13][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.483ns  (logic 4.403ns (26.713%)  route 12.080ns (73.287%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 13.861 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        1.716    -0.824    MouseCtl/clk_65mhz
    SLICE_X81Y83         FDRE                                         r  MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  MouseCtl/ypos_reg[5]/Q
                         net (fo=14, routed)          0.627     0.260    MouseCtl/ypos_reg[9]_0[5]
    SLICE_X79Y83         LUT3 (Prop_lut3_I0_O)        0.124     0.384 r  MouseCtl/tile_status[5][10][1]_i_61/O
                         net (fo=3, routed)           0.434     0.818    MouseCtl/tile_status[5][10][1]_i_61_n_0
    SLICE_X81Y83         LUT5 (Prop_lut5_I3_O)        0.124     0.942 r  MouseCtl/tile_status[5][10][1]_i_46/O
                         net (fo=1, routed)           0.615     1.557    MouseCtl/tile_status[5][10][1]_i_46_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.961 r  MouseCtl/tile_status_reg[5][10][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.961    MouseCtl/tile_status_reg[5][10][1]_i_24_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.276 r  MouseCtl/tile_status_reg[5][10][1]_i_9/O[3]
                         net (fo=32, routed)          0.714     2.990    MouseCtl_n_448
    SLICE_X79Y85         LUT2 (Prop_lut2_I0_O)        0.307     3.297 r  tile_status[5][10][1]_i_41/O
                         net (fo=1, routed)           0.000     3.297    tile_status[5][10][1]_i_41_n_0
    SLICE_X79Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.695 r  tile_status_reg[5][10][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.695    tile_status_reg[5][10][1]_i_19_n_0
    SLICE_X79Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.029 r  tile_status_reg[5][10][1]_i_8/O[1]
                         net (fo=3, routed)           0.819     4.848    MouseCtl/tile_status_reg[14][12][0]_1[1]
    SLICE_X79Y88         LUT4 (Prop_lut4_I1_O)        0.303     5.151 r  MouseCtl/tile_status[5][10][1]_i_16/O
                         net (fo=1, routed)           0.000     5.151    MouseCtl/tile_status[5][10][1]_i_16_n_0
    SLICE_X79Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.549 r  MouseCtl/tile_status_reg[5][10][1]_i_7/CO[3]
                         net (fo=29, routed)          0.753     6.302    MouseCtl/tile_status_reg[5][10][1]_i_7_n_0
    SLICE_X78Y86         LUT6 (Prop_lut6_I5_O)        0.124     6.426 r  MouseCtl/tile_status[3][0][1]_i_8/O
                         net (fo=113, routed)         0.964     7.390    MouseCtl/ypos_reg[11]_60
    SLICE_X77Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.514 r  MouseCtl/tile_status[9][0][1]_i_61/O
                         net (fo=150, routed)         1.152     8.666    MouseCtl/ypos_reg[11]_113
    SLICE_X78Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.790 r  MouseCtl/tile_status[9][0][1]_i_71/O
                         net (fo=2, routed)           0.853     9.644    MouseCtl/tile_status[9][0][1]_i_71_n_0
    SLICE_X68Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.768 f  MouseCtl/tile_status[9][0][1]_i_28/O
                         net (fo=1, routed)           0.589    10.357    MouseCtl/tile_status[9][0][1]_i_28_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.481 f  MouseCtl/tile_status[9][0][1]_i_14/O
                         net (fo=1, routed)           0.797    11.278    MouseCtl/tile_status[9][0][1]_i_14_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124    11.402 r  MouseCtl/tile_status[9][0][1]_i_6/O
                         net (fo=10, routed)          0.638    12.040    MouseCtl/tile_status[9][0][1]_i_15_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I0_O)        0.124    12.164 r  MouseCtl/tile_status[8][1][0]_i_3/O
                         net (fo=60, routed)          0.942    13.106    minesweeper/state_reg[1]_rep__0_12
    SLICE_X64Y85         LUT5 (Prop_lut5_I1_O)        0.124    13.230 r  minesweeper/tile_status[3][0][1]_i_11/O
                         net (fo=125, routed)         1.289    14.520    MouseCtl/tile_status_reg[1][13][1]_2
    SLICE_X62Y99         LUT3 (Prop_lut3_I1_O)        0.124    14.644 r  MouseCtl/tile_status[7][13][1]_i_5/O
                         net (fo=2, routed)           0.891    15.535    MouseCtl/tile_status[7][13][1]_i_5_n_0
    SLICE_X70Y100        LUT6 (Prop_lut6_I2_O)        0.124    15.659 r  MouseCtl/tile_status[7][13][0]_i_1/O
                         net (fo=1, routed)           0.000    15.659    minesweeper/tile_status_reg[7][13][0]_1
    SLICE_X70Y100        FDRE                                         r  minesweeper/tile_status_reg[7][13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        1.497    13.861    minesweeper/clk_65mhz
    SLICE_X70Y100        FDRE                                         r  minesweeper/tile_status_reg[7][13][0]/C
                         clock pessimism              0.480    14.341    
                         clock uncertainty           -0.130    14.211    
    SLICE_X70Y100        FDRE (Setup_fdre_C_D)        0.081    14.292    minesweeper/tile_status_reg[7][13][0]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -15.659    
  -------------------------------------------------------------------
                         slack                                 -1.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/vsync_reg[0]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        0.562    -0.602    xvga1/clk_65mhz
    SLICE_X61Y64         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  xvga1/vsync_out_reg/Q
                         net (fo=2, routed)           0.127    -0.334    mouse_renderer/vsync
    SLICE_X60Y64         SRL16E                                       r  mouse_renderer/vsync_reg[0]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        0.832    -0.841    mouse_renderer/clk_65mhz
    SLICE_X60Y64         SRL16E                                       r  mouse_renderer/vsync_reg[0]_srl10/CLK
                         clock pessimism              0.252    -0.589    
    SLICE_X60Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.474    mouse_renderer/vsync_reg[0]_srl10
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 minesweeper/y_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/y_temp_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.267%)  route 0.313ns (62.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        0.551    -0.613    minesweeper/clk_65mhz
    SLICE_X53Y74         FDRE                                         r  minesweeper/y_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.472 f  minesweeper/y_temp_reg[0]/Q
                         net (fo=28, routed)          0.313    -0.159    minesweeper/y_temp[0]
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.045    -0.114 r  minesweeper/y_temp[0]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    -0.114    minesweeper/y_temp[0]_rep_i_1__0_n_0
    SLICE_X44Y73         FDRE                                         r  minesweeper/y_temp_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        0.823    -0.850    minesweeper/clk_65mhz
    SLICE_X44Y73         FDRE                                         r  minesweeper/y_temp_reg[0]_rep__0/C
                         clock pessimism              0.504    -0.346    
    SLICE_X44Y73         FDRE (Hold_fdre_C_D)         0.091    -0.255    minesweeper/y_temp_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.164ns (29.058%)  route 0.400ns (70.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        0.563    -0.601    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y62         FDRE                                         r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.400    -0.037    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X61Y47         FDRE                                         r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        0.908    -0.765    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X61Y47         FDRE                                         r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.504    -0.261    
    SLICE_X61Y47         FDRE (Hold_fdre_C_D)         0.070    -0.191    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 MouseCtl/FSM_onehot_state_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/FSM_onehot_state_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        0.590    -0.574    MouseCtl/clk_65mhz
    SLICE_X79Y71         FDCE                                         r  MouseCtl/FSM_onehot_state_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  MouseCtl/FSM_onehot_state_reg[32]/Q
                         net (fo=4, routed)           0.103    -0.330    MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[36][32]
    SLICE_X78Y71         LUT6 (Prop_lut6_I3_O)        0.045    -0.285 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    MouseCtl/Inst_Ps2Interface_n_6
    SLICE_X78Y71         FDCE                                         r  MouseCtl/FSM_onehot_state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        0.860    -0.813    MouseCtl/clk_65mhz
    SLICE_X78Y71         FDCE                                         r  MouseCtl/FSM_onehot_state_reg[34]/C
                         clock pessimism              0.252    -0.561    
    SLICE_X78Y71         FDCE (Hold_fdce_C_D)         0.121    -0.440    MouseCtl/FSM_onehot_state_reg[34]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 minesweeper/y_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/y_temp_reg[0]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.050%)  route 0.330ns (63.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        0.551    -0.613    minesweeper/clk_65mhz
    SLICE_X53Y74         FDRE                                         r  minesweeper/y_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.472 f  minesweeper/y_temp_reg[0]/Q
                         net (fo=28, routed)          0.330    -0.142    minesweeper/y_temp[0]
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.045    -0.097 r  minesweeper/y_temp[0]_rep_i_1__2/O
                         net (fo=1, routed)           0.000    -0.097    minesweeper/y_temp[0]_rep_i_1__2_n_0
    SLICE_X41Y73         FDRE                                         r  minesweeper/y_temp_reg[0]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        0.825    -0.848    minesweeper/clk_65mhz
    SLICE_X41Y73         FDRE                                         r  minesweeper/y_temp_reg[0]_rep__2/C
                         clock pessimism              0.504    -0.344    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.091    -0.253    minesweeper/y_temp_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mouse_renderer/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.356%)  route 0.105ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        0.564    -0.600    mouse_renderer/clk_65mhz
    SLICE_X68Y64         FDRE                                         r  mouse_renderer/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  mouse_renderer/pixel_out_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.354    mouse_pixel[0]
    SLICE_X71Y65         FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        0.834    -0.839    clk_65mhz
    SLICE_X71Y65         FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X71Y65         FDRE (Hold_fdre_C_D)         0.070    -0.516    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.164ns (28.771%)  route 0.406ns (71.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        0.563    -0.601    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y62         FDRE                                         r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.406    -0.031    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X61Y47         FDRE                                         r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        0.908    -0.765    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X61Y47         FDRE                                         r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.504    -0.261    
    SLICE_X61Y47         FDRE (Hold_fdre_C_D)         0.066    -0.195    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        0.598    -0.566    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X80Y64         FDRE                                         r  MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.067    -0.335    MouseCtl/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X80Y64         FDRE                                         r  MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        0.869    -0.804    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X80Y64         FDRE                                         r  MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism              0.238    -0.566    
    SLICE_X80Y64         FDRE (Hold_fdre_C_D)         0.060    -0.506    MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        0.598    -0.566    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X80Y65         FDRE                                         r  MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.067    -0.335    MouseCtl/Inst_Ps2Interface/ps2_data_clean
    SLICE_X80Y65         FDRE                                         r  MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        0.868    -0.805    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X80Y65         FDRE                                         r  MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism              0.239    -0.566    
    SLICE_X80Y65         FDRE (Hold_fdre_C_D)         0.060    -0.506    MouseCtl/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        0.564    -0.600    minesweeper/td/clk_65mhz
    SLICE_X68Y65         FDRE                                         r  minesweeper/td/pixel_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  minesweeper/td/pixel_out_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.344    mouse_renderer/D[6]
    SLICE_X69Y66         FDRE                                         r  mouse_renderer/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2266, routed)        0.833    -0.840    mouse_renderer/clk_65mhz
    SLICE_X69Y66         FDRE                                         r  mouse_renderer/pixel_reg[6]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X69Y66         FDRE (Hold_fdre_C_D)         0.070    -0.517    mouse_renderer/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y13     minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y13     minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y19     minesweeper/td/four_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y19     minesweeper/td/four_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y40     minesweeper/td/one_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y40     minesweeper/td/one_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y17     minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y17     minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y12     minesweeper/td/bomb_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y12     minesweeper/td/bomb_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y68     minesweeper/hcount_reg[1][0]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y68     minesweeper/hcount_reg[1][0]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y68     minesweeper/hcount_reg[1][1]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y68     minesweeper/hcount_reg[1][1]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y68     minesweeper/hcount_reg[1][2]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y68     minesweeper/hcount_reg[1][2]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y68     minesweeper/hcount_reg[1][3]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y68     minesweeper/hcount_reg[1][3]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y68     minesweeper/hcount_reg[1][4]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y68     minesweeper/hcount_reg[1][4]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y70     minesweeper/hcount_reg[1][10]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y70     minesweeper/hcount_reg[1][8]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y70     minesweeper/hcount_reg[1][9]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y71     minesweeper/vcount_reg[1][8]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y71     minesweeper/vcount_reg[1][9]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y68     minesweeper/hcount_reg[1][0]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y68     minesweeper/hcount_reg[1][0]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y70     minesweeper/hcount_reg[1][10]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y68     minesweeper/hcount_reg[1][1]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y68     minesweeper/hcount_reg[1][1]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



