****************************************
Report : design
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 01:42:33 2025
****************************************

Total number of std cells in library : 896
Total number of dont_use lib cells   : 72
Total number of dont_touch lib cells : 71
Total number of buffers              : 44
Total number of inverters            : 35
Total number of flip-flops           : 249
Total number of latches              : 84
Total number of ICGs                 : 20

Cell Instance Type  Count         Area
--------------------------------------
TOTAL LEAF CELLS     1301     4115.200
unit                 1301     4115.200
Standard cells       1301     4115.200
unit                 1301     4115.200
Hard macro cells        0        0.000
unit                 1301     4115.200
Soft macro cells        0        0.000
unit                 1301     4115.200
Always on cells         0        0.000
unit                 1301     4115.200
Physical only         475      542.400
unit                 1301     4115.200
Fixed cells           475      542.400
unit                 1301     4115.200
Moveable cells        826     3572.800
unit                 1301     4115.200
Placed cells         1297     4094.000
unit                 1301     4115.200
Sequential            113     1364.400
unit                 1301     4115.200
Buffer/inverter        44       75.600
unit                 1301     4115.200
ICG cells               1        7.600
unit                 1301     4115.200

Logic Hierarchies                    : 0
Design Masters count                 : 53
Total Flat nets count                : 971
Total FloatingNets count             : 0
Total no of Ports                    : 138
Number of Master Clocks in design    : 1
Number of Generated Clocks in design : 0
Number of Path Groups in design      : 7 (1 of them Non Default)
Number of Scan Chains in design      : 0
List of Modes                        : mode1
List of Corners                      : cornerSS, cornerFF
List of Scenarios                    : scenarioFF, scenarioSS

Core Area                            : 6990.400
Chip Area                            : 10806.400
Total Site Row Area                  : 6990.400
Number of Blockages                  : 0
Total area of Blockages              : 0.000
Number of Power Domains              : 1
Number of Voltage Areas              : 1
Number of Group Bounds               : 0
Number of Exclusive MoveBounds       : 0
Number of Hard or Soft MoveBounds    : 0
Number of Multibit Registers         : 0
Number of Multibit LS/ISO Cells      : 0
Number of Top Level RP Groups        : 0
Number of Tech Layers                : 37 (27 of them have unknown routing dir.)

Total wire length                    : 1059.96 micron
Total number of wires                : 586
Total number of contacts             : 2056
1
