{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 27 17:27:08 2023 " "Info: Processing started: Fri Jan 27 17:27:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mise_au_point -c MaP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mise_au_point -c MaP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sources/cpt_dcpt_n.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Sources/cpt_dcpt_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpt_dcpt_n-synth " "Info: Found design unit 1: cpt_dcpt_n-synth" {  } { { "Sources/cpt_dcpt_n.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projet_vhdl_A4/Telecommande DMX/Telecommande_IRDA_prog/Travail/Sources/cpt_dcpt_n.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpt_dcpt_n " "Info: Found entity 1: cpt_dcpt_n" {  } { { "Sources/cpt_dcpt_n.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projet_vhdl_A4/Telecommande DMX/Telecommande_IRDA_prog/Travail/Sources/cpt_dcpt_n.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sources/pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Sources/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info: Found design unit 1: pll-SYN" {  } { { "Sources/pll.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projet_vhdl_A4/Telecommande DMX/Telecommande_IRDA_prog/Travail/Sources/pll.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "Sources/pll.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projet_vhdl_A4/Telecommande DMX/Telecommande_IRDA_prog/Travail/Sources/pll.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sources/reg_univ_n.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Sources/reg_univ_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_univ_n-synth " "Info: Found design unit 1: reg_univ_n-synth" {  } { { "Sources/reg_univ_n.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projet_vhdl_A4/Telecommande DMX/Telecommande_IRDA_prog/Travail/Sources/reg_univ_n.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_univ_n " "Info: Found entity 1: reg_univ_n" {  } { { "Sources/reg_univ_n.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projet_vhdl_A4/Telecommande DMX/Telecommande_IRDA_prog/Travail/Sources/reg_univ_n.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sources/decodeur_IRDA_2Mhz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Sources/decodeur_IRDA_2Mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodeur_IRDA_2MHz-archi " "Info: Found design unit 1: decodeur_IRDA_2MHz-archi" {  } { { "Sources/decodeur_IRDA_2Mhz.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projet_vhdl_A4/Telecommande DMX/Telecommande_IRDA_prog/Travail/Sources/decodeur_IRDA_2Mhz.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decodeur_IRDA_2MHz " "Info: Found entity 1: decodeur_IRDA_2MHz" {  } { { "Sources/decodeur_IRDA_2Mhz.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projet_vhdl_A4/Telecommande DMX/Telecommande_IRDA_prog/Travail/Sources/decodeur_IRDA_2Mhz.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "decodeur_IRDA_2Mhz " "Info: Elaborating entity \"decodeur_IRDA_2Mhz\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "up VCC " "Warning (13410): Pin \"up\" is stuck at VCC" {  } { { "Sources/decodeur_IRDA_2Mhz.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projet_vhdl_A4/Telecommande DMX/Telecommande_IRDA_prog/Travail/Sources/decodeur_IRDA_2Mhz.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "down VCC " "Warning (13410): Pin \"down\" is stuck at VCC" {  } { { "Sources/decodeur_IRDA_2Mhz.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projet_vhdl_A4/Telecommande DMX/Telecommande_IRDA_prog/Travail/Sources/decodeur_IRDA_2Mhz.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "valide VCC " "Warning (13410): Pin \"valide\" is stuck at VCC" {  } { { "Sources/decodeur_IRDA_2Mhz.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projet_vhdl_A4/Telecommande DMX/Telecommande_IRDA_prog/Travail/Sources/decodeur_IRDA_2Mhz.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s_load_T VCC " "Warning (13410): Pin \"s_load_T\" is stuck at VCC" {  } { { "Sources/decodeur_IRDA_2Mhz.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projet_vhdl_A4/Telecommande DMX/Telecommande_IRDA_prog/Travail/Sources/decodeur_IRDA_2Mhz.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 23 " "Info: 23 registers lost all their fanouts during netlist optimizations. The first 23 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[31\] " "Info: Register \"touche_s\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[30\] " "Info: Register \"touche_s\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[29\] " "Info: Register \"touche_s\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[28\] " "Info: Register \"touche_s\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[27\] " "Info: Register \"touche_s\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[26\] " "Info: Register \"touche_s\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[25\] " "Info: Register \"touche_s\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[24\] " "Info: Register \"touche_s\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[23\] " "Info: Register \"touche_s\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[22\] " "Info: Register \"touche_s\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[21\] " "Info: Register \"touche_s\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[20\] " "Info: Register \"touche_s\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[19\] " "Info: Register \"touche_s\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[18\] " "Info: Register \"touche_s\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[17\] " "Info: Register \"touche_s\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[16\] " "Info: Register \"touche_s\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[15\] " "Info: Register \"touche_s\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[14\] " "Info: Register \"touche_s\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[13\] " "Info: Register \"touche_s\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[12\] " "Info: Register \"touche_s\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[11\] " "Info: Register \"touche_s\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "touche_s\[10\] " "Info: Register \"touche_s\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "chiffre_conv\[0\] " "Info: Register \"chiffre_conv\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recept " "Warning (15610): No output dependent on input pin \"recept\"" {  } { { "Sources/decodeur_IRDA_2Mhz.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projet_vhdl_A4/Telecommande DMX/Telecommande_IRDA_prog/Travail/Sources/decodeur_IRDA_2Mhz.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Info: Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Info: Implemented 83 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4463 " "Info: Peak virtual memory: 4463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 27 17:27:11 2023 " "Info: Processing ended: Fri Jan 27 17:27:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
