****************************************
Report : timing
        -path_type short
        -delay_type max
        -max_paths 50
        -report_by design
        -nosplit
Design : riscv_core
Version: O-2018.06-SP1
Date   : Fri Mar  1 15:17:41 2024
****************************************

  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_24_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_24_/D (SAEDRVT14_FDPRBQ_V2LP_1)                  4.37      4.44 f
  data arrival time                                                                             4.44

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_24_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                 0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.44
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.53



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_24_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_24_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.37      4.44 f
  data arrival time                                                                             4.44

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_24_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.44
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.53



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_31_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.37      4.44 f
  data arrival time                                                                             4.44

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_31_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.44
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.54



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_24_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_24_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.37      4.44 f
  data arrival time                                                                             4.44

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_24_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.44
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.54



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_31_/D (SAEDRVT14_FDPRBQ_V2LP_1)                  4.37      4.44 f
  data arrival time                                                                             4.44

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_31_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                 0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.44
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.54



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_31_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.37      4.44 f
  data arrival time                                                                             4.44

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_31_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.44
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.54



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_8_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_8_/D (SAEDRVT14_FDPRBQ_V2LP_1)                    4.36      4.43 f
  data arrival time                                                                             4.43

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_8_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                   0.00      5.00 r
  library setup time                                                                 -0.03      4.97
  data required time                                                                            4.97
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.97
  data arrival time                                                                            -4.43
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.54



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_8_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_8_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.36      4.43 f
  data arrival time                                                                             4.43

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_8_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.43
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.54



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_29_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_29_/D (SAEDRVT14_FDPRBQ_V2LP_1)                  4.36      4.43 f
  data arrival time                                                                             4.43

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                 0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.43
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.55



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_28_/D (SAEDRVT14_FDPRBQ_V2LP_1)                  4.36      4.43 f
  data arrival time                                                                             4.43

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                 0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.43
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.55



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_29_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.36      4.43 f
  data arrival time                                                                             4.43

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.43
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.55



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.36      4.43 f
  data arrival time                                                                             4.43

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.43
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.55



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.36      4.42 f
  data arrival time                                                                             4.42

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.03      4.97
  data required time                                                                            4.97
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.97
  data arrival time                                                                            -4.42
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.55



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_29_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_29_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.36      4.43 f
  data arrival time                                                                             4.43

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.43
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.55



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_28_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.36      4.43 f
  data arrival time                                                                             4.43

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.43
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.55



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_26_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.35      4.42 f
  data arrival time                                                                             4.42

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.03      4.97
  data required time                                                                            4.97
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.97
  data arrival time                                                                            -4.42
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.55



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_8_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_8_/D (SAEDRVT14_FDPRBQ_V2LP_1)                    4.36      4.43 f
  data arrival time                                                                             4.43

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_8_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                   0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.43
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.55



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_10_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_10_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.35      4.42 f
  data arrival time                                                                             4.42

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_10_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.03      4.97
  data required time                                                                            4.97
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.97
  data arrival time                                                                            -4.42
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.55



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_30_/D (SAEDRVT14_FDPRBQ_V2LP_1)                  4.35      4.42 f
  data arrival time                                                                             4.42

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                 0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.42
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.55



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_10_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_10_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.35      4.42 f
  data arrival time                                                                             4.42

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_10_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.42
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.56



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_26_/D (SAEDRVT14_FDPRBQ_V2LP_1)                  4.35      4.42 f
  data arrival time                                                                             4.42

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                 0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.42
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.56



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_30_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.35      4.42 f
  data arrival time                                                                             4.42

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.42
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.56



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_10_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_10_/D (SAEDRVT14_FDPRBQ_V2LP_1)                  4.35      4.42 f
  data arrival time                                                                             4.42

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_10_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                 0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.42
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.56



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.35      4.41 f
  data arrival time                                                                             4.41

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.41
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.56



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_23_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_23_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.34      4.41 f
  data arrival time                                                                             4.41

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_23_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.03      4.97
  data required time                                                                            4.97
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.97
  data arrival time                                                                            -4.41
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.57



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_11_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_11_/D (SAEDRVT14_FDPRBQ_V2LP_1)                  4.33      4.40 f
  data arrival time                                                                             4.40

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_11_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                 0.00      5.00 r
  library setup time                                                                 -0.03      4.97
  data required time                                                                            4.97
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.97
  data arrival time                                                                            -4.40
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.57



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_15_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_15_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.34      4.40 f
  data arrival time                                                                             4.40

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_15_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.40
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.57



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_25_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.33      4.40 f
  data arrival time                                                                             4.40

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.03      4.97
  data required time                                                                            4.97
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.97
  data arrival time                                                                            -4.40
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.57



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_11_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_11_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.33      4.40 f
  data arrival time                                                                             4.40

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_11_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.03      4.97
  data required time                                                                            4.97
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.97
  data arrival time                                                                            -4.40
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.57



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_23_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_23_/D (SAEDRVT14_FDPRBQ_V2LP_1)                  4.34      4.40 f
  data arrival time                                                                             4.40

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_23_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                 0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.40
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.58



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_15_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_15_/D (SAEDRVT14_FDPRBQ_V2LP_1)                  4.33      4.40 f
  data arrival time                                                                             4.40

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_15_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                 0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.40
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.58



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_18_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_18_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.33      4.40 f
  data arrival time                                                                             4.40

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_18_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.40
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.58



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_11_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_11_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.33      4.40 f
  data arrival time                                                                             4.40

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_11_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.40
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.58



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_15_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_15_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.33      4.40 f
  data arrival time                                                                             4.40

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_15_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.40
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.58



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_18_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_18_/D (SAEDRVT14_FDPRBQ_V2LP_1)                  4.33      4.40 f
  data arrival time                                                                             4.40

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_18_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                 0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.40
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.58



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_23_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_23_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.33      4.40 f
  data arrival time                                                                             4.40

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_23_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.40
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.58



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_25_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_25_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.33      4.40 f
  data arrival time                                                                             4.40

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.40
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.58



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_27_/D (SAEDRVT14_FDPRBQ_V2LP_1)                  4.33      4.40 f
  data arrival time                                                                             4.40

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                 0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.40
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.58



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_22_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_22_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.33      4.40 f
  data arrival time                                                                             4.40

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_22_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.40
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.58



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.33      4.40 f
  data arrival time                                                                             4.40

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.40
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.58



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_18_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_18_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.33      4.40 f
  data arrival time                                                                             4.40

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_18_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.40
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.58



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_25_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_25_/D (SAEDRVT14_FDPRBQ_V2LP_1)                  4.33      4.40 f
  data arrival time                                                                             4.40

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                 0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.40
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.58



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_14_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_14_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.32      4.39 f
  data arrival time                                                                             4.39

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_14_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.03      4.97
  data required time                                                                            4.97
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.97
  data arrival time                                                                            -4.39
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.58



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_12_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_12_/D (SAEDRVT14_FDPRBQ_V2LP_1)                  4.32      4.39 f
  data arrival time                                                                             4.39

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_12_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                 0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.39
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.58



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_13_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_13_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.32      4.39 f
  data arrival time                                                                             4.39

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_13_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.03      4.97
  data required time                                                                            4.97
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.97
  data arrival time                                                                            -4.39
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.58



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_22_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_22_/D (SAEDRVT14_FDPRBQ_V2LP_1)                  4.33      4.39 f
  data arrival time                                                                             4.39

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_22_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                 0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.39
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.58



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_27_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.33      4.39 f
  data arrival time                                                                             4.39

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.39
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.58



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_22_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_22_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.33      4.39 f
  data arrival time                                                                             4.39

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/alu_operand_b_ex_o_reg_22_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.39
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.59



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_21_/D (SAEDRVT14_FDPRBQ_V2LP_1)                   4.32      4.39 f
  data arrival time                                                                             4.39

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_dot_op_b_ex_o_reg_21_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                  0.00      5.00 r
  library setup time                                                                 -0.03      4.97
  data required time                                                                            4.97
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.97
  data arrival time                                                                            -4.39
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.59



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_14_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                               Incr      Path  
  -----------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                             0.00      0.00
  clock network delay (ideal)                                                         0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_2_/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)                     0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_2_/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)                      0.07      0.07 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_14_/D (SAEDRVT14_FDPRBQ_V2LP_1)                  4.32      4.39 f
  data arrival time                                                                             4.39

  clock CLK_I (rise edge)                                                             5.00      5.00
  clock network delay (ideal)                                                         0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_14_/CK (SAEDRVT14_FDPRBQ_V2LP_1)                 0.00      5.00 r
  library setup time                                                                 -0.02      4.98
  data required time                                                                            4.98
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                            4.98
  data arrival time                                                                            -4.39
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.59


1
