INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/BranchDecisionMaking.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecisionMaking
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/DataExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/BRAMModule/DataRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRam
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/EXSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/HarzardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/IDSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/IFSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/ImmOperandUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmOperandUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/BRAMModule/InstructionRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRam
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/MEMSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/NPC_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/RV32Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32Core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sources_1/WBSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/risc-v/risc-v.srcs/sim_1/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
