strict digraph "" {
	node [label="\N"];
	"603:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f702a775110>",
		fillcolor=springgreen,
		label="603:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"604:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f702a775bd0>",
		fillcolor=turquoise,
		label="604:BL
rx_config <= 0;
rx_config_set <= 0;
rx_config_lo <= 0;
rx_config_d1 <= 0;
rx_config_d2 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a775c10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f702a775d50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a775ed0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f702a65a090>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a65a210>]",
		style=filled,
		typ=Block];
	"603:IF" -> "604:BL"	 [cond="['reset']",
		label=reset,
		lineno=603];
	"608:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f702a775150>",
		fillcolor=turquoise,
		label="608:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"603:IF" -> "608:BL"	 [cond="['reset']",
		label="!(reset)",
		lineno=603];
	"602:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f702a65a3d0>",
		clk_sens=True,
		fillcolor=gold,
		label="602:AL",
		sens="['ck', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'rx_config', 'rx_config_d1', 'ebi_rxd_d3', 'rx_config_lo_read', 'rx_config_tmp', 'rx_config_hi_read']"];
	"602:AL" -> "603:IF"	 [cond="[]",
		lineno=None];
	"609:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f702a775190>",
		fillcolor=springgreen,
		label="609:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"610:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f702a775650>",
		fillcolor=turquoise,
		label="610:BL
rx_config_d2 <= rx_config_d1;
rx_config_d1 <= rx_config;
rx_config_lo <= ebi_rxd_d3;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a775690>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f702a775850>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a7759d0>]",
		style=filled,
		typ=Block];
	"609:IF" -> "610:BL"	 [cond="['rx_config_lo_read']",
		label=rx_config_lo_read,
		lineno=609];
	"615:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f702a7751d0>",
		fillcolor=springgreen,
		label="615:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"609:IF" -> "615:IF"	 [cond="['rx_config_lo_read']",
		label="!(rx_config_lo_read)",
		lineno=609];
	"Leaf_602:AL"	 [def_var="['rx_config_d2', 'rx_config_d1', 'rx_config_lo', 'rx_config', 'rx_config_set']",
		label="Leaf_602:AL"];
	"604:BL" -> "Leaf_602:AL"	 [cond="[]",
		lineno=None];
	"610:BL" -> "Leaf_602:AL"	 [cond="[]",
		lineno=None];
	"615:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f702a775210>",
		fillcolor=turquoise,
		label="615:BL
rx_config <= rx_config_tmp;
rx_config_set <= |rx_config_tmp;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a775250>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f702a7753d0>]",
		style=filled,
		typ=Block];
	"615:BL" -> "Leaf_602:AL"	 [cond="[]",
		lineno=None];
	"615:IF" -> "615:BL"	 [cond="['rx_config_hi_read']",
		label=rx_config_hi_read,
		lineno=615];
	"608:BL" -> "609:IF"	 [cond="[]",
		lineno=None];
}
