#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Nov 28 13:25:54 2022
# Process ID: 12300
# Current directory: C:/Users/User/Desktop/cad_project/custom_ISA_pipeline_processer/custom_ISA_pipeline_processer.runs/synth_1
# Command line: vivado.exe -log pipelinedPS.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipelinedPS.tcl
# Log file: C:/Users/User/Desktop/cad_project/custom_ISA_pipeline_processer/custom_ISA_pipeline_processer.runs/synth_1/pipelinedPS.vds
# Journal file: C:/Users/User/Desktop/cad_project/custom_ISA_pipeline_processer/custom_ISA_pipeline_processer.runs/synth_1\vivado.jou
# Running On: DESKTOP-N6LOO8D, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 8, Host memory: 8370 MB
#-----------------------------------------------------------
source pipelinedPS.tcl -notrace
Command: synth_design -top pipelinedPS -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7888
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CTR' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/CTR.v:119]
INFO: [Synth 8-9937] previous definition of design element 'CTR' is here [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/CTR.v:119]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'reg_file' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/reg_file.v:41]
INFO: [Synth 8-9937] previous definition of design element 'reg_file' is here [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/reg_file.v:41]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'EX' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/EX.v:206]
INFO: [Synth 8-9937] previous definition of design element 'EX' is here [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/EX.v:206]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'hazardUnit' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/hazardUnit.v:203]
INFO: [Synth 8-9937] previous definition of design element 'hazardUnit' is here [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/hazardUnit.v:203]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CTR' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/CTR.v:119]
INFO: [Synth 8-9937] previous definition of design element 'CTR' is here [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/CTR.v:119]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ID' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/ID.v:173]
INFO: [Synth 8-9937] previous definition of design element 'ID' is here [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/ID.v:173]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'IF' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/IF.v:104]
INFO: [Synth 8-9937] previous definition of design element 'IF' is here [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/IF.v:104]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'MEM' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/MEM.v:106]
INFO: [Synth 8-9937] previous definition of design element 'MEM' is here [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/MEM.v:106]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'WB' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/WB.v:31]
INFO: [Synth 8-9937] previous definition of design element 'WB' is here [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/WB.v:31]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1284.961 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipelinedPS' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v:9]
INFO: [Synth 8-6157] synthesizing module 'hazardUnit' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/hazardUnit.v:1]
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hazardUnit' (0#1) [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/hazardUnit.v:1]
INFO: [Synth 8-6157] synthesizing module 'IF' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/IF.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IF' (0#1) [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/IF.v:1]
WARNING: [Synth 8-7071] port 'processor_status_r_o' of module 'IF' is unconnected for instance 'u_IF' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v:153]
WARNING: [Synth 8-7023] instance 'u_IF' of module 'IF' has 16 connections declared, but only 15 given [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v:153]
INFO: [Synth 8-6157] synthesizing module 'ID' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/ID.v:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter IMM8_WIDTH bound to: 8 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
	Parameter CV_WIDTH bound to: 10 - type: integer 
	Parameter OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CTR' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/CTR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CTR' (0#1) [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/CTR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID' (0#1) [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/ID.v:2]
WARNING: [Synth 8-7071] port 'rdD' of module 'ID' is unconnected for instance 'u_ID' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v:188]
WARNING: [Synth 8-7023] instance 'u_ID' of module 'ID' has 29 connections declared, but only 28 given [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v:188]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/reg_file.v:1]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/reg_file.v:1]
INFO: [Synth 8-6157] synthesizing module 'EX' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/EX.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter IMM8_WIDTH bound to: 8 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
	Parameter CV_WIDTH bound to: 10 - type: integer 
	Parameter OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/EX.v:118]
INFO: [Synth 8-6155] done synthesizing module 'EX' (0#1) [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/EX.v:1]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/MEM.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter IMM8_WIDTH bound to: 8 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
	Parameter CV_WIDTH bound to: 10 - type: integer 
	Parameter OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MEM' (0#1) [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/MEM.v:1]
WARNING: [Synth 8-7071] port 'jumpAddr_o' of module 'MEM' is unconnected for instance 'u_MEM' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v:320]
WARNING: [Synth 8-7023] instance 'u_MEM' of module 'MEM' has 32 connections declared, but only 31 given [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v:320]
INFO: [Synth 8-6157] synthesizing module 'WB' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/WB.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter IMM8_WIDTH bound to: 8 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
	Parameter CV_WIDTH bound to: 10 - type: integer 
	Parameter OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'WB' (0#1) [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/WB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipelinedPS' (0#1) [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v:9]
WARNING: [Synth 8-3848] Net jumpAddr in module/entity pipelinedPS does not have driver. [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v:81]
WARNING: [Synth 8-3848] Net JumpE in module/entity pipelinedPS does not have driver. [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v:288]
WARNING: [Synth 8-7129] Port clk in module WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsM_i[3] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsM_i[2] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsM_i[1] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsM_i[0] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port FloatingE_i in module EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port RegWriteD in module hazardUnit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.961 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
WARNING: [Synth 8-327] inferring latch for variable 'alu_w_reg' [C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/EX.v:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.961 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 21    
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input   16 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 27    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design pipelinedPS has port im_rd driven by constant 1
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[15]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[14]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[13]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[12]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[11]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[10]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[9]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[8]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[7]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[6]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[5]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[4]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[3]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[2]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[1]) is unused and will be removed from module pipelinedPS.
WARNING: [Synth 8-3332] Sequential element (u_EX/alu_w_reg[0]) is unused and will be removed from module pipelinedPS.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1284.961 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1284.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1284.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1284.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1284.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1284.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1284.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1284.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1284.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     1|
|4     |LUT2   |    32|
|5     |LUT3   |    57|
|6     |LUT4   |    18|
|7     |LUT5   |    78|
|8     |LUT6   |   187|
|9     |MUXF7  |    64|
|10    |MUXF8  |    32|
|11    |FDCE   |   256|
|12    |FDRE   |   163|
|13    |FDSE   |    12|
|14    |IBUF   |    35|
|15    |OBUF   |    36|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           |   982|
|2     |  u_EX         |EX         |   195|
|3     |  u_ID         |ID         |   105|
|4     |  u_IF         |IF         |    31|
|5     |  u_MEM        |MEM        |    56|
|6     |  u_hazardUnit |hazardUnit |     9|
|7     |  u_reg_file   |reg_file   |   512|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1284.961 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1284.961 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1284.961 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1284.961 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1284.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9fc4b073
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 35 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1284.961 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/cad_project/custom_ISA_pipeline_processer/custom_ISA_pipeline_processer.runs/synth_1/pipelinedPS.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pipelinedPS_utilization_synth.rpt -pb pipelinedPS_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 28 13:26:32 2022...
