<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>CISE Experimental Partnerships:  MIT Raw Machine</AwardTitle>
<AwardEffectiveDate>09/15/2000</AwardEffectiveDate>
<AwardExpirationDate>08/31/2005</AwardExpirationDate>
<AwardTotalIntnAmount>2099000.00</AwardTotalIntnAmount>
<AwardAmount>2099000</AwardAmount>
<AwardInstrument>
<Value>Continuing grant</Value>
</AwardInstrument>
<Organization>
<Code>05050000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CNS</Abbreviation>
<LongName>Division Of Computer and Network Systems</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Stephen Mahaney</SignBlockName>
</ProgramOfficer>
<AbstractNarration>EIA-0071841&lt;br/&gt;Amarasighe, Saman P.&lt;br/&gt;MIT&lt;br/&gt;&lt;br/&gt;CISE Experimental Partnerships:  Partnerships: MIT Raw Machine&lt;br/&gt;&lt;br/&gt;Rapidly evolving technology places a billion transistors on a chip within reach of the computer architect.  Several approaches to utilizing the large amount of silicon resources have been put forth, with the single important goal of obtaining the most performance out of approximately one square inch of silicon.  These approaches exploit more parallelism in one or more instruction streams.  Examples include more aggressive superscalars, multiscalars, processor-coupled designs, simultaneous multi-threading processors, multiprocessors on a chip and VLIWs. The goal of this project is to discover, implement and evaluate simple architectural mechanisms that scale with increasing VLSI clock speed, and software techniques that orchestrate high-level computations on the low-level architectural resources for maximum efficiency.</AbstractNarration>
<MinAmdLetterDate>09/25/2000</MinAmdLetterDate>
<MaxAmdLetterDate>07/21/2003</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0071841</AwardID>
<Investigator>
<FirstName>Anant</FirstName>
<LastName>Agarwal</LastName>
<EmailAddress>agarwal@cag.csail.mit.edu</EmailAddress>
<StartDate>09/25/2000</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Saman</FirstName>
<LastName>Amarasinghe</LastName>
<EmailAddress>saman@mit.edu</EmailAddress>
<StartDate>09/25/2000</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Martin</FirstName>
<LastName>Rinard</LastName>
<EmailAddress>rinard@lcs.mit.edu</EmailAddress>
<StartDate>09/25/2000</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Massachusetts Institute of Technology</Name>
<CityName>Cambridge</CityName>
<ZipCode>021394301</ZipCode>
<PhoneNumber>6172531000</PhoneNumber>
<StreetAddress>77 MASSACHUSETTS AVE</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Massachusetts</StateName>
<StateCode>MA</StateCode>
</Institution>
<FoaInformation>
<Code>0000099</Code>
<Name>Other Applications NEC</Name>
</FoaInformation>
<ProgramElement>
<Code>4715</Code>
<Text>COMPUTER SYSTEMS ARCHITECTURE</Text>
</ProgramElement>
<ProgramElement>
<Code>4725</Code>
<Text>EXPERIMENTAL SYSTEMS/CADRE</Text>
</ProgramElement>
<ProgramReference>
<Code>4725</Code>
<Text>EXPERIMENTAL SYSTEMS/CADRE</Text>
</ProgramReference>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
