{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 16:46:14 2013 " "Info: Processing started: Thu Dec 19 16:46:14 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pulse_picker_div -c pulse_picker_div " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pulse_picker_div -c pulse_picker_div" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "delayflag\[1\]~19 " "Warning: Node \"delayflag\[1\]~19\"" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 43 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 43 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ENABLE " "Info: Assuming node \"ENABLE\" is an undefined clock" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENABLE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PD_CLK_IN " "Info: Assuming node \"PD_CLK_IN\" is an undefined clock" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PD_CLK_IN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ENABLE register mode register mode 136.99 MHz 7.3 ns Internal " "Info: Clock \"ENABLE\" has Internal fmax of 136.99 MHz between source register \"mode\" and destination register \"mode\" (period= 7.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.900 ns + Longest register register " "Info: + Longest register to register delay is 4.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mode 1 REG LC81 63 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC81; Fanout = 63; REG Node = 'mode'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(3.000 ns) 4.900 ns mode 2 REG LC81 63 " "Info: 2: + IC(1.900 ns) + CELL(3.000 ns) = 4.900 ns; Loc. = LC81; Fanout = 63; REG Node = 'mode'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { mode mode } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 61.22 % ) " "Info: Total cell delay = 3.000 ns ( 61.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 38.78 % ) " "Info: Total interconnect delay = 1.900 ns ( 38.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { mode mode } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.900 ns" { mode {} mode {} } { 0.000ns 1.900ns } { 0.000ns 3.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENABLE destination 2.200 ns + Shortest register " "Info: + Shortest clock path from clock \"ENABLE\" to destination register is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns ENABLE 1 CLK PIN_83 26 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_83; Fanout = 26; CLK Node = 'ENABLE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 2.200 ns mode 2 REG LC81 63 " "Info: 2: + IC(0.000 ns) + CELL(0.600 ns) = 2.200 ns; Loc. = LC81; Fanout = 63; REG Node = 'mode'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { ENABLE mode } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 100.00 % ) " "Info: Total cell delay = 2.200 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { ENABLE mode } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { ENABLE {} ENABLE~out {} mode {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENABLE source 2.200 ns - Longest register " "Info: - Longest clock path from clock \"ENABLE\" to source register is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns ENABLE 1 CLK PIN_83 26 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_83; Fanout = 26; CLK Node = 'ENABLE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 2.200 ns mode 2 REG LC81 63 " "Info: 2: + IC(0.000 ns) + CELL(0.600 ns) = 2.200 ns; Loc. = LC81; Fanout = 63; REG Node = 'mode'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { ENABLE mode } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 100.00 % ) " "Info: Total cell delay = 2.200 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { ENABLE mode } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { ENABLE {} ENABLE~out {} mode {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { ENABLE mode } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { ENABLE {} ENABLE~out {} mode {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.000 ns + " "Info: + Micro setup delay of destination is 1.000 ns" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { mode mode } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.900 ns" { mode {} mode {} } { 0.000ns 1.900ns } { 0.000ns 3.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { ENABLE mode } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { ENABLE {} ENABLE~out {} mode {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PD_CLK_IN register flagtmp register flagtmp 55.56 MHz 18.0 ns Internal " "Info: Clock \"PD_CLK_IN\" has Internal fmax of 55.56 MHz between source register \"flagtmp\" and destination register \"flagtmp\" (period= 18.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.600 ns + Longest register register " "Info: + Longest register to register delay is 15.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flagtmp 1 REG LC39 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC39; Fanout = 12; REG Node = 'flagtmp'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagtmp } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(4.000 ns) 5.400 ns delayflag\[1\]~7 2 COMB LC38 2 " "Info: 2: + IC(1.400 ns) + CELL(4.000 ns) = 5.400 ns; Loc. = LC38; Fanout = 2; COMB Node = 'delayflag\[1\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { flagtmp delayflag[1]~7 } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.400 ns) 10.800 ns delayflag\[1\]~19 3 COMB LOOP LC35 50 " "Info: 3: + IC(0.000 ns) + CELL(5.400 ns) = 10.800 ns; Loc. = LC35; Fanout = 50; COMB LOOP Node = 'delayflag\[1\]~19'" { { "Info" "ITDB_PART_OF_SCC" "delayflag\[1\]~19 LC35 " "Info: Loc. = LC35; Node \"delayflag\[1\]~19\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { delayflag[1]~19 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { delayflag[1]~19 } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { delayflag[1]~7 delayflag[1]~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(3.000 ns) 15.600 ns flagtmp 4 REG LC39 12 " "Info: 4: + IC(1.800 ns) + CELL(3.000 ns) = 15.600 ns; Loc. = LC39; Fanout = 12; REG Node = 'flagtmp'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { delayflag[1]~19 flagtmp } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.400 ns ( 79.49 % ) " "Info: Total cell delay = 12.400 ns ( 79.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 20.51 % ) " "Info: Total interconnect delay = 3.200 ns ( 20.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.600 ns" { flagtmp delayflag[1]~7 delayflag[1]~19 flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.600 ns" { flagtmp {} delayflag[1]~7 {} delayflag[1]~19 {} flagtmp {} } { 0.000ns 1.400ns 0.000ns 1.800ns } { 0.000ns 4.000ns 5.400ns 3.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PD_CLK_IN destination 4.700 ns + Shortest register " "Info: + Shortest clock path from clock \"PD_CLK_IN\" to destination register is 4.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns PD_CLK_IN 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'PD_CLK_IN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PD_CLK_IN } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(3.100 ns) 4.700 ns flagtmp 2 REG LC39 12 " "Info: 2: + IC(1.400 ns) + CELL(3.100 ns) = 4.700 ns; Loc. = LC39; Fanout = 12; REG Node = 'flagtmp'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 70.21 % ) " "Info: Total cell delay = 3.300 ns ( 70.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 29.79 % ) " "Info: Total interconnect delay = 1.400 ns ( 29.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { PD_CLK_IN {} PD_CLK_IN~out {} flagtmp {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.200ns 3.100ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PD_CLK_IN source 4.700 ns - Longest register " "Info: - Longest clock path from clock \"PD_CLK_IN\" to source register is 4.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns PD_CLK_IN 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'PD_CLK_IN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PD_CLK_IN } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(3.100 ns) 4.700 ns flagtmp 2 REG LC39 12 " "Info: 2: + IC(1.400 ns) + CELL(3.100 ns) = 4.700 ns; Loc. = LC39; Fanout = 12; REG Node = 'flagtmp'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 70.21 % ) " "Info: Total cell delay = 3.300 ns ( 70.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 29.79 % ) " "Info: Total interconnect delay = 1.400 ns ( 29.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { PD_CLK_IN {} PD_CLK_IN~out {} flagtmp {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.200ns 3.100ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { PD_CLK_IN {} PD_CLK_IN~out {} flagtmp {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.200ns 3.100ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.000 ns + " "Info: + Micro setup delay of destination is 1.000 ns" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.600 ns" { flagtmp delayflag[1]~7 delayflag[1]~19 flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.600 ns" { flagtmp {} delayflag[1]~7 {} delayflag[1]~19 {} flagtmp {} } { 0.000ns 1.400ns 0.000ns 1.800ns } { 0.000ns 4.000ns 5.400ns 3.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { PD_CLK_IN flagtmp } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { PD_CLK_IN {} PD_CLK_IN~out {} flagtmp {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.200ns 3.100ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_counter:delaytmp_rtl_2\|dffs\[5\] register lpm_counter:ratetmp_rtl_0\|dffs\[13\] 36.9 MHz 27.1 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 36.9 MHz between source register \"lpm_counter:delaytmp_rtl_2\|dffs\[5\]\" and destination register \"lpm_counter:ratetmp_rtl_0\|dffs\[13\]\" (period= 27.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.700 ns + Longest register register " "Info: + Longest register to register delay is 24.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:delaytmp_rtl_2\|dffs\[5\] 1 REG LC45 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC45; Fanout = 5; REG Node = 'lpm_counter:delaytmp_rtl_2\|dffs\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:delaytmp_rtl_2|dffs[5] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(3.700 ns) 5.100 ns LessThan0~26 2 COMB SEXP38 5 " "Info: 2: + IC(1.400 ns) + CELL(3.700 ns) = 5.100 ns; Loc. = SEXP38; Fanout = 5; COMB Node = 'LessThan0~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { lpm_counter:delaytmp_rtl_2|dffs[5] LessThan0~26 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 9.100 ns LessThan0~36 3 COMB LC34 1 " "Info: 3: + IC(0.000 ns) + CELL(4.000 ns) = 9.100 ns; Loc. = LC34; Fanout = 1; COMB Node = 'LessThan0~36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { LessThan0~26 LessThan0~36 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(4.000 ns) 14.500 ns delayflag\[1\]~7 4 COMB LC38 2 " "Info: 4: + IC(1.400 ns) + CELL(4.000 ns) = 14.500 ns; Loc. = LC38; Fanout = 2; COMB Node = 'delayflag\[1\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { LessThan0~36 delayflag[1]~7 } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.400 ns) 19.900 ns delayflag\[1\]~19 5 COMB LOOP LC35 50 " "Info: 5: + IC(0.000 ns) + CELL(5.400 ns) = 19.900 ns; Loc. = LC35; Fanout = 50; COMB LOOP Node = 'delayflag\[1\]~19'" { { "Info" "ITDB_PART_OF_SCC" "delayflag\[1\]~19 LC35 " "Info: Loc. = LC35; Node \"delayflag\[1\]~19\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { delayflag[1]~19 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { delayflag[1]~19 } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 43 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { delayflag[1]~7 delayflag[1]~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(3.000 ns) 24.700 ns lpm_counter:ratetmp_rtl_0\|dffs\[13\] 6 REG LC56 6 " "Info: 6: + IC(1.800 ns) + CELL(3.000 ns) = 24.700 ns; Loc. = LC56; Fanout = 6; REG Node = 'lpm_counter:ratetmp_rtl_0\|dffs\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { delayflag[1]~19 lpm_counter:ratetmp_rtl_0|dffs[13] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.100 ns ( 81.38 % ) " "Info: Total cell delay = 20.100 ns ( 81.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 18.62 % ) " "Info: Total interconnect delay = 4.600 ns ( 18.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "24.700 ns" { lpm_counter:delaytmp_rtl_2|dffs[5] LessThan0~26 LessThan0~36 delayflag[1]~7 delayflag[1]~19 lpm_counter:ratetmp_rtl_0|dffs[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "24.700 ns" { lpm_counter:delaytmp_rtl_2|dffs[5] {} LessThan0~26 {} LessThan0~36 {} delayflag[1]~7 {} delayflag[1]~19 {} lpm_counter:ratetmp_rtl_0|dffs[13] {} } { 0.000ns 1.400ns 0.000ns 1.400ns 0.000ns 1.800ns } { 0.000ns 3.700ns 4.000ns 4.000ns 5.400ns 3.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.200 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns CLK 1 CLK PIN_2 33 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_2; Fanout = 33; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 2.200 ns lpm_counter:ratetmp_rtl_0\|dffs\[13\] 2 REG LC56 6 " "Info: 2: + IC(0.000 ns) + CELL(0.600 ns) = 2.200 ns; Loc. = LC56; Fanout = 6; REG Node = 'lpm_counter:ratetmp_rtl_0\|dffs\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { CLK lpm_counter:ratetmp_rtl_0|dffs[13] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 100.00 % ) " "Info: Total cell delay = 2.200 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK lpm_counter:ratetmp_rtl_0|dffs[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { CLK {} CLK~out {} lpm_counter:ratetmp_rtl_0|dffs[13] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.200 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns CLK 1 CLK PIN_2 33 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_2; Fanout = 33; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 2.200 ns lpm_counter:delaytmp_rtl_2\|dffs\[5\] 2 REG LC45 5 " "Info: 2: + IC(0.000 ns) + CELL(0.600 ns) = 2.200 ns; Loc. = LC45; Fanout = 5; REG Node = 'lpm_counter:delaytmp_rtl_2\|dffs\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { CLK lpm_counter:delaytmp_rtl_2|dffs[5] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 100.00 % ) " "Info: Total cell delay = 2.200 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK lpm_counter:delaytmp_rtl_2|dffs[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { CLK {} CLK~out {} lpm_counter:delaytmp_rtl_2|dffs[5] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK lpm_counter:ratetmp_rtl_0|dffs[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { CLK {} CLK~out {} lpm_counter:ratetmp_rtl_0|dffs[13] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK lpm_counter:delaytmp_rtl_2|dffs[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { CLK {} CLK~out {} lpm_counter:delaytmp_rtl_2|dffs[5] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.000 ns + " "Info: + Micro setup delay of destination is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "24.700 ns" { lpm_counter:delaytmp_rtl_2|dffs[5] LessThan0~26 LessThan0~36 delayflag[1]~7 delayflag[1]~19 lpm_counter:ratetmp_rtl_0|dffs[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "24.700 ns" { lpm_counter:delaytmp_rtl_2|dffs[5] {} LessThan0~26 {} LessThan0~36 {} delayflag[1]~7 {} delayflag[1]~19 {} lpm_counter:ratetmp_rtl_0|dffs[13] {} } { 0.000ns 1.400ns 0.000ns 1.400ns 0.000ns 1.800ns } { 0.000ns 3.700ns 4.000ns 4.000ns 5.400ns 3.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK lpm_counter:ratetmp_rtl_0|dffs[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { CLK {} CLK~out {} lpm_counter:ratetmp_rtl_0|dffs[13] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK lpm_counter:delaytmp_rtl_2|dffs[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { CLK {} CLK~out {} lpm_counter:delaytmp_rtl_2|dffs[5] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pulsewide\[0\] RS\[1\] ENABLE 3.600 ns register " "Info: tsu for register \"pulsewide\[0\]\" (data pin = \"RS\[1\]\", clock pin = \"ENABLE\") is 3.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.800 ns + Longest pin register " "Info: + Longest pin to register delay is 4.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns RS\[1\] 1 PIN PIN_81 27 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_81; Fanout = 27; PIN Node = 'RS\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS[1] } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(3.000 ns) 4.800 ns pulsewide\[0\] 2 REG LC82 1 " "Info: 2: + IC(1.600 ns) + CELL(3.000 ns) = 4.800 ns; Loc. = LC82; Fanout = 1; REG Node = 'pulsewide\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { RS[1] pulsewide[0] } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.200 ns ( 66.67 % ) " "Info: Total cell delay = 3.200 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 33.33 % ) " "Info: Total interconnect delay = 1.600 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { RS[1] pulsewide[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.800 ns" { RS[1] {} RS[1]~out {} pulsewide[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 0.200ns 3.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.000 ns + " "Info: + Micro setup delay of destination is 1.000 ns" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENABLE destination 2.200 ns - Shortest register " "Info: - Shortest clock path from clock \"ENABLE\" to destination register is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns ENABLE 1 CLK PIN_83 26 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_83; Fanout = 26; CLK Node = 'ENABLE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 2.200 ns pulsewide\[0\] 2 REG LC82 1 " "Info: 2: + IC(0.000 ns) + CELL(0.600 ns) = 2.200 ns; Loc. = LC82; Fanout = 1; REG Node = 'pulsewide\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { ENABLE pulsewide[0] } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 100.00 % ) " "Info: Total cell delay = 2.200 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { ENABLE pulsewide[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { ENABLE {} ENABLE~out {} pulsewide[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { RS[1] pulsewide[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.800 ns" { RS[1] {} RS[1]~out {} pulsewide[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 0.200ns 3.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { ENABLE pulsewide[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { ENABLE {} ENABLE~out {} pulsewide[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK PWM_OUT tmp_c1 9.400 ns register " "Info: tco from clock \"CLK\" to destination pin \"PWM_OUT\" through register \"tmp_c1\" is 9.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.200 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns CLK 1 CLK PIN_2 33 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_2; Fanout = 33; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 2.200 ns tmp_c1 2 REG LC22 5 " "Info: 2: + IC(0.000 ns) + CELL(0.600 ns) = 2.200 ns; Loc. = LC22; Fanout = 5; REG Node = 'tmp_c1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { CLK tmp_c1 } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 100.00 % ) " "Info: Total cell delay = 2.200 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK tmp_c1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { CLK {} CLK~out {} tmp_c1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.800 ns + Longest register pin " "Info: + Longest register to pin delay is 5.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tmp_c1 1 REG LC22 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC22; Fanout = 5; REG Node = 'tmp_c1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { tmp_c1 } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(4.000 ns) 5.400 ns PWM_OUT~2 2 COMB LC17 1 " "Info: 2: + IC(1.400 ns) + CELL(4.000 ns) = 5.400 ns; Loc. = LC17; Fanout = 1; COMB Node = 'PWM_OUT~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { tmp_c1 PWM_OUT~2 } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 5.800 ns PWM_OUT 3 PIN PIN_22 0 " "Info: 3: + IC(0.000 ns) + CELL(0.400 ns) = 5.800 ns; Loc. = PIN_22; Fanout = 0; PIN Node = 'PWM_OUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { PWM_OUT~2 PWM_OUT } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.400 ns ( 75.86 % ) " "Info: Total cell delay = 4.400 ns ( 75.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 24.14 % ) " "Info: Total interconnect delay = 1.400 ns ( 24.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { tmp_c1 PWM_OUT~2 PWM_OUT } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { tmp_c1 {} PWM_OUT~2 {} PWM_OUT {} } { 0.000ns 1.400ns 0.000ns } { 0.000ns 4.000ns 0.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK tmp_c1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { CLK {} CLK~out {} tmp_c1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { tmp_c1 PWM_OUT~2 PWM_OUT } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { tmp_c1 {} PWM_OUT~2 {} PWM_OUT {} } { 0.000ns 1.400ns 0.000ns } { 0.000ns 4.000ns 0.400ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "GATE PWM_OUT 6.000 ns Longest " "Info: Longest tpd from source pin \"GATE\" to destination pin \"PWM_OUT\" is 6.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns GATE 1 PIN PIN_37 1 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_37; Fanout = 1; PIN Node = 'GATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GATE } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(4.000 ns) 5.600 ns PWM_OUT~2 2 COMB LC17 1 " "Info: 2: + IC(1.400 ns) + CELL(4.000 ns) = 5.600 ns; Loc. = LC17; Fanout = 1; COMB Node = 'PWM_OUT~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { GATE PWM_OUT~2 } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 6.000 ns PWM_OUT 3 PIN PIN_22 0 " "Info: 3: + IC(0.000 ns) + CELL(0.400 ns) = 6.000 ns; Loc. = PIN_22; Fanout = 0; PIN Node = 'PWM_OUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { PWM_OUT~2 PWM_OUT } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 76.67 % ) " "Info: Total cell delay = 4.600 ns ( 76.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 23.33 % ) " "Info: Total interconnect delay = 1.400 ns ( 23.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { GATE PWM_OUT~2 PWM_OUT } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.000 ns" { GATE {} GATE~out {} PWM_OUT~2 {} PWM_OUT {} } { 0.000ns 0.000ns 1.400ns 0.000ns } { 0.000ns 0.200ns 4.000ns 0.400ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pulsewide\[3\] DATA\[3\] ENABLE -0.700 ns register " "Info: th for register \"pulsewide\[3\]\" (data pin = \"DATA\[3\]\", clock pin = \"ENABLE\") is -0.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENABLE destination 2.200 ns + Longest register " "Info: + Longest clock path from clock \"ENABLE\" to destination register is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns ENABLE 1 CLK PIN_83 26 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_83; Fanout = 26; CLK Node = 'ENABLE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 2.200 ns pulsewide\[3\] 2 REG LC87 2 " "Info: 2: + IC(0.000 ns) + CELL(0.600 ns) = 2.200 ns; Loc. = LC87; Fanout = 2; REG Node = 'pulsewide\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { ENABLE pulsewide[3] } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 100.00 % ) " "Info: Total cell delay = 2.200 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { ENABLE pulsewide[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { ENABLE {} ENABLE~out {} pulsewide[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns DATA\[3\] 1 PIN PIN_28 7 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_28; Fanout = 7; PIN Node = 'DATA\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(3.000 ns) 4.600 ns pulsewide\[3\] 2 REG LC87 2 " "Info: 2: + IC(1.400 ns) + CELL(3.000 ns) = 4.600 ns; Loc. = LC87; Fanout = 2; REG Node = 'pulsewide\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { DATA[3] pulsewide[3] } "NODE_NAME" } } { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.200 ns ( 69.57 % ) " "Info: Total cell delay = 3.200 ns ( 69.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 30.43 % ) " "Info: Total interconnect delay = 1.400 ns ( 30.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { DATA[3] pulsewide[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { DATA[3] {} DATA[3]~out {} pulsewide[3] {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.200ns 3.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { ENABLE pulsewide[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { ENABLE {} ENABLE~out {} pulsewide[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { DATA[3] pulsewide[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { DATA[3] {} DATA[3]~out {} pulsewide[3] {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.200ns 3.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 16:46:15 2013 " "Info: Processing ended: Thu Dec 19 16:46:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
