<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://github.com/veryl-lang/veryl">Original</a>
    <h1>Veryl: A Modern Hardware Description Language</h1>
    
    <div id="readability-page-1" class="page"><div data-hpc="true"><article itemprop="text"><p dir="auto"><a href="https://veryl-lang.org" rel="nofollow"><img src="https://github.com/veryl-lang/veryl/raw/master/support/logo/veryl_wide.png" alt="Veryl"/></a></p>
<p dir="auto"><a href="https://github.com/veryl-lang/veryl/actions"><img src="https://github.com/veryl-lang/veryl/workflows/Regression/badge.svg" alt="Actions Status"/></a>
<a href="https://crates.io/crates/veryl" rel="nofollow"><img src="https://camo.githubusercontent.com/ef579aefc4b321095c6ab7d64a262b5ea42c4d7702f9728e0ee1a55632433141/68747470733a2f2f696d672e736869656c64732e696f2f6372617465732f762f766572796c2e737667" alt="Crates.io" data-canonical-src="https://img.shields.io/crates/v/veryl.svg"/></a>
<a href="https://github.com/veryl-lang/veryl/blob/master/CHANGELOG.md"><img src="https://camo.githubusercontent.com/5cadef3f690047353e160a23333842a3925b482e3ce958eb0de8ac2477391a2c/68747470733a2f2f696d672e736869656c64732e696f2f62616467652f6368616e67656c6f672d76302e382e312d677265656e2e737667" alt="Changelog" data-canonical-src="https://img.shields.io/badge/changelog-v0.8.1-green.svg"/></a></p>
<p dir="auto">Veryl is a modern hardware description language.</p>
<p dir="auto">This project is under the exploration phase of language design.
If you have any idea, please open <a href="https://github.com/veryl-lang/veryl/issues">Issue</a>.</p>
<ul dir="auto">
<li><a href="https://doc.veryl-lang.org/book" rel="nofollow">Document</a>
<ul dir="auto">
<li><a href="https://doc.veryl-lang.org/book/ja" rel="nofollow">日本語</a></li>
</ul>
</li>
<li><a href="https://doc.veryl-lang.org/playground" rel="nofollow">PlayGround</a></li>
</ul>
<div dir="auto"><h2 tabindex="-1" dir="auto">Documentation quick links</h2><a id="user-content-documentation-quick-links" aria-label="Permalink: Documentation quick links" href="#documentation-quick-links"><svg viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<ul dir="auto">
<li><a href="#concepts">Concepts</a></li>
<li><a href="#example">Example</a></li>
<li><a href="#installation">Installation</a></li>
<li><a href="#usage">Usage</a></li>
<li><a href="#license">License</a></li>
<li><a href="#contribution">Contribution</a></li>
</ul>

<p dir="auto">Veryl is designed as a &#34;SystemVerilog Alternative&#34;.
There are some design concepts.</p>
<ul dir="auto">
<li>Simplified syntax
<ul dir="auto">
<li>Based on SystemVerilog / Rust</li>
<li>Removed traditional Verilog syntax</li>
</ul>
</li>
<li>Transpiler to SystemVerilog
<ul dir="auto">
<li>Human readable SystemVerilog code generation</li>
<li>Interoperability with SystemVerilog</li>
</ul>
</li>
<li>Integrated tools
<ul dir="auto">
<li>Formatter / Linter</li>
<li>VSCode, vim/neovim integration</li>
<li>Package management based on git</li>
</ul>
</li>
</ul>

<div data-snippet-clipboard-copy-content="// module definition
module ModuleA #(
    parameter  ParamA: u32 = 10,
    localparam ParamB: u32 = 10, // trailing comma is allowed
) (
    i_clk : input  logic,
    i_rst : input  logic,
    i_sel : input  logic,
    i_data: input  logic&lt;ParamA&gt; [2], // `[]` means unpacked array in SystemVerilog
    o_data: output logic&lt;ParamA&gt;    , // `&lt;&gt;` means packed array in SystemVerilog
) {
    // localparam declaration
    //   `parameter` is not allowed in module
    localparam ParamC: u32 = 10;

    // variable declaration
    var r_data0: logic&lt;ParamA&gt;;
    var r_data1: logic&lt;ParamA&gt;;

    // always_ff statement with reset
    //   `always_ff` can take a mandatory clock and a optional reset
    //   `if_reset` means `if (i_rst)`. This conceals reset porality
    //   `()` of `if` is not required
    //   `=` in `always_ff` is non-blocking assignment
    always_ff (i_clk, i_rst) {
        if_reset {
            r_data0 = 0;
        } else if i_sel {
            r_data0 = i_data[0];
        } else {
            r_data0 = i_data[1];
        }
    }

    // always_ff statement without reset
    always_ff (i_clk) {
        r_data1 = r_data0;
    }

    assign o_data = r_data1;
}"><pre><code>// module definition
module ModuleA #(
    parameter  ParamA: u32 = 10,
    localparam ParamB: u32 = 10, // trailing comma is allowed
) (
    i_clk : input  logic,
    i_rst : input  logic,
    i_sel : input  logic,
    i_data: input  logic&lt;ParamA&gt; [2], // `[]` means unpacked array in SystemVerilog
    o_data: output logic&lt;ParamA&gt;    , // `&lt;&gt;` means packed array in SystemVerilog
) {
    // localparam declaration
    //   `parameter` is not allowed in module
    localparam ParamC: u32 = 10;

    // variable declaration
    var r_data0: logic&lt;ParamA&gt;;
    var r_data1: logic&lt;ParamA&gt;;

    // always_ff statement with reset
    //   `always_ff` can take a mandatory clock and a optional reset
    //   `if_reset` means `if (i_rst)`. This conceals reset porality
    //   `()` of `if` is not required
    //   `=` in `always_ff` is non-blocking assignment
    always_ff (i_clk, i_rst) {
        if_reset {
            r_data0 = 0;
        } else if i_sel {
            r_data0 = i_data[0];
        } else {
            r_data0 = i_data[1];
        }
    }

    // always_ff statement without reset
    always_ff (i_clk) {
        r_data1 = r_data0;
    }

    assign o_data = r_data1;
}
</code></pre></div>

<p dir="auto">See <a href="https://doc.veryl-lang.org/book/02_getting_started/01_installation.html" rel="nofollow">Document</a>.</p>

<div data-snippet-clipboard-copy-content="// Create a new project
veryl new [project name]

// Create a new project in an existing directory
veryl init [path]

// Format the current project
veryl fmt

// Analyze the current project
veryl check

// Build target codes corresponding to the current project
veryl build

// Build the document corresponding to the current project
veryl doc"><pre><code>// Create a new project
veryl new [project name]

// Create a new project in an existing directory
veryl init [path]

// Format the current project
veryl fmt

// Analyze the current project
veryl check

// Build target codes corresponding to the current project
veryl build

// Build the document corresponding to the current project
veryl doc
</code></pre></div>
<p dir="auto">For detailed information, see <a href="https://doc.veryl-lang.org/book" rel="nofollow">Document</a>.</p>

<p dir="auto">Licensed under either of</p>
<ul dir="auto">
<li>Apache License, Version 2.0, (<a href="https://github.com/veryl-lang/veryl/blob/master/LICENSE-APACHE">LICENSE-APACHE</a> or <a href="http://www.apache.org/licenses/LICENSE-2.0" rel="nofollow">http://www.apache.org/licenses/LICENSE-2.0</a>)</li>
<li>MIT license (<a href="https://github.com/veryl-lang/veryl/blob/master/LICENSE-MIT">LICENSE-MIT</a> or <a href="http://opensource.org/licenses/MIT" rel="nofollow">http://opensource.org/licenses/MIT</a>)</li>
</ul>
<p dir="auto">at your option.</p>

<p dir="auto">Unless you explicitly state otherwise, any contribution intentionally
submitted for inclusion in the work by you, as defined in the Apache-2.0
license, shall be dual licensed as above, without any additional terms or
conditions.</p>
</article></div></div>
  </body>
</html>
