Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May 13 22:39:41 2024
| Host         : Petrichor running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          2           
TIMING-17  Critical Warning  Non-clocked sequential cell    35          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (10)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: CLK_GEN/led_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.277        0.000                      0                 4242        0.034        0.000                      0                 4242        3.000        0.000                       0                  1201  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.500        0.000                      0                  191        0.238        0.000                      0                  191        3.000        0.000                       0                    91  
  clkfbout                                                                                                                                                      8.408        0.000                       0                     3  
  clkout2          37.402        0.000                      0                   20        0.301        0.000                      0                   20       19.500        0.000                       0                    22  
  clkout3          32.046        0.000                      0                 3151        0.069        0.000                      0                 3151       48.870        0.000                       0                  1085  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin         6.623        0.000                      0                   17        0.190        0.000                      0                   17  
sys_clk_pin   clkout3             5.277        0.000                      0                   11        0.242        0.000                      0                   11  
clkout2       clkout3            17.428        0.000                      0                    2        0.433        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 90.263        0.000                      0                  864        0.034        0.000                      0                  864  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clkfbout                    
(none)        clkout2                     
(none)        clkout3                     
(none)        sys_clk_pin                 
(none)                      clkout2       
(none)                      clkout3       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.589ns (18.925%)  route 2.523ns (81.075%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.377     4.587    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.379     4.966 f  CLK_GEN/led_counter_reg[30]/Q
                         net (fo=2, routed)           0.713     5.679    CLK_GEN/led_counter[30]
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.105     5.784 r  CLK_GEN/led_counter[31]_i_8/O
                         net (fo=1, routed)           0.888     6.672    CLK_GEN/led_counter[31]_i_8_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.105     6.777 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.922     7.700    CLK_GEN/led_clk_0
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.264    14.316    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[29]/C
                         clock pessimism              0.272    14.587    
                         clock uncertainty           -0.035    14.552    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.352    14.200    CLK_GEN/led_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.200    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  6.500    

Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.589ns (18.925%)  route 2.523ns (81.075%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.377     4.587    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.379     4.966 f  CLK_GEN/led_counter_reg[30]/Q
                         net (fo=2, routed)           0.713     5.679    CLK_GEN/led_counter[30]
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.105     5.784 r  CLK_GEN/led_counter[31]_i_8/O
                         net (fo=1, routed)           0.888     6.672    CLK_GEN/led_counter[31]_i_8_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.105     6.777 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.922     7.700    CLK_GEN/led_clk_0
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.264    14.316    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
                         clock pessimism              0.272    14.587    
                         clock uncertainty           -0.035    14.552    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.352    14.200    CLK_GEN/led_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.200    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  6.500    

Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.589ns (18.925%)  route 2.523ns (81.075%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.377     4.587    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.379     4.966 f  CLK_GEN/led_counter_reg[30]/Q
                         net (fo=2, routed)           0.713     5.679    CLK_GEN/led_counter[30]
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.105     5.784 r  CLK_GEN/led_counter[31]_i_8/O
                         net (fo=1, routed)           0.888     6.672    CLK_GEN/led_counter[31]_i_8_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.105     6.777 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.922     7.700    CLK_GEN/led_clk_0
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.264    14.316    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[31]/C
                         clock pessimism              0.272    14.587    
                         clock uncertainty           -0.035    14.552    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.352    14.200    CLK_GEN/led_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.200    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  6.500    

Slack (MET) :             6.581ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.589ns (19.608%)  route 2.415ns (80.392%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.377     4.587    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.379     4.966 f  CLK_GEN/led_counter_reg[30]/Q
                         net (fo=2, routed)           0.713     5.679    CLK_GEN/led_counter[30]
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.105     5.784 r  CLK_GEN/led_counter[31]_i_8/O
                         net (fo=1, routed)           0.888     6.672    CLK_GEN/led_counter[31]_i_8_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.105     6.777 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.814     7.591    CLK_GEN/led_clk_0
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.264    14.316    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.352    14.172    CLK_GEN/led_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  6.581    

Slack (MET) :             6.581ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.589ns (19.608%)  route 2.415ns (80.392%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.377     4.587    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.379     4.966 f  CLK_GEN/led_counter_reg[30]/Q
                         net (fo=2, routed)           0.713     5.679    CLK_GEN/led_counter[30]
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.105     5.784 r  CLK_GEN/led_counter[31]_i_8/O
                         net (fo=1, routed)           0.888     6.672    CLK_GEN/led_counter[31]_i_8_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.105     6.777 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.814     7.591    CLK_GEN/led_clk_0
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.264    14.316    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[26]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.352    14.172    CLK_GEN/led_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  6.581    

Slack (MET) :             6.581ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.589ns (19.608%)  route 2.415ns (80.392%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.377     4.587    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.379     4.966 f  CLK_GEN/led_counter_reg[30]/Q
                         net (fo=2, routed)           0.713     5.679    CLK_GEN/led_counter[30]
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.105     5.784 r  CLK_GEN/led_counter[31]_i_8/O
                         net (fo=1, routed)           0.888     6.672    CLK_GEN/led_counter[31]_i_8_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.105     6.777 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.814     7.591    CLK_GEN/led_clk_0
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.264    14.316    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[27]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.352    14.172    CLK_GEN/led_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  6.581    

Slack (MET) :             6.581ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.589ns (19.608%)  route 2.415ns (80.392%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.377     4.587    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.379     4.966 f  CLK_GEN/led_counter_reg[30]/Q
                         net (fo=2, routed)           0.713     5.679    CLK_GEN/led_counter[30]
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.105     5.784 r  CLK_GEN/led_counter[31]_i_8/O
                         net (fo=1, routed)           0.888     6.672    CLK_GEN/led_counter[31]_i_8_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.105     6.777 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.814     7.591    CLK_GEN/led_clk_0
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.264    14.316    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.352    14.172    CLK_GEN/led_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  6.581    

Slack (MET) :             6.698ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.589ns (20.404%)  route 2.298ns (79.596%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.377     4.587    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.379     4.966 f  CLK_GEN/led_counter_reg[30]/Q
                         net (fo=2, routed)           0.713     5.679    CLK_GEN/led_counter[30]
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.105     5.784 r  CLK_GEN/led_counter[31]_i_8/O
                         net (fo=1, routed)           0.888     6.672    CLK_GEN/led_counter[31]_i_8_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.105     6.777 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.697     7.474    CLK_GEN/led_clk_0
    SLICE_X51Y97         FDRE                                         r  CLK_GEN/led_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.264    14.316    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  CLK_GEN/led_counter_reg[21]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.352    14.172    CLK_GEN/led_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  6.698    

Slack (MET) :             6.698ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.589ns (20.404%)  route 2.298ns (79.596%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.377     4.587    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.379     4.966 f  CLK_GEN/led_counter_reg[30]/Q
                         net (fo=2, routed)           0.713     5.679    CLK_GEN/led_counter[30]
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.105     5.784 r  CLK_GEN/led_counter[31]_i_8/O
                         net (fo=1, routed)           0.888     6.672    CLK_GEN/led_counter[31]_i_8_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.105     6.777 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.697     7.474    CLK_GEN/led_clk_0
    SLICE_X51Y97         FDRE                                         r  CLK_GEN/led_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.264    14.316    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.352    14.172    CLK_GEN/led_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  6.698    

Slack (MET) :             6.698ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.589ns (20.404%)  route 2.298ns (79.596%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.377     4.587    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.379     4.966 f  CLK_GEN/led_counter_reg[30]/Q
                         net (fo=2, routed)           0.713     5.679    CLK_GEN/led_counter[30]
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.105     5.784 r  CLK_GEN/led_counter[31]_i_8/O
                         net (fo=1, routed)           0.888     6.672    CLK_GEN/led_counter[31]_i_8_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.105     6.777 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.697     7.474    CLK_GEN/led_clk_0
    SLICE_X51Y97         FDRE                                         r  CLK_GEN/led_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.264    14.316    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.352    14.172    CLK_GEN/led_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  6.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.859%)  route 0.186ns (47.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y54          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  uart_tx_ctrl/bitIndex_reg[0]/Q
                         net (fo=5, routed)           0.186     1.845    uart_tx_ctrl/bitIndex_reg[0]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.890 r  uart_tx_ctrl/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.890    uart_tx_ctrl/txBit_i_3_n_0
    SLICE_X10Y55         FDSE                                         r  uart_tx_ctrl/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y55         FDSE                                         r  uart_tx_ctrl/txBit_reg/C
                         clock pessimism             -0.479     1.531    
    SLICE_X10Y55         FDSE (Hold_fdse_C_D)         0.120     1.651    uart_tx_ctrl/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.281%)  route 0.167ns (47.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.167     1.802    uart_tx_ctrl/txState[0]
    SLICE_X9Y56          LUT3 (Prop_lut3_I2_O)        0.042     1.844 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    uart_tx_ctrl/FSM_sequential_txState[1]_i_1_n_0
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X9Y56          FDRE (Hold_fdre_C_D)         0.107     1.601    uart_tx_ctrl/FSM_sequential_txState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.314%)  route 0.174ns (45.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  CLK_GEN/led_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  CLK_GEN/led_counter_reg[0]/Q
                         net (fo=3, routed)           0.174     1.821    CLK_GEN/led_counter[0]
    SLICE_X50Y92         LUT1 (Prop_lut1_I0_O)        0.043     1.864 r  CLK_GEN/led_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    CLK_GEN/p_1_in[0]
    SLICE_X50Y92         FDRE                                         r  CLK_GEN/led_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  CLK_GEN/led_counter_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.133     1.616    CLK_GEN/led_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.574     1.493    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y57         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  uart_tx_ctrl/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.115     1.749    uart_tx_ctrl/bitTmr_reg[11]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  uart_tx_ctrl/bitTmr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    uart_tx_ctrl/bitTmr_reg[8]_i_1_n_4
    SLICE_X11Y57         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.845     2.010    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y57         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X11Y57         FDRE (Hold_fdre_C_D)         0.105     1.598    uart_tx_ctrl/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[12]/Q
                         net (fo=2, routed)           0.115     1.740    CLK_GEN/led_counter[12]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  CLK_GEN/led_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    CLK_GEN/p_1_in[12]
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    CLK_GEN/led_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.115     1.740    CLK_GEN/led_counter[16]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  CLK_GEN/led_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    CLK_GEN/p_1_in[16]
    SLICE_X51Y95         FDRE                                         r  CLK_GEN/led_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    CLK_GEN/led_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y56         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.115     1.750    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  uart_tx_ctrl/bitTmr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    uart_tx_ctrl/bitTmr_reg[4]_i_1_n_4
    SLICE_X11Y56         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y56         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X11Y56         FDRE (Hold_fdre_C_D)         0.105     1.599    uart_tx_ctrl/bitTmr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CLK_GEN/led_counter_reg[24]/Q
                         net (fo=2, routed)           0.115     1.741    CLK_GEN/led_counter[24]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  CLK_GEN/led_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    CLK_GEN/p_1_in[24]
    SLICE_X51Y97         FDRE                                         r  CLK_GEN/led_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.836     2.001    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105     1.590    CLK_GEN/led_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CLK_GEN/led_counter_reg[28]/Q
                         net (fo=2, routed)           0.115     1.741    CLK_GEN/led_counter[28]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  CLK_GEN/led_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    CLK_GEN/p_1_in[28]
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.836     2.001    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105     1.590    CLK_GEN/led_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y55         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  uart_tx_ctrl/bitTmr_reg[3]/Q
                         net (fo=2, routed)           0.117     1.752    uart_tx_ctrl/bitTmr_reg[3]
    SLICE_X11Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  uart_tx_ctrl/bitTmr_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.860    uart_tx_ctrl/bitTmr_reg[0]_i_2_n_4
    SLICE_X11Y55         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y55         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X11Y55         FDRE (Hold_fdre_C_D)         0.105     1.599    uart_tx_ctrl/bitTmr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y96     CLK_GEN/led_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y92     CLK_GEN/led_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y94     CLK_GEN/led_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y94     CLK_GEN/led_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y94     CLK_GEN/led_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y95     CLK_GEN/led_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y95     CLK_GEN/led_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y95     CLK_GEN/led_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y92     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y92     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y94     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y94     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y94     CLK_GEN/led_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y94     CLK_GEN/led_counter_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y92     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y92     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y94     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y94     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y94     CLK_GEN/led_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y94     CLK_GEN/led_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y5    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       37.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.402ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.385ns (54.504%)  route 1.156ns (45.496%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 44.386 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/CLK_OUT3
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.148     6.180    BTN_SCAN/p_0_in
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.105     6.285 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.285    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.725 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.725    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.823 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.823    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.921 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.929    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.194 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.194    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.332    44.386    BTN_SCAN/CLK_OUT3
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism              0.243    44.628    
                         clock uncertainty           -0.091    44.537    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.059    44.596    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         44.596    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                 37.402    

Slack (MET) :             37.407ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 1.380ns (54.414%)  route 1.156ns (45.586%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 44.386 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/CLK_OUT3
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.148     6.180    BTN_SCAN/p_0_in
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.105     6.285 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.285    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.725 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.725    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.823 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.823    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.921 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.929    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.189 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.189    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.332    44.386    BTN_SCAN/CLK_OUT3
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism              0.243    44.628    
                         clock uncertainty           -0.091    44.537    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.059    44.596    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         44.596    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 37.407    

Slack (MET) :             37.413ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 1.399ns (54.753%)  route 1.156ns (45.247%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 44.387 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/CLK_OUT3
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.148     6.180    BTN_SCAN/p_0_in
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.105     6.285 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.285    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.725 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.725    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.823 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.823    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.921 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.929    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.027 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.027    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.208 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.208    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.333    44.387    BTN_SCAN/CLK_OUT3
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism              0.267    44.653    
                         clock uncertainty           -0.091    44.562    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.059    44.621    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         44.621    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                 37.413    

Slack (MET) :             37.449ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 1.350ns (53.869%)  route 1.156ns (46.131%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 44.387 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/CLK_OUT3
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.148     6.180    BTN_SCAN/p_0_in
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.105     6.285 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.285    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.725 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.725    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.823 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.823    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.921 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.929    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.027 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.027    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     7.159 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     7.159    BTN_SCAN/clk_count_reg[16]_i_1_n_2
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.333    44.387    BTN_SCAN/CLK_OUT3
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism              0.267    44.653    
                         clock uncertainty           -0.091    44.562    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.046    44.608    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         44.608    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                 37.449    

Slack (MET) :             37.467ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 1.320ns (53.310%)  route 1.156ns (46.690%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 44.386 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/CLK_OUT3
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.148     6.180    BTN_SCAN/p_0_in
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.105     6.285 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.285    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.725 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.725    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.823 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.823    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.921 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.929    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.129 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.129    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.332    44.386    BTN_SCAN/CLK_OUT3
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism              0.243    44.628    
                         clock uncertainty           -0.091    44.537    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.059    44.596    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         44.596    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                 37.467    

Slack (MET) :             37.486ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.301ns (52.949%)  route 1.156ns (47.051%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 44.386 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/CLK_OUT3
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.148     6.180    BTN_SCAN/p_0_in
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.105     6.285 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.285    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.725 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.725    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.823 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.823    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.921 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.929    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.110 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.110    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.332    44.386    BTN_SCAN/CLK_OUT3
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.243    44.628    
                         clock uncertainty           -0.091    44.537    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.059    44.596    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         44.596    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                 37.486    

Slack (MET) :             37.491ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 1.287ns (52.853%)  route 1.148ns (47.147%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 44.386 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/CLK_OUT3
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.148     6.180    BTN_SCAN/p_0_in
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.105     6.285 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.285    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.725 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.725    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.823 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.823    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.088 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.088    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.332    44.386    BTN_SCAN/CLK_OUT3
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism              0.226    44.611    
                         clock uncertainty           -0.091    44.520    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.059    44.579    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         44.579    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                 37.491    

Slack (MET) :             37.496ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 1.282ns (52.756%)  route 1.148ns (47.244%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 44.386 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/CLK_OUT3
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.148     6.180    BTN_SCAN/p_0_in
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.105     6.285 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.285    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.725 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.725    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.823 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.823    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.083 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.083    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.332    44.386    BTN_SCAN/CLK_OUT3
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism              0.226    44.611    
                         clock uncertainty           -0.091    44.520    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.059    44.579    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         44.579    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 37.496    

Slack (MET) :             37.556ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 1.222ns (51.560%)  route 1.148ns (48.440%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 44.386 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/CLK_OUT3
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.148     6.180    BTN_SCAN/p_0_in
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.105     6.285 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.285    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.725 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.725    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.823 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.823    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.023 r  BTN_SCAN/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.023    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.332    44.386    BTN_SCAN/CLK_OUT3
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/C
                         clock pessimism              0.226    44.611    
                         clock uncertainty           -0.091    44.520    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.059    44.579    BTN_SCAN/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         44.579    
                         arrival time                          -7.023    
  -------------------------------------------------------------------
                         slack                                 37.556    

Slack (MET) :             37.575ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 1.203ns (51.169%)  route 1.148ns (48.831%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 44.386 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/CLK_OUT3
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.148     6.180    BTN_SCAN/p_0_in
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.105     6.285 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.285    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.725 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.725    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.823 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.823    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.004 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.004    BTN_SCAN/clk_count_reg[8]_i_1_n_7
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.332    44.386    BTN_SCAN/CLK_OUT3
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism              0.226    44.611    
                         clock uncertainty           -0.091    44.520    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.059    44.579    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         44.579    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                 37.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.252ns (60.277%)  route 0.166ns (39.723%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.590     1.511    BTN_SCAN/CLK_OUT3
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.166     1.818    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.045     1.863 r  BTN_SCAN/clk_count[12]_i_3/O
                         net (fo=1, routed)           0.000     1.863    BTN_SCAN/clk_count[12]_i_3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.929 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.929    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.859     2.026    BTN_SCAN/CLK_OUT3
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.628    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.463%)  route 0.170ns (40.537%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.590     1.511    BTN_SCAN/CLK_OUT3
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.170     1.822    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.045     1.867 r  BTN_SCAN/clk_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.867    BTN_SCAN/clk_count[12]_i_2_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.930 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.930    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.859     2.026    BTN_SCAN/CLK_OUT3
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.628    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.589     1.510    BTN_SCAN/CLK_OUT3
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.160     1.811    BTN_SCAN/clk_count_reg_n_0_[11]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.045     1.856 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.856    BTN_SCAN/clk_count[8]_i_2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.919 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.919    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.859     2.026    BTN_SCAN/CLK_OUT3
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/CLK_OUT3
    SLICE_X0Y72          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/clk_count_reg[3]/Q
                         net (fo=1, routed)           0.160     1.814    BTN_SCAN/clk_count_reg_n_0_[3]
    SLICE_X0Y72          LUT2 (Prop_lut2_I0_O)        0.045     1.859 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.859    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.922 r  BTN_SCAN/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    BTN_SCAN/clk_count_reg[0]_i_1_n_4
    SLICE_X0Y72          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.862     2.029    BTN_SCAN/CLK_OUT3
    SLICE_X0Y72          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.590     1.511    BTN_SCAN/CLK_OUT3
    SLICE_X0Y73          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.160     1.812    BTN_SCAN/clk_count_reg_n_0_[7]
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.045     1.857 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.857    BTN_SCAN/clk_count[4]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.920 r  BTN_SCAN/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    BTN_SCAN/clk_count_reg[4]_i_1_n_4
    SLICE_X0Y73          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.860     2.027    BTN_SCAN/CLK_OUT3
    SLICE_X0Y73          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    BTN_SCAN/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/CLK_OUT3
    SLICE_X0Y72          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  BTN_SCAN/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.166     1.820    BTN_SCAN/clk_count_reg_n_0_[0]
    SLICE_X0Y72          LUT2 (Prop_lut2_I0_O)        0.045     1.865 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.865    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.935 r  BTN_SCAN/clk_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    BTN_SCAN/clk_count_reg[0]_i_1_n_7
    SLICE_X0Y72          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.862     2.029    BTN_SCAN/CLK_OUT3
    SLICE_X0Y72          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.589     1.510    BTN_SCAN/CLK_OUT3
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  BTN_SCAN/clk_count_reg[12]/Q
                         net (fo=1, routed)           0.166     1.817    BTN_SCAN/clk_count_reg_n_0_[12]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045     1.862 r  BTN_SCAN/clk_count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.862    BTN_SCAN/clk_count[12]_i_5_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.932 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.932    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.859     2.026    BTN_SCAN/CLK_OUT3
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.590     1.511    BTN_SCAN/CLK_OUT3
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BTN_SCAN/clk_count_reg[16]/Q
                         net (fo=1, routed)           0.166     1.818    BTN_SCAN/clk_count_reg_n_0_[16]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.045     1.863 r  BTN_SCAN/clk_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.863    BTN_SCAN/clk_count[16]_i_2_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.933 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.860     2.027    BTN_SCAN/CLK_OUT3
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.590     1.511    BTN_SCAN/CLK_OUT3
    SLICE_X0Y73          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BTN_SCAN/clk_count_reg[4]/Q
                         net (fo=1, routed)           0.166     1.818    BTN_SCAN/clk_count_reg_n_0_[4]
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.045     1.863 r  BTN_SCAN/clk_count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.863    BTN_SCAN/clk_count[4]_i_5_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.933 r  BTN_SCAN/clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    BTN_SCAN/clk_count_reg[4]_i_1_n_7
    SLICE_X0Y73          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.860     2.027    BTN_SCAN/CLK_OUT3
    SLICE_X0Y73          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    BTN_SCAN/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.589     1.510    BTN_SCAN/CLK_OUT3
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  BTN_SCAN/clk_count_reg[8]/Q
                         net (fo=1, routed)           0.166     1.817    BTN_SCAN/clk_count_reg_n_0_[8]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.045     1.862 r  BTN_SCAN/clk_count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.862    BTN_SCAN/clk_count[8]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.932 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.932    BTN_SCAN/clk_count_reg[8]_i_1_n_7
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.859     2.026    BTN_SCAN/CLK_OUT3
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y4    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y72      BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y74      BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y74      BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y75      BTN_SCAN/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y75      BTN_SCAN/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y75      BTN_SCAN/clk_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y75      BTN_SCAN/clk_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y76      BTN_SCAN/clk_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y72      BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y72      BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y72      BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y72      BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       32.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.046ns  (required time - arrival time)
  Source:                 core/core/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        16.718ns  (logic 1.684ns (10.073%)  route 15.034ns (89.927%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 56.604 - 50.000 ) 
    Source Clock Delay      (SCD):    7.290ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.576     5.837    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.918 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.372     7.290    core/core/CLK
    SLICE_X39Y65         FDCE                                         r  core/core/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     7.669 r  core/core/pc_reg[6]/Q
                         net (fo=129, routed)         2.659    10.328    core/core/Comparator/Q[4]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.105    10.433 r  core/core/Comparator/Hexs[31]_i_11/O
                         net (fo=45, routed)          3.650    14.083    core/core/RegFile/Hexs_reg[0]_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.105    14.188 f  core/core/RegFile/e_carry_i_15/O
                         net (fo=120, routed)         2.343    16.531    core/core/RegFile/ALU_src2__92[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.124    16.655 f  core/core/RegFile/data_reg_0_255_0_0_i_146/O
                         net (fo=39, routed)          0.889    17.544    core/core/RegFile/data_reg_0_255_0_0_i_146_n_0
    SLICE_X32Y83         LUT2 (Prop_lut2_I1_O)        0.281    17.825 r  core/core/RegFile/data_reg_0_255_0_0_i_154/O
                         net (fo=2, routed)           0.803    18.629    core/core/RegFile/data_reg_0_255_0_0_i_154_n_0
    SLICE_X28Y82         LUT4 (Prop_lut4_I2_O)        0.267    18.896 r  core/core/RegFile/data_reg_0_255_0_0_i_92/O
                         net (fo=2, routed)           0.818    19.713    core/core/RegFile/data_reg_0_255_0_0_i_92_n_0
    SLICE_X30Y79         LUT5 (Prop_lut5_I0_O)        0.105    19.818 r  core/core/RegFile/data_reg_0_255_0_0_i_37/O
                         net (fo=2, routed)           0.408    20.226    core/core/RegFile/data_reg_0_255_0_0_i_37_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I5_O)        0.105    20.331 r  core/core/RegFile/data_reg_0_255_0_0_i_7/O
                         net (fo=133, routed)         1.034    21.366    core/core/RegFile/pc_reg[5]_2
    SLICE_X35Y74         LUT6 (Prop_lut6_I4_O)        0.105    21.471 r  core/core/RegFile/data_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.482    21.952    core/core/RegFile/data_reg_0_255_0_0_i_13_n_0
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.108    22.060 r  core/core/RegFile/data_reg_0_255_0_0_i_2/O
                         net (fo=128, routed)         1.947    24.007    core/mem/d_mem/data_reg_0_255_7_7/WE
    SLICE_X46Y63         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/data_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.412    55.268    CLK_GEN_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.345 r  data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.260    56.604    core/mem/d_mem/data_reg_0_255_7_7/WCLK
    SLICE_X46Y63         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_A/CLK
                         clock pessimism              0.160    56.764    
                         clock uncertainty           -0.106    56.658    
    SLICE_X46Y63         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605    56.053    core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         56.053    
                         arrival time                         -24.007    
  -------------------------------------------------------------------
                         slack                                 32.046    

Slack (MET) :             32.046ns  (required time - arrival time)
  Source:                 core/core/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        16.718ns  (logic 1.684ns (10.073%)  route 15.034ns (89.927%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 56.604 - 50.000 ) 
    Source Clock Delay      (SCD):    7.290ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.576     5.837    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.918 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.372     7.290    core/core/CLK
    SLICE_X39Y65         FDCE                                         r  core/core/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     7.669 r  core/core/pc_reg[6]/Q
                         net (fo=129, routed)         2.659    10.328    core/core/Comparator/Q[4]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.105    10.433 r  core/core/Comparator/Hexs[31]_i_11/O
                         net (fo=45, routed)          3.650    14.083    core/core/RegFile/Hexs_reg[0]_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.105    14.188 f  core/core/RegFile/e_carry_i_15/O
                         net (fo=120, routed)         2.343    16.531    core/core/RegFile/ALU_src2__92[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.124    16.655 f  core/core/RegFile/data_reg_0_255_0_0_i_146/O
                         net (fo=39, routed)          0.889    17.544    core/core/RegFile/data_reg_0_255_0_0_i_146_n_0
    SLICE_X32Y83         LUT2 (Prop_lut2_I1_O)        0.281    17.825 r  core/core/RegFile/data_reg_0_255_0_0_i_154/O
                         net (fo=2, routed)           0.803    18.629    core/core/RegFile/data_reg_0_255_0_0_i_154_n_0
    SLICE_X28Y82         LUT4 (Prop_lut4_I2_O)        0.267    18.896 r  core/core/RegFile/data_reg_0_255_0_0_i_92/O
                         net (fo=2, routed)           0.818    19.713    core/core/RegFile/data_reg_0_255_0_0_i_92_n_0
    SLICE_X30Y79         LUT5 (Prop_lut5_I0_O)        0.105    19.818 r  core/core/RegFile/data_reg_0_255_0_0_i_37/O
                         net (fo=2, routed)           0.408    20.226    core/core/RegFile/data_reg_0_255_0_0_i_37_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I5_O)        0.105    20.331 r  core/core/RegFile/data_reg_0_255_0_0_i_7/O
                         net (fo=133, routed)         1.034    21.366    core/core/RegFile/pc_reg[5]_2
    SLICE_X35Y74         LUT6 (Prop_lut6_I4_O)        0.105    21.471 r  core/core/RegFile/data_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.482    21.952    core/core/RegFile/data_reg_0_255_0_0_i_13_n_0
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.108    22.060 r  core/core/RegFile/data_reg_0_255_0_0_i_2/O
                         net (fo=128, routed)         1.947    24.007    core/mem/d_mem/data_reg_0_255_7_7/WE
    SLICE_X46Y63         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/data_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.412    55.268    CLK_GEN_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.345 r  data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.260    56.604    core/mem/d_mem/data_reg_0_255_7_7/WCLK
    SLICE_X46Y63         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_B/CLK
                         clock pessimism              0.160    56.764    
                         clock uncertainty           -0.106    56.658    
    SLICE_X46Y63         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605    56.053    core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         56.053    
                         arrival time                         -24.007    
  -------------------------------------------------------------------
                         slack                                 32.046    

Slack (MET) :             32.046ns  (required time - arrival time)
  Source:                 core/core/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        16.718ns  (logic 1.684ns (10.073%)  route 15.034ns (89.927%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 56.604 - 50.000 ) 
    Source Clock Delay      (SCD):    7.290ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.576     5.837    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.918 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.372     7.290    core/core/CLK
    SLICE_X39Y65         FDCE                                         r  core/core/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     7.669 r  core/core/pc_reg[6]/Q
                         net (fo=129, routed)         2.659    10.328    core/core/Comparator/Q[4]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.105    10.433 r  core/core/Comparator/Hexs[31]_i_11/O
                         net (fo=45, routed)          3.650    14.083    core/core/RegFile/Hexs_reg[0]_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.105    14.188 f  core/core/RegFile/e_carry_i_15/O
                         net (fo=120, routed)         2.343    16.531    core/core/RegFile/ALU_src2__92[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.124    16.655 f  core/core/RegFile/data_reg_0_255_0_0_i_146/O
                         net (fo=39, routed)          0.889    17.544    core/core/RegFile/data_reg_0_255_0_0_i_146_n_0
    SLICE_X32Y83         LUT2 (Prop_lut2_I1_O)        0.281    17.825 r  core/core/RegFile/data_reg_0_255_0_0_i_154/O
                         net (fo=2, routed)           0.803    18.629    core/core/RegFile/data_reg_0_255_0_0_i_154_n_0
    SLICE_X28Y82         LUT4 (Prop_lut4_I2_O)        0.267    18.896 r  core/core/RegFile/data_reg_0_255_0_0_i_92/O
                         net (fo=2, routed)           0.818    19.713    core/core/RegFile/data_reg_0_255_0_0_i_92_n_0
    SLICE_X30Y79         LUT5 (Prop_lut5_I0_O)        0.105    19.818 r  core/core/RegFile/data_reg_0_255_0_0_i_37/O
                         net (fo=2, routed)           0.408    20.226    core/core/RegFile/data_reg_0_255_0_0_i_37_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I5_O)        0.105    20.331 r  core/core/RegFile/data_reg_0_255_0_0_i_7/O
                         net (fo=133, routed)         1.034    21.366    core/core/RegFile/pc_reg[5]_2
    SLICE_X35Y74         LUT6 (Prop_lut6_I4_O)        0.105    21.471 r  core/core/RegFile/data_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.482    21.952    core/core/RegFile/data_reg_0_255_0_0_i_13_n_0
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.108    22.060 r  core/core/RegFile/data_reg_0_255_0_0_i_2/O
                         net (fo=128, routed)         1.947    24.007    core/mem/d_mem/data_reg_0_255_7_7/WE
    SLICE_X46Y63         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/data_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.412    55.268    CLK_GEN_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.345 r  data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.260    56.604    core/mem/d_mem/data_reg_0_255_7_7/WCLK
    SLICE_X46Y63         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_C/CLK
                         clock pessimism              0.160    56.764    
                         clock uncertainty           -0.106    56.658    
    SLICE_X46Y63         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605    56.053    core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         56.053    
                         arrival time                         -24.007    
  -------------------------------------------------------------------
                         slack                                 32.046    

Slack (MET) :             32.046ns  (required time - arrival time)
  Source:                 core/core/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        16.718ns  (logic 1.684ns (10.073%)  route 15.034ns (89.927%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 56.604 - 50.000 ) 
    Source Clock Delay      (SCD):    7.290ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.576     5.837    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.918 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.372     7.290    core/core/CLK
    SLICE_X39Y65         FDCE                                         r  core/core/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     7.669 r  core/core/pc_reg[6]/Q
                         net (fo=129, routed)         2.659    10.328    core/core/Comparator/Q[4]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.105    10.433 r  core/core/Comparator/Hexs[31]_i_11/O
                         net (fo=45, routed)          3.650    14.083    core/core/RegFile/Hexs_reg[0]_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.105    14.188 f  core/core/RegFile/e_carry_i_15/O
                         net (fo=120, routed)         2.343    16.531    core/core/RegFile/ALU_src2__92[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.124    16.655 f  core/core/RegFile/data_reg_0_255_0_0_i_146/O
                         net (fo=39, routed)          0.889    17.544    core/core/RegFile/data_reg_0_255_0_0_i_146_n_0
    SLICE_X32Y83         LUT2 (Prop_lut2_I1_O)        0.281    17.825 r  core/core/RegFile/data_reg_0_255_0_0_i_154/O
                         net (fo=2, routed)           0.803    18.629    core/core/RegFile/data_reg_0_255_0_0_i_154_n_0
    SLICE_X28Y82         LUT4 (Prop_lut4_I2_O)        0.267    18.896 r  core/core/RegFile/data_reg_0_255_0_0_i_92/O
                         net (fo=2, routed)           0.818    19.713    core/core/RegFile/data_reg_0_255_0_0_i_92_n_0
    SLICE_X30Y79         LUT5 (Prop_lut5_I0_O)        0.105    19.818 r  core/core/RegFile/data_reg_0_255_0_0_i_37/O
                         net (fo=2, routed)           0.408    20.226    core/core/RegFile/data_reg_0_255_0_0_i_37_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I5_O)        0.105    20.331 r  core/core/RegFile/data_reg_0_255_0_0_i_7/O
                         net (fo=133, routed)         1.034    21.366    core/core/RegFile/pc_reg[5]_2
    SLICE_X35Y74         LUT6 (Prop_lut6_I4_O)        0.105    21.471 r  core/core/RegFile/data_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.482    21.952    core/core/RegFile/data_reg_0_255_0_0_i_13_n_0
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.108    22.060 r  core/core/RegFile/data_reg_0_255_0_0_i_2/O
                         net (fo=128, routed)         1.947    24.007    core/mem/d_mem/data_reg_0_255_7_7/WE
    SLICE_X46Y63         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/data_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.412    55.268    CLK_GEN_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.345 r  data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.260    56.604    core/mem/d_mem/data_reg_0_255_7_7/WCLK
    SLICE_X46Y63         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_D/CLK
                         clock pessimism              0.160    56.764    
                         clock uncertainty           -0.106    56.658    
    SLICE_X46Y63         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605    56.053    core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         56.053    
                         arrival time                         -24.007    
  -------------------------------------------------------------------
                         slack                                 32.046    

Slack (MET) :             32.153ns  (required time - arrival time)
  Source:                 core/core/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_9_9/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        16.610ns  (logic 1.684ns (10.139%)  route 14.926ns (89.861%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 56.603 - 50.000 ) 
    Source Clock Delay      (SCD):    7.290ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.576     5.837    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.918 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.372     7.290    core/core/CLK
    SLICE_X39Y65         FDCE                                         r  core/core/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     7.669 r  core/core/pc_reg[6]/Q
                         net (fo=129, routed)         2.659    10.328    core/core/Comparator/Q[4]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.105    10.433 r  core/core/Comparator/Hexs[31]_i_11/O
                         net (fo=45, routed)          3.650    14.083    core/core/RegFile/Hexs_reg[0]_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.105    14.188 f  core/core/RegFile/e_carry_i_15/O
                         net (fo=120, routed)         2.343    16.531    core/core/RegFile/ALU_src2__92[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.124    16.655 f  core/core/RegFile/data_reg_0_255_0_0_i_146/O
                         net (fo=39, routed)          0.889    17.544    core/core/RegFile/data_reg_0_255_0_0_i_146_n_0
    SLICE_X32Y83         LUT2 (Prop_lut2_I1_O)        0.281    17.825 r  core/core/RegFile/data_reg_0_255_0_0_i_154/O
                         net (fo=2, routed)           0.803    18.629    core/core/RegFile/data_reg_0_255_0_0_i_154_n_0
    SLICE_X28Y82         LUT4 (Prop_lut4_I2_O)        0.267    18.896 r  core/core/RegFile/data_reg_0_255_0_0_i_92/O
                         net (fo=2, routed)           0.818    19.713    core/core/RegFile/data_reg_0_255_0_0_i_92_n_0
    SLICE_X30Y79         LUT5 (Prop_lut5_I0_O)        0.105    19.818 r  core/core/RegFile/data_reg_0_255_0_0_i_37/O
                         net (fo=2, routed)           0.408    20.226    core/core/RegFile/data_reg_0_255_0_0_i_37_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I5_O)        0.105    20.331 r  core/core/RegFile/data_reg_0_255_0_0_i_7/O
                         net (fo=133, routed)         1.034    21.366    core/core/RegFile/pc_reg[5]_2
    SLICE_X35Y74         LUT6 (Prop_lut6_I4_O)        0.105    21.471 r  core/core/RegFile/data_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.482    21.952    core/core/RegFile/data_reg_0_255_0_0_i_13_n_0
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.108    22.060 r  core/core/RegFile/data_reg_0_255_0_0_i_2/O
                         net (fo=128, routed)         1.839    23.900    core/mem/d_mem/data_reg_0_255_9_9/WE
    SLICE_X46Y64         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_9_9/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/data_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.412    55.268    CLK_GEN_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.345 r  data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.259    56.603    core/mem/d_mem/data_reg_0_255_9_9/WCLK
    SLICE_X46Y64         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_9_9/RAMS64E_A/CLK
                         clock pessimism              0.160    56.763    
                         clock uncertainty           -0.106    56.657    
    SLICE_X46Y64         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605    56.052    core/mem/d_mem/data_reg_0_255_9_9/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         56.052    
                         arrival time                         -23.900    
  -------------------------------------------------------------------
                         slack                                 32.153    

Slack (MET) :             32.153ns  (required time - arrival time)
  Source:                 core/core/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_9_9/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        16.610ns  (logic 1.684ns (10.139%)  route 14.926ns (89.861%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 56.603 - 50.000 ) 
    Source Clock Delay      (SCD):    7.290ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.576     5.837    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.918 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.372     7.290    core/core/CLK
    SLICE_X39Y65         FDCE                                         r  core/core/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     7.669 r  core/core/pc_reg[6]/Q
                         net (fo=129, routed)         2.659    10.328    core/core/Comparator/Q[4]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.105    10.433 r  core/core/Comparator/Hexs[31]_i_11/O
                         net (fo=45, routed)          3.650    14.083    core/core/RegFile/Hexs_reg[0]_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.105    14.188 f  core/core/RegFile/e_carry_i_15/O
                         net (fo=120, routed)         2.343    16.531    core/core/RegFile/ALU_src2__92[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.124    16.655 f  core/core/RegFile/data_reg_0_255_0_0_i_146/O
                         net (fo=39, routed)          0.889    17.544    core/core/RegFile/data_reg_0_255_0_0_i_146_n_0
    SLICE_X32Y83         LUT2 (Prop_lut2_I1_O)        0.281    17.825 r  core/core/RegFile/data_reg_0_255_0_0_i_154/O
                         net (fo=2, routed)           0.803    18.629    core/core/RegFile/data_reg_0_255_0_0_i_154_n_0
    SLICE_X28Y82         LUT4 (Prop_lut4_I2_O)        0.267    18.896 r  core/core/RegFile/data_reg_0_255_0_0_i_92/O
                         net (fo=2, routed)           0.818    19.713    core/core/RegFile/data_reg_0_255_0_0_i_92_n_0
    SLICE_X30Y79         LUT5 (Prop_lut5_I0_O)        0.105    19.818 r  core/core/RegFile/data_reg_0_255_0_0_i_37/O
                         net (fo=2, routed)           0.408    20.226    core/core/RegFile/data_reg_0_255_0_0_i_37_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I5_O)        0.105    20.331 r  core/core/RegFile/data_reg_0_255_0_0_i_7/O
                         net (fo=133, routed)         1.034    21.366    core/core/RegFile/pc_reg[5]_2
    SLICE_X35Y74         LUT6 (Prop_lut6_I4_O)        0.105    21.471 r  core/core/RegFile/data_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.482    21.952    core/core/RegFile/data_reg_0_255_0_0_i_13_n_0
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.108    22.060 r  core/core/RegFile/data_reg_0_255_0_0_i_2/O
                         net (fo=128, routed)         1.839    23.900    core/mem/d_mem/data_reg_0_255_9_9/WE
    SLICE_X46Y64         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_9_9/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/data_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.412    55.268    CLK_GEN_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.345 r  data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.259    56.603    core/mem/d_mem/data_reg_0_255_9_9/WCLK
    SLICE_X46Y64         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_9_9/RAMS64E_B/CLK
                         clock pessimism              0.160    56.763    
                         clock uncertainty           -0.106    56.657    
    SLICE_X46Y64         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605    56.052    core/mem/d_mem/data_reg_0_255_9_9/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         56.052    
                         arrival time                         -23.900    
  -------------------------------------------------------------------
                         slack                                 32.153    

Slack (MET) :             32.153ns  (required time - arrival time)
  Source:                 core/core/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_9_9/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        16.610ns  (logic 1.684ns (10.139%)  route 14.926ns (89.861%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 56.603 - 50.000 ) 
    Source Clock Delay      (SCD):    7.290ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.576     5.837    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.918 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.372     7.290    core/core/CLK
    SLICE_X39Y65         FDCE                                         r  core/core/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     7.669 r  core/core/pc_reg[6]/Q
                         net (fo=129, routed)         2.659    10.328    core/core/Comparator/Q[4]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.105    10.433 r  core/core/Comparator/Hexs[31]_i_11/O
                         net (fo=45, routed)          3.650    14.083    core/core/RegFile/Hexs_reg[0]_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.105    14.188 f  core/core/RegFile/e_carry_i_15/O
                         net (fo=120, routed)         2.343    16.531    core/core/RegFile/ALU_src2__92[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.124    16.655 f  core/core/RegFile/data_reg_0_255_0_0_i_146/O
                         net (fo=39, routed)          0.889    17.544    core/core/RegFile/data_reg_0_255_0_0_i_146_n_0
    SLICE_X32Y83         LUT2 (Prop_lut2_I1_O)        0.281    17.825 r  core/core/RegFile/data_reg_0_255_0_0_i_154/O
                         net (fo=2, routed)           0.803    18.629    core/core/RegFile/data_reg_0_255_0_0_i_154_n_0
    SLICE_X28Y82         LUT4 (Prop_lut4_I2_O)        0.267    18.896 r  core/core/RegFile/data_reg_0_255_0_0_i_92/O
                         net (fo=2, routed)           0.818    19.713    core/core/RegFile/data_reg_0_255_0_0_i_92_n_0
    SLICE_X30Y79         LUT5 (Prop_lut5_I0_O)        0.105    19.818 r  core/core/RegFile/data_reg_0_255_0_0_i_37/O
                         net (fo=2, routed)           0.408    20.226    core/core/RegFile/data_reg_0_255_0_0_i_37_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I5_O)        0.105    20.331 r  core/core/RegFile/data_reg_0_255_0_0_i_7/O
                         net (fo=133, routed)         1.034    21.366    core/core/RegFile/pc_reg[5]_2
    SLICE_X35Y74         LUT6 (Prop_lut6_I4_O)        0.105    21.471 r  core/core/RegFile/data_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.482    21.952    core/core/RegFile/data_reg_0_255_0_0_i_13_n_0
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.108    22.060 r  core/core/RegFile/data_reg_0_255_0_0_i_2/O
                         net (fo=128, routed)         1.839    23.900    core/mem/d_mem/data_reg_0_255_9_9/WE
    SLICE_X46Y64         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_9_9/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/data_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.412    55.268    CLK_GEN_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.345 r  data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.259    56.603    core/mem/d_mem/data_reg_0_255_9_9/WCLK
    SLICE_X46Y64         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_9_9/RAMS64E_C/CLK
                         clock pessimism              0.160    56.763    
                         clock uncertainty           -0.106    56.657    
    SLICE_X46Y64         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605    56.052    core/mem/d_mem/data_reg_0_255_9_9/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         56.052    
                         arrival time                         -23.900    
  -------------------------------------------------------------------
                         slack                                 32.153    

Slack (MET) :             32.153ns  (required time - arrival time)
  Source:                 core/core/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_9_9/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        16.610ns  (logic 1.684ns (10.139%)  route 14.926ns (89.861%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 56.603 - 50.000 ) 
    Source Clock Delay      (SCD):    7.290ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.576     5.837    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.918 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.372     7.290    core/core/CLK
    SLICE_X39Y65         FDCE                                         r  core/core/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     7.669 r  core/core/pc_reg[6]/Q
                         net (fo=129, routed)         2.659    10.328    core/core/Comparator/Q[4]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.105    10.433 r  core/core/Comparator/Hexs[31]_i_11/O
                         net (fo=45, routed)          3.650    14.083    core/core/RegFile/Hexs_reg[0]_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.105    14.188 f  core/core/RegFile/e_carry_i_15/O
                         net (fo=120, routed)         2.343    16.531    core/core/RegFile/ALU_src2__92[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.124    16.655 f  core/core/RegFile/data_reg_0_255_0_0_i_146/O
                         net (fo=39, routed)          0.889    17.544    core/core/RegFile/data_reg_0_255_0_0_i_146_n_0
    SLICE_X32Y83         LUT2 (Prop_lut2_I1_O)        0.281    17.825 r  core/core/RegFile/data_reg_0_255_0_0_i_154/O
                         net (fo=2, routed)           0.803    18.629    core/core/RegFile/data_reg_0_255_0_0_i_154_n_0
    SLICE_X28Y82         LUT4 (Prop_lut4_I2_O)        0.267    18.896 r  core/core/RegFile/data_reg_0_255_0_0_i_92/O
                         net (fo=2, routed)           0.818    19.713    core/core/RegFile/data_reg_0_255_0_0_i_92_n_0
    SLICE_X30Y79         LUT5 (Prop_lut5_I0_O)        0.105    19.818 r  core/core/RegFile/data_reg_0_255_0_0_i_37/O
                         net (fo=2, routed)           0.408    20.226    core/core/RegFile/data_reg_0_255_0_0_i_37_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I5_O)        0.105    20.331 r  core/core/RegFile/data_reg_0_255_0_0_i_7/O
                         net (fo=133, routed)         1.034    21.366    core/core/RegFile/pc_reg[5]_2
    SLICE_X35Y74         LUT6 (Prop_lut6_I4_O)        0.105    21.471 r  core/core/RegFile/data_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.482    21.952    core/core/RegFile/data_reg_0_255_0_0_i_13_n_0
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.108    22.060 r  core/core/RegFile/data_reg_0_255_0_0_i_2/O
                         net (fo=128, routed)         1.839    23.900    core/mem/d_mem/data_reg_0_255_9_9/WE
    SLICE_X46Y64         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_9_9/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/data_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.412    55.268    CLK_GEN_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.345 r  data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.259    56.603    core/mem/d_mem/data_reg_0_255_9_9/WCLK
    SLICE_X46Y64         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_9_9/RAMS64E_D/CLK
                         clock pessimism              0.160    56.763    
                         clock uncertainty           -0.106    56.657    
    SLICE_X46Y64         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605    56.052    core/mem/d_mem/data_reg_0_255_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         56.052    
                         arrival time                         -23.900    
  -------------------------------------------------------------------
                         slack                                 32.153    

Slack (MET) :             32.268ns  (required time - arrival time)
  Source:                 core/core/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        16.493ns  (logic 1.684ns (10.210%)  route 14.809ns (89.790%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.602ns = ( 56.602 - 50.000 ) 
    Source Clock Delay      (SCD):    7.290ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.576     5.837    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.918 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.372     7.290    core/core/CLK
    SLICE_X39Y65         FDCE                                         r  core/core/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     7.669 r  core/core/pc_reg[6]/Q
                         net (fo=129, routed)         2.659    10.328    core/core/Comparator/Q[4]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.105    10.433 r  core/core/Comparator/Hexs[31]_i_11/O
                         net (fo=45, routed)          3.650    14.083    core/core/RegFile/Hexs_reg[0]_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.105    14.188 f  core/core/RegFile/e_carry_i_15/O
                         net (fo=120, routed)         2.343    16.531    core/core/RegFile/ALU_src2__92[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.124    16.655 f  core/core/RegFile/data_reg_0_255_0_0_i_146/O
                         net (fo=39, routed)          0.889    17.544    core/core/RegFile/data_reg_0_255_0_0_i_146_n_0
    SLICE_X32Y83         LUT2 (Prop_lut2_I1_O)        0.281    17.825 r  core/core/RegFile/data_reg_0_255_0_0_i_154/O
                         net (fo=2, routed)           0.803    18.629    core/core/RegFile/data_reg_0_255_0_0_i_154_n_0
    SLICE_X28Y82         LUT4 (Prop_lut4_I2_O)        0.267    18.896 r  core/core/RegFile/data_reg_0_255_0_0_i_92/O
                         net (fo=2, routed)           0.818    19.713    core/core/RegFile/data_reg_0_255_0_0_i_92_n_0
    SLICE_X30Y79         LUT5 (Prop_lut5_I0_O)        0.105    19.818 r  core/core/RegFile/data_reg_0_255_0_0_i_37/O
                         net (fo=2, routed)           0.408    20.226    core/core/RegFile/data_reg_0_255_0_0_i_37_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I5_O)        0.105    20.331 r  core/core/RegFile/data_reg_0_255_0_0_i_7/O
                         net (fo=133, routed)         1.034    21.366    core/core/RegFile/pc_reg[5]_2
    SLICE_X35Y74         LUT6 (Prop_lut6_I4_O)        0.105    21.471 r  core/core/RegFile/data_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.482    21.952    core/core/RegFile/data_reg_0_255_0_0_i_13_n_0
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.108    22.060 r  core/core/RegFile/data_reg_0_255_0_0_i_2/O
                         net (fo=128, routed)         1.722    23.783    core/mem/d_mem/data_reg_0_255_10_10/WE
    SLICE_X46Y65         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/data_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.412    55.268    CLK_GEN_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.345 r  data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.258    56.602    core/mem/d_mem/data_reg_0_255_10_10/WCLK
    SLICE_X46Y65         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK
                         clock pessimism              0.160    56.762    
                         clock uncertainty           -0.106    56.656    
    SLICE_X46Y65         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605    56.051    core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         56.051    
                         arrival time                         -23.783    
  -------------------------------------------------------------------
                         slack                                 32.268    

Slack (MET) :             32.268ns  (required time - arrival time)
  Source:                 core/core/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        16.493ns  (logic 1.684ns (10.210%)  route 14.809ns (89.790%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.602ns = ( 56.602 - 50.000 ) 
    Source Clock Delay      (SCD):    7.290ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.576     5.837    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.918 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.372     7.290    core/core/CLK
    SLICE_X39Y65         FDCE                                         r  core/core/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     7.669 r  core/core/pc_reg[6]/Q
                         net (fo=129, routed)         2.659    10.328    core/core/Comparator/Q[4]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.105    10.433 r  core/core/Comparator/Hexs[31]_i_11/O
                         net (fo=45, routed)          3.650    14.083    core/core/RegFile/Hexs_reg[0]_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.105    14.188 f  core/core/RegFile/e_carry_i_15/O
                         net (fo=120, routed)         2.343    16.531    core/core/RegFile/ALU_src2__92[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.124    16.655 f  core/core/RegFile/data_reg_0_255_0_0_i_146/O
                         net (fo=39, routed)          0.889    17.544    core/core/RegFile/data_reg_0_255_0_0_i_146_n_0
    SLICE_X32Y83         LUT2 (Prop_lut2_I1_O)        0.281    17.825 r  core/core/RegFile/data_reg_0_255_0_0_i_154/O
                         net (fo=2, routed)           0.803    18.629    core/core/RegFile/data_reg_0_255_0_0_i_154_n_0
    SLICE_X28Y82         LUT4 (Prop_lut4_I2_O)        0.267    18.896 r  core/core/RegFile/data_reg_0_255_0_0_i_92/O
                         net (fo=2, routed)           0.818    19.713    core/core/RegFile/data_reg_0_255_0_0_i_92_n_0
    SLICE_X30Y79         LUT5 (Prop_lut5_I0_O)        0.105    19.818 r  core/core/RegFile/data_reg_0_255_0_0_i_37/O
                         net (fo=2, routed)           0.408    20.226    core/core/RegFile/data_reg_0_255_0_0_i_37_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I5_O)        0.105    20.331 r  core/core/RegFile/data_reg_0_255_0_0_i_7/O
                         net (fo=133, routed)         1.034    21.366    core/core/RegFile/pc_reg[5]_2
    SLICE_X35Y74         LUT6 (Prop_lut6_I4_O)        0.105    21.471 r  core/core/RegFile/data_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.482    21.952    core/core/RegFile/data_reg_0_255_0_0_i_13_n_0
    SLICE_X35Y73         LUT4 (Prop_lut4_I3_O)        0.108    22.060 r  core/core/RegFile/data_reg_0_255_0_0_i_2/O
                         net (fo=128, routed)         1.722    23.783    core/mem/d_mem/data_reg_0_255_10_10/WE
    SLICE_X46Y65         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.717    54.771    CLK_GEN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.855 r  CLK_GEN/data_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.412    55.268    CLK_GEN_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.345 r  data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.258    56.602    core/mem/d_mem/data_reg_0_255_10_10/WCLK
    SLICE_X46Y65         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_B/CLK
                         clock pessimism              0.160    56.762    
                         clock uncertainty           -0.106    56.656    
    SLICE_X46Y65         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605    56.051    core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         56.051    
                         arrival time                         -23.783    
  -------------------------------------------------------------------
                         slack                                 32.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.940%)  route 0.166ns (54.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.572     1.493    UART_BUFF/CLK_OUT4
    SLICE_X9Y57          FDRE                                         r  UART_BUFF/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  UART_BUFF/tail_reg[1]/Q
                         net (fo=11, routed)          0.166     1.800    UART_BUFF/tail_reg_n_0_[1]
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.881     2.048    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.548    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.731    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.447%)  route 0.246ns (63.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.572     1.493    UART_BUFF/CLK_OUT4
    SLICE_X9Y57          FDRE                                         r  UART_BUFF/tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  UART_BUFF/tail_reg[0]/Q
                         net (fo=12, routed)          0.246     1.880    UART_BUFF/tail_reg_n_0_[0]
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.881     2.048    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.548    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.731    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.035%)  route 0.227ns (63.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.572     1.493    UART_BUFF/CLK_OUT4
    SLICE_X9Y57          FDRE                                         r  UART_BUFF/tail_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.128     1.621 r  UART_BUFF/tail_reg[2]/Q
                         net (fo=9, routed)           0.227     1.849    UART_BUFF/tail_reg_n_0_[2]
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.881     2.048    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.548    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129     1.677    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 UART_BUFF/head_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/head_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.392%)  route 0.084ns (28.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.601     1.522    UART_BUFF/CLK_OUT4
    SLICE_X6Y55          FDRE                                         r  UART_BUFF/head_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  UART_BUFF/head_reg[4]/Q
                         net (fo=9, routed)           0.084     1.770    UART_BUFF/head[4]
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.045     1.815 r  UART_BUFF/head[5]_i_1/O
                         net (fo=1, routed)           0.000     1.815    UART_BUFF/head[5]_i_1_n_0
    SLICE_X7Y55          FDRE                                         r  UART_BUFF/head_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.872     2.039    UART_BUFF/CLK_OUT4
    SLICE_X7Y55          FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.092     1.627    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 DEBUG_CTRL/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DEBUG_CTRL/beat_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.189ns (59.657%)  route 0.128ns (40.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.569     1.490    DEBUG_CTRL/CLK_OUT4
    SLICE_X28Y58         FDRE                                         r  DEBUG_CTRL/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  DEBUG_CTRL/FSM_onehot_state_reg[2]/Q
                         net (fo=62, routed)          0.128     1.759    DEBUG_CTRL/FSM_onehot_state_reg[2]_0
    SLICE_X29Y58         LUT5 (Prop_lut5_I1_O)        0.048     1.807 r  DEBUG_CTRL/beat_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.807    DEBUG_CTRL/beat_counter[0]_i_1_n_0
    SLICE_X29Y58         FDRE                                         r  DEBUG_CTRL/beat_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.839     2.006    DEBUG_CTRL/CLK_OUT4
    SLICE_X29Y58         FDRE                                         r  DEBUG_CTRL/beat_counter_reg[0]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X29Y58         FDRE (Hold_fdre_C_D)         0.105     1.608    DEBUG_CTRL/beat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rst_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_all_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.800%)  route 0.160ns (46.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X53Y91         FDRE                                         r  rst_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  rst_count_reg[3]/Q
                         net (fo=2, routed)           0.160     1.783    rst_count[3]
    SLICE_X54Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.828 r  rst_all_i_1/O
                         net (fo=1, routed)           0.000     1.828    rst_all_i_1_n_0
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.831     1.998    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
                         clock pessimism             -0.499     1.498    
    SLICE_X54Y91         FDRE (Hold_fdre_C_D)         0.120     1.618    rst_all_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 DEBUG_CTRL/beat_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DEBUG_CTRL/beat_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.246ns (72.380%)  route 0.094ns (27.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.568     1.489    DEBUG_CTRL/CLK_OUT4
    SLICE_X30Y58         FDRE                                         r  DEBUG_CTRL/beat_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.148     1.637 r  DEBUG_CTRL/beat_counter_reg[3]/Q
                         net (fo=17, routed)          0.094     1.731    DEBUG_CTRL/beat_counter_reg_n_0_[3]
    SLICE_X30Y58         LUT6 (Prop_lut6_I2_O)        0.098     1.829 r  DEBUG_CTRL/beat_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.829    DEBUG_CTRL/beat_counter[4]_i_2_n_0
    SLICE_X30Y58         FDRE                                         r  DEBUG_CTRL/beat_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.839     2.006    DEBUG_CTRL/CLK_OUT4
    SLICE_X30Y58         FDRE                                         r  DEBUG_CTRL/beat_counter_reg[4]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X30Y58         FDRE (Hold_fdre_C_D)         0.121     1.610    DEBUG_CTRL/beat_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rst_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.950%)  route 0.153ns (52.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X55Y91         FDRE                                         r  rst_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  rst_count_reg[6]/Q
                         net (fo=2, routed)           0.153     1.776    rst_count[6]
    SLICE_X55Y91         FDRE                                         r  rst_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.831     1.998    clk_cpu
    SLICE_X55Y91         FDRE                                         r  rst_count_reg[7]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X55Y91         FDRE (Hold_fdre_C_D)         0.075     1.557    rst_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rst_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.568%)  route 0.121ns (42.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  rst_count_reg[13]/Q
                         net (fo=2, routed)           0.121     1.767    rst_count[13]
    SLICE_X54Y91         FDRE                                         r  rst_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.831     1.998    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_count_reg[14]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X54Y91         FDRE (Hold_fdre_C_D)         0.060     1.542    rst_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rst_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.442%)  route 0.126ns (49.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X55Y91         FDRE                                         r  rst_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.128     1.610 r  rst_count_reg[8]/Q
                         net (fo=2, routed)           0.126     1.736    rst_count[8]
    SLICE_X55Y91         FDRE                                         r  rst_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.831     1.998    clk_cpu
    SLICE_X55Y91         FDRE                                         r  rst_count_reg[9]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X55Y91         FDRE (Hold_fdre_C_D)         0.023     1.505    rst_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X0Y22     UART_BUFF/buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         100.000     97.830     RAMB18_X0Y22     UART_BUFF/buffer_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y1    data_reg_0_255_0_0_i_1/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0    regs_reg[1][31]_i_3/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y2    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y91     rst_all_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y91     rst_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y91     rst_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y91     rst_count_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X34Y64     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X34Y64     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X34Y64     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X34Y64     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X34Y64     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X34Y64     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X34Y64     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X34Y64     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X46Y65     core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X46Y65     core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X34Y64     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X34Y64     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X34Y64     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X34Y64     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X34Y64     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X34Y64     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X34Y64     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X34Y64     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X46Y65     core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X46Y65     core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 2.125ns (71.304%)  route 0.855ns (28.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.425     4.639    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     6.764 r  UART_BUFF/buffer_reg/DOBDO[5]
                         net (fo=1, routed)           0.855     7.619    uart_tx_ctrl/DATA[5]
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism              0.159    14.490    
                         clock uncertainty           -0.205    14.286    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)       -0.044    14.242    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  6.623    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 2.125ns (80.623%)  route 0.511ns (19.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.425     4.639    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     6.764 r  UART_BUFF/buffer_reg/DOBDO[3]
                         net (fo=1, routed)           0.511     7.275    uart_tx_ctrl/DATA[3]
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism              0.159    14.490    
                         clock uncertainty           -0.205    14.286    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)       -0.072    14.214    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 2.125ns (80.715%)  route 0.508ns (19.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.425     4.639    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.764 r  UART_BUFF/buffer_reg/DOBDO[0]
                         net (fo=1, routed)           0.508     7.272    uart_tx_ctrl/DATA[0]
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.159    14.490    
                         clock uncertainty           -0.205    14.286    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)       -0.075    14.211    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 2.125ns (79.870%)  route 0.536ns (20.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.425     4.639    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     6.764 r  UART_BUFF/buffer_reg/DOBDO[4]
                         net (fo=1, routed)           0.536     7.300    uart_tx_ctrl/DATA[4]
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism              0.159    14.490    
                         clock uncertainty           -0.205    14.286    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)       -0.032    14.254    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             6.960ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 2.125ns (79.900%)  route 0.535ns (20.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.425     4.639    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     6.764 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.535     7.299    uart_tx_ctrl/DATA[6]
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism              0.159    14.490    
                         clock uncertainty           -0.205    14.286    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)       -0.027    14.259    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                          -7.299    
  -------------------------------------------------------------------
                         slack                                  6.960    

Slack (MET) :             6.963ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 2.125ns (79.900%)  route 0.535ns (20.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.425     4.639    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.125     6.764 r  UART_BUFF/buffer_reg/DOBDO[7]
                         net (fo=1, routed)           0.535     7.299    uart_tx_ctrl/DATA[7]
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism              0.159    14.490    
                         clock uncertainty           -0.205    14.286    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)       -0.024    14.262    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                          -7.299    
  -------------------------------------------------------------------
                         slack                                  6.963    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 2.125ns (84.330%)  route 0.395ns (15.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.425     4.639    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     6.764 r  UART_BUFF/buffer_reg/DOBDO[1]
                         net (fo=1, routed)           0.395     7.159    uart_tx_ctrl/DATA[1]
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.159    14.490    
                         clock uncertainty           -0.205    14.286    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)       -0.073    14.213    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 2.125ns (84.330%)  route 0.395ns (15.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.425     4.639    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     6.764 r  UART_BUFF/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           0.395     7.159    uart_tx_ctrl/DATA[2]
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism              0.159    14.490    
                         clock uncertainty           -0.205    14.286    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)       -0.073    14.213    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.922ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.379ns (23.738%)  route 1.218ns (76.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.386     4.599    UART_BUFF/CLK_OUT4
    SLICE_X9Y58          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.379     4.978 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.218     6.196    uart_tx_ctrl/E[0]
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.159    14.490    
                         clock uncertainty           -0.205    14.286    
    SLICE_X9Y55          FDRE (Setup_fdre_C_CE)      -0.168    14.118    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.118    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                  7.922    

Slack (MET) :             7.922ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.379ns (23.738%)  route 1.218ns (76.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.386     4.599    UART_BUFF/CLK_OUT4
    SLICE_X9Y58          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.379     4.978 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.218     6.196    uart_tx_ctrl/E[0]
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.159    14.490    
                         clock uncertainty           -0.205    14.286    
    SLICE_X9Y55          FDRE (Setup_fdre_C_CE)      -0.168    14.118    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.118    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                  7.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.539%)  route 0.572ns (75.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.572     1.493    UART_BUFF/CLK_OUT4
    SLICE_X9Y58          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.572     2.206    uart_tx_ctrl/E[0]
    SLICE_X9Y56          LUT5 (Prop_lut5_I0_O)        0.045     2.251 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.251    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y56          FDRE (Hold_fdre_C_D)         0.091     2.061    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.585ns (76.988%)  route 0.175ns (23.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.611     1.533    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     2.118 r  UART_BUFF/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           0.175     2.293    uart_tx_ctrl/DATA[2]
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y55          FDRE (Hold_fdre_C_D)         0.047     2.017    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.585ns (76.786%)  route 0.177ns (23.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.611     1.533    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     2.118 r  UART_BUFF/buffer_reg/DOBDO[1]
                         net (fo=1, routed)           0.177     2.295    uart_tx_ctrl/DATA[1]
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y55          FDRE (Hold_fdre_C_D)         0.047     2.017    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.459%)  route 0.584ns (80.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.572     1.493    UART_BUFF/CLK_OUT4
    SLICE_X9Y58          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.584     2.218    uart_tx_ctrl/E[0]
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y55          FDRE (Hold_fdre_C_CE)       -0.039     1.931    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.459%)  route 0.584ns (80.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.572     1.493    UART_BUFF/CLK_OUT4
    SLICE_X9Y58          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.584     2.218    uart_tx_ctrl/E[0]
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y55          FDRE (Hold_fdre_C_CE)       -0.039     1.931    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.459%)  route 0.584ns (80.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.572     1.493    UART_BUFF/CLK_OUT4
    SLICE_X9Y58          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.584     2.218    uart_tx_ctrl/E[0]
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y55          FDRE (Hold_fdre_C_CE)       -0.039     1.931    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.459%)  route 0.584ns (80.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.572     1.493    UART_BUFF/CLK_OUT4
    SLICE_X9Y58          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.584     2.218    uart_tx_ctrl/E[0]
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y55          FDRE (Hold_fdre_C_CE)       -0.039     1.931    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.459%)  route 0.584ns (80.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.572     1.493    UART_BUFF/CLK_OUT4
    SLICE_X9Y58          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.584     2.218    uart_tx_ctrl/E[0]
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y55          FDRE (Hold_fdre_C_CE)       -0.039     1.931    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.459%)  route 0.584ns (80.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.572     1.493    UART_BUFF/CLK_OUT4
    SLICE_X9Y58          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.584     2.218    uart_tx_ctrl/E[0]
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y55          FDRE (Hold_fdre_C_CE)       -0.039     1.931    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.459%)  route 0.584ns (80.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.572     1.493    UART_BUFF/CLK_OUT4
    SLICE_X9Y58          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.584     2.218    uart_tx_ctrl/E[0]
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y55          FDRE (Hold_fdre_C_CE)       -0.039     1.931    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.287    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.481ns  (logic 1.719ns (38.364%)  route 2.762ns (61.636%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.600ns = ( 94.600 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.390    94.600    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.379    94.979 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.136    96.115    uart_tx_ctrl/txState[0]
    SLICE_X9Y58          LUT4 (Prop_lut4_I1_O)        0.126    96.241 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.719    96.960    UART_BUFF/update_head
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.275    97.235 f  UART_BUFF/full_i_10/O
                         net (fo=1, routed)           0.130    97.365    UART_BUFF/full_i_10_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.105    97.470 f  UART_BUFF/full_i_8/O
                         net (fo=1, routed)           0.232    97.701    UART_BUFF/full_i_8_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.105    97.806 r  UART_BUFF/full_i_4/O
                         net (fo=1, routed)           0.000    97.806    UART_BUFF/full_i_4_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477    98.283 r  UART_BUFF/full_reg_i_2/CO[2]
                         net (fo=1, routed)           0.546    98.829    uart_tx_ctrl/full_reg[0]
    SLICE_X10Y57         LUT6 (Prop_lut6_I2_O)        0.252    99.081 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000    99.081    UART_BUFF/full_reg_0
    SLICE_X10Y57         FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.278   104.332    UART_BUFF/CLK_OUT4
    SLICE_X10Y57         FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism              0.159   104.490    
                         clock uncertainty           -0.205   104.286    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)        0.072   104.358    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                        104.358    
                         arrival time                         -99.081    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/buffer_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.136ns  (logic 0.484ns (15.433%)  route 2.652ns (84.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    4.600ns = ( 94.600 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.390    94.600    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.379    94.979 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.564    96.544    UART_BUFF/txState[0]
    SLICE_X9Y58          LUT5 (Prop_lut5_I2_O)        0.105    96.649 r  UART_BUFF/buffer_reg_i_2/O
                         net (fo=1, routed)           1.088    97.736    UART_BUFF/buffer_reg_i_2_n_0
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.316   104.371    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism              0.159   104.529    
                         clock uncertainty           -0.205   104.325    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387   103.938    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        103.938    
                         arrival time                         -97.736    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.567ns  (logic 0.505ns (19.673%)  route 2.062ns (80.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 104.399 - 100.000 ) 
    Source Clock Delay      (SCD):    4.600ns = ( 94.600 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.390    94.600    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.379    94.979 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.136    96.115    uart_tx_ctrl/txState[0]
    SLICE_X9Y58          LUT4 (Prop_lut4_I1_O)        0.126    96.241 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.926    97.167    UART_BUFF/update_head
    SLICE_X7Y55          FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.345   104.399    UART_BUFF/CLK_OUT4
    SLICE_X7Y55          FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism              0.159   104.557    
                         clock uncertainty           -0.205   104.353    
    SLICE_X7Y55          FDRE (Setup_fdre_C_CE)      -0.338   104.015    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                        104.015    
                         arrival time                         -97.167    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.567ns  (logic 0.505ns (19.673%)  route 2.062ns (80.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 104.399 - 100.000 ) 
    Source Clock Delay      (SCD):    4.600ns = ( 94.600 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.390    94.600    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.379    94.979 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.136    96.115    uart_tx_ctrl/txState[0]
    SLICE_X9Y58          LUT4 (Prop_lut4_I1_O)        0.126    96.241 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.926    97.167    UART_BUFF/update_head
    SLICE_X7Y55          FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.345   104.399    UART_BUFF/CLK_OUT4
    SLICE_X7Y55          FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism              0.159   104.557    
                         clock uncertainty           -0.205   104.353    
    SLICE_X7Y55          FDRE (Setup_fdre_C_CE)      -0.338   104.015    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                        104.015    
                         arrival time                         -97.167    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.567ns  (logic 0.505ns (19.673%)  route 2.062ns (80.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 104.399 - 100.000 ) 
    Source Clock Delay      (SCD):    4.600ns = ( 94.600 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.390    94.600    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.379    94.979 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.136    96.115    uart_tx_ctrl/txState[0]
    SLICE_X9Y58          LUT4 (Prop_lut4_I1_O)        0.126    96.241 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.926    97.167    UART_BUFF/update_head
    SLICE_X7Y55          FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.345   104.399    UART_BUFF/CLK_OUT4
    SLICE_X7Y55          FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism              0.159   104.557    
                         clock uncertainty           -0.205   104.353    
    SLICE_X7Y55          FDRE (Setup_fdre_C_CE)      -0.338   104.015    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                        104.015    
                         arrival time                         -97.167    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.567ns  (logic 0.505ns (19.673%)  route 2.062ns (80.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 104.399 - 100.000 ) 
    Source Clock Delay      (SCD):    4.600ns = ( 94.600 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.390    94.600    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.379    94.979 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.136    96.115    uart_tx_ctrl/txState[0]
    SLICE_X9Y58          LUT4 (Prop_lut4_I1_O)        0.126    96.241 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.926    97.167    UART_BUFF/update_head
    SLICE_X7Y55          FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.345   104.399    UART_BUFF/CLK_OUT4
    SLICE_X7Y55          FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism              0.159   104.557    
                         clock uncertainty           -0.205   104.353    
    SLICE_X7Y55          FDRE (Setup_fdre_C_CE)      -0.338   104.015    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                        104.015    
                         arrival time                         -97.167    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             7.022ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.424ns  (logic 0.505ns (20.830%)  route 1.919ns (79.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 104.399 - 100.000 ) 
    Source Clock Delay      (SCD):    4.600ns = ( 94.600 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.390    94.600    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.379    94.979 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.136    96.115    uart_tx_ctrl/txState[0]
    SLICE_X9Y58          LUT4 (Prop_lut4_I1_O)        0.126    96.241 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.783    97.025    UART_BUFF/update_head
    SLICE_X6Y55          FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.345   104.399    UART_BUFF/CLK_OUT4
    SLICE_X6Y55          FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism              0.159   104.557    
                         clock uncertainty           -0.205   104.353    
    SLICE_X6Y55          FDRE (Setup_fdre_C_CE)      -0.306   104.047    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                        104.047    
                         arrival time                         -97.025    
  -------------------------------------------------------------------
                         slack                                  7.022    

Slack (MET) :             7.022ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.424ns  (logic 0.505ns (20.830%)  route 1.919ns (79.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 104.399 - 100.000 ) 
    Source Clock Delay      (SCD):    4.600ns = ( 94.600 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.390    94.600    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.379    94.979 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.136    96.115    uart_tx_ctrl/txState[0]
    SLICE_X9Y58          LUT4 (Prop_lut4_I1_O)        0.126    96.241 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.783    97.025    UART_BUFF/update_head
    SLICE_X6Y55          FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.345   104.399    UART_BUFF/CLK_OUT4
    SLICE_X6Y55          FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism              0.159   104.557    
                         clock uncertainty           -0.205   104.353    
    SLICE_X6Y55          FDRE (Setup_fdre_C_CE)      -0.306   104.047    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                        104.047    
                         arrival time                         -97.025    
  -------------------------------------------------------------------
                         slack                                  7.022    

Slack (MET) :             7.022ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.424ns  (logic 0.505ns (20.830%)  route 1.919ns (79.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 104.399 - 100.000 ) 
    Source Clock Delay      (SCD):    4.600ns = ( 94.600 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.390    94.600    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.379    94.979 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.136    96.115    uart_tx_ctrl/txState[0]
    SLICE_X9Y58          LUT4 (Prop_lut4_I1_O)        0.126    96.241 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.783    97.025    UART_BUFF/update_head
    SLICE_X6Y55          FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.345   104.399    UART_BUFF/CLK_OUT4
    SLICE_X6Y55          FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism              0.159   104.557    
                         clock uncertainty           -0.205   104.353    
    SLICE_X6Y55          FDRE (Setup_fdre_C_CE)      -0.306   104.047    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                        104.047    
                         arrival time                         -97.025    
  -------------------------------------------------------------------
                         slack                                  7.022    

Slack (MET) :             7.138ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.209ns  (logic 0.505ns (22.857%)  route 1.704ns (77.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.600ns = ( 94.600 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.390    94.600    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.379    94.979 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.136    96.115    uart_tx_ctrl/txState[0]
    SLICE_X9Y58          LUT4 (Prop_lut4_I1_O)        0.126    96.241 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.568    96.810    UART_BUFF/update_head
    SLICE_X9Y54          FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.278   104.332    UART_BUFF/CLK_OUT4
    SLICE_X9Y54          FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism              0.159   104.490    
                         clock uncertainty           -0.205   104.286    
    SLICE_X9Y54          FDRE (Setup_fdre_C_CE)      -0.338   103.948    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                        103.948    
                         arrival time                         -96.810    
  -------------------------------------------------------------------
                         slack                                  7.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.021%)  route 0.622ns (76.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.635 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.622     2.257    uart_tx_ctrl/txState[0]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.045     2.302 r  uart_tx_ctrl/send_i_1/O
                         net (fo=1, routed)           0.000     2.302    UART_BUFF/send_reg_1
    SLICE_X9Y58          FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.843     2.010    UART_BUFF/CLK_OUT4
    SLICE_X9Y58          FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism             -0.245     1.764    
                         clock uncertainty            0.205     1.969    
    SLICE_X9Y58          FDRE (Hold_fdre_C_D)         0.091     2.060    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.227ns (25.013%)  route 0.681ns (74.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.128     1.622 r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.681     2.303    uart_tx_ctrl/txState[1]
    SLICE_X10Y57         LUT6 (Prop_lut6_I1_O)        0.099     2.402 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000     2.402    UART_BUFF/full_reg_0
    SLICE_X10Y57         FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.843     2.010    UART_BUFF/CLK_OUT4
    SLICE_X10Y57         FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism             -0.245     1.764    
                         clock uncertainty            0.205     1.969    
    SLICE_X10Y57         FDRE (Hold_fdre_C_D)         0.120     2.089    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.231ns (26.683%)  route 0.635ns (73.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.128     1.622 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.355     1.978    uart_tx_ctrl/txState[1]
    SLICE_X9Y58          LUT4 (Prop_lut4_I0_O)        0.103     2.081 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.279     2.360    UART_BUFF/update_head
    SLICE_X9Y54          FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.844     2.011    UART_BUFF/CLK_OUT4
    SLICE_X9Y54          FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y54          FDRE (Hold_fdre_C_CE)       -0.106     1.864    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.231ns (22.789%)  route 0.783ns (77.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.128     1.622 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.355     1.978    uart_tx_ctrl/txState[1]
    SLICE_X9Y58          LUT4 (Prop_lut4_I0_O)        0.103     2.081 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.427     2.508    UART_BUFF/update_head
    SLICE_X6Y55          FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.872     2.039    UART_BUFF/CLK_OUT4
    SLICE_X6Y55          FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism             -0.245     1.793    
                         clock uncertainty            0.205     1.998    
    SLICE_X6Y55          FDRE (Hold_fdre_C_CE)       -0.083     1.915    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.231ns (22.789%)  route 0.783ns (77.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.128     1.622 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.355     1.978    uart_tx_ctrl/txState[1]
    SLICE_X9Y58          LUT4 (Prop_lut4_I0_O)        0.103     2.081 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.427     2.508    UART_BUFF/update_head
    SLICE_X6Y55          FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.872     2.039    UART_BUFF/CLK_OUT4
    SLICE_X6Y55          FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism             -0.245     1.793    
                         clock uncertainty            0.205     1.998    
    SLICE_X6Y55          FDRE (Hold_fdre_C_CE)       -0.083     1.915    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.231ns (22.789%)  route 0.783ns (77.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.128     1.622 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.355     1.978    uart_tx_ctrl/txState[1]
    SLICE_X9Y58          LUT4 (Prop_lut4_I0_O)        0.103     2.081 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.427     2.508    UART_BUFF/update_head
    SLICE_X6Y55          FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.872     2.039    UART_BUFF/CLK_OUT4
    SLICE_X6Y55          FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism             -0.245     1.793    
                         clock uncertainty            0.205     1.998    
    SLICE_X6Y55          FDRE (Hold_fdre_C_CE)       -0.083     1.915    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.231ns (21.542%)  route 0.841ns (78.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.128     1.622 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.355     1.978    uart_tx_ctrl/txState[1]
    SLICE_X9Y58          LUT4 (Prop_lut4_I0_O)        0.103     2.081 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.486     2.567    UART_BUFF/update_head
    SLICE_X7Y55          FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.872     2.039    UART_BUFF/CLK_OUT4
    SLICE_X7Y55          FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism             -0.245     1.793    
                         clock uncertainty            0.205     1.998    
    SLICE_X7Y55          FDRE (Hold_fdre_C_CE)       -0.106     1.892    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.231ns (21.542%)  route 0.841ns (78.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.128     1.622 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.355     1.978    uart_tx_ctrl/txState[1]
    SLICE_X9Y58          LUT4 (Prop_lut4_I0_O)        0.103     2.081 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.486     2.567    UART_BUFF/update_head
    SLICE_X7Y55          FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.872     2.039    UART_BUFF/CLK_OUT4
    SLICE_X7Y55          FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism             -0.245     1.793    
                         clock uncertainty            0.205     1.998    
    SLICE_X7Y55          FDRE (Hold_fdre_C_CE)       -0.106     1.892    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.231ns (21.542%)  route 0.841ns (78.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.128     1.622 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.355     1.978    uart_tx_ctrl/txState[1]
    SLICE_X9Y58          LUT4 (Prop_lut4_I0_O)        0.103     2.081 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.486     2.567    UART_BUFF/update_head
    SLICE_X7Y55          FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.872     2.039    UART_BUFF/CLK_OUT4
    SLICE_X7Y55          FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism             -0.245     1.793    
                         clock uncertainty            0.205     1.998    
    SLICE_X7Y55          FDRE (Hold_fdre_C_CE)       -0.106     1.892    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.231ns (21.542%)  route 0.841ns (78.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.128     1.622 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.355     1.978    uart_tx_ctrl/txState[1]
    SLICE_X9Y58          LUT4 (Prop_lut4_I0_O)        0.103     2.081 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.486     2.567    UART_BUFF/update_head
    SLICE_X7Y55          FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.872     2.039    UART_BUFF/CLK_OUT4
    SLICE_X7Y55          FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism             -0.245     1.793    
                         clock uncertainty            0.205     1.998    
    SLICE_X7Y55          FDRE (Hold_fdre_C_CE)       -0.106     1.892    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.675    





---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       17.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.428ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.118ns  (logic 0.484ns (22.851%)  route 1.634ns (77.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 104.324 - 100.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 84.658 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    81.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    83.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    83.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    84.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344    81.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    83.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    83.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445    84.658    BTN_SCAN/CLK_OUT3
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379    85.037 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.634    86.672    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X28Y61         LUT6 (Prop_lut6_I2_O)        0.105    86.777 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000    86.777    DEBUG_CTRL/start_i_1_n_0
    SLICE_X28Y61         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.270   104.324    DEBUG_CTRL/CLK_OUT4
    SLICE_X28Y61         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism              0.075   104.399    
                         clock uncertainty           -0.226   104.173    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)        0.032   104.205    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                        104.205    
                         arrival time                         -86.777    
  -------------------------------------------------------------------
                         slack                                 17.428    

Slack (MET) :             17.431ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.115ns  (logic 0.484ns (22.884%)  route 1.631ns (77.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 104.324 - 100.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 84.658 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    81.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    83.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    83.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    84.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344    81.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    83.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    83.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445    84.658    BTN_SCAN/CLK_OUT3
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379    85.037 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.631    86.668    BTN_SCAN/LED_OBUF[0]
    SLICE_X28Y61         LUT5 (Prop_lut5_I0_O)        0.105    86.773 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000    86.773    DEBUG_CTRL/done_reg_0
    SLICE_X28Y61         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.270   104.324    DEBUG_CTRL/CLK_OUT4
    SLICE_X28Y61         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism              0.075   104.399    
                         clock uncertainty           -0.226   104.173    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)        0.032   104.205    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                        104.205    
                         arrival time                         -86.773    
  -------------------------------------------------------------------
                         slack                                 17.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.186ns (17.697%)  route 0.865ns (82.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/CLK_OUT3
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.865     2.520    BTN_SCAN/LED_OBUF[0]
    SLICE_X28Y61         LUT5 (Prop_lut5_I0_O)        0.045     2.565 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000     2.565    DEBUG_CTRL/done_reg_0
    SLICE_X28Y61         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.838     2.005    DEBUG_CTRL/CLK_OUT4
    SLICE_X28Y61         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism             -0.190     1.815    
                         clock uncertainty            0.226     2.041    
    SLICE_X28Y61         FDRE (Hold_fdre_C_D)         0.092     2.133    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.186ns (17.612%)  route 0.870ns (82.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/CLK_OUT3
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.870     2.525    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X28Y61         LUT6 (Prop_lut6_I2_O)        0.045     2.570 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000     2.570    DEBUG_CTRL/start_i_1_n_0
    SLICE_X28Y61         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.838     2.005    DEBUG_CTRL/CLK_OUT4
    SLICE_X28Y61         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism             -0.190     1.815    
                         clock uncertainty            0.226     2.041    
    SLICE_X28Y61         FDRE (Hold_fdre_C_D)         0.092     2.133    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.438    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       90.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.263ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[30][27]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.577ns  (logic 0.433ns (3.740%)  route 11.144ns (96.260%))
  Logic Levels:           0  
  Clock Path Skew:        2.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.697ns = ( 106.697 - 100.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.367     4.580    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.433     5.013 f  rst_all_reg/Q
                         net (fo=923, routed)        11.144    16.157    core/core/RegFile/rst_all
    SLICE_X52Y77         FDCE                                         f  core/core/RegFile/regs_reg[30][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.725   104.779    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.863 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.511   105.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.451 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.246   106.697    core/core/RegFile/CLK
    SLICE_X52Y77         FDCE                                         r  core/core/RegFile/regs_reg[30][27]/C
                         clock pessimism              0.160   106.857    
                         clock uncertainty           -0.106   106.751    
    SLICE_X52Y77         FDCE (Recov_fdce_C_CLR)     -0.331   106.420    core/core/RegFile/regs_reg[30][27]
  -------------------------------------------------------------------
                         required time                        106.420    
                         arrival time                         -16.157    
  -------------------------------------------------------------------
                         slack                                 90.263    

Slack (MET) :             90.266ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[31][27]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.573ns  (logic 0.433ns (3.741%)  route 11.140ns (96.258%))
  Logic Levels:           0  
  Clock Path Skew:        2.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.697ns = ( 106.697 - 100.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.367     4.580    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.433     5.013 f  rst_all_reg/Q
                         net (fo=923, routed)        11.140    16.153    core/core/RegFile/rst_all
    SLICE_X53Y77         FDCE                                         f  core/core/RegFile/regs_reg[31][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.725   104.779    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.863 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.511   105.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.451 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.246   106.697    core/core/RegFile/CLK
    SLICE_X53Y77         FDCE                                         r  core/core/RegFile/regs_reg[31][27]/C
                         clock pessimism              0.160   106.857    
                         clock uncertainty           -0.106   106.751    
    SLICE_X53Y77         FDCE (Recov_fdce_C_CLR)     -0.331   106.420    core/core/RegFile/regs_reg[31][27]
  -------------------------------------------------------------------
                         required time                        106.420    
                         arrival time                         -16.153    
  -------------------------------------------------------------------
                         slack                                 90.266    

Slack (MET) :             90.313ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[26][21]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 0.433ns (3.753%)  route 11.103ns (96.247%))
  Logic Levels:           0  
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns = ( 106.707 - 100.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.367     4.580    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.433     5.013 f  rst_all_reg/Q
                         net (fo=923, routed)        11.103    16.117    core/core/RegFile/rst_all
    SLICE_X35Y74         FDCE                                         f  core/core/RegFile/regs_reg[26][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.725   104.779    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.863 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.511   105.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.451 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.256   106.707    core/core/RegFile/CLK
    SLICE_X35Y74         FDCE                                         r  core/core/RegFile/regs_reg[26][21]/C
                         clock pessimism              0.160   106.867    
                         clock uncertainty           -0.106   106.761    
    SLICE_X35Y74         FDCE (Recov_fdce_C_CLR)     -0.331   106.430    core/core/RegFile/regs_reg[26][21]
  -------------------------------------------------------------------
                         required time                        106.430    
                         arrival time                         -16.117    
  -------------------------------------------------------------------
                         slack                                 90.313    

Slack (MET) :             90.313ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[26][22]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 0.433ns (3.753%)  route 11.103ns (96.247%))
  Logic Levels:           0  
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns = ( 106.707 - 100.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.367     4.580    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.433     5.013 f  rst_all_reg/Q
                         net (fo=923, routed)        11.103    16.117    core/core/RegFile/rst_all
    SLICE_X35Y74         FDCE                                         f  core/core/RegFile/regs_reg[26][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.725   104.779    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.863 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.511   105.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.451 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.256   106.707    core/core/RegFile/CLK
    SLICE_X35Y74         FDCE                                         r  core/core/RegFile/regs_reg[26][22]/C
                         clock pessimism              0.160   106.867    
                         clock uncertainty           -0.106   106.761    
    SLICE_X35Y74         FDCE (Recov_fdce_C_CLR)     -0.331   106.430    core/core/RegFile/regs_reg[26][22]
  -------------------------------------------------------------------
                         required time                        106.430    
                         arrival time                         -16.117    
  -------------------------------------------------------------------
                         slack                                 90.313    

Slack (MET) :             90.352ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[25][22]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 0.433ns (3.753%)  route 11.103ns (96.247%))
  Logic Levels:           0  
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns = ( 106.707 - 100.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.367     4.580    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.433     5.013 f  rst_all_reg/Q
                         net (fo=923, routed)        11.103    16.117    core/core/RegFile/rst_all
    SLICE_X34Y74         FDCE                                         f  core/core/RegFile/regs_reg[25][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.725   104.779    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.863 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.511   105.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.451 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.256   106.707    core/core/RegFile/CLK
    SLICE_X34Y74         FDCE                                         r  core/core/RegFile/regs_reg[25][22]/C
                         clock pessimism              0.160   106.867    
                         clock uncertainty           -0.106   106.761    
    SLICE_X34Y74         FDCE (Recov_fdce_C_CLR)     -0.292   106.469    core/core/RegFile/regs_reg[25][22]
  -------------------------------------------------------------------
                         required time                        106.469    
                         arrival time                         -16.117    
  -------------------------------------------------------------------
                         slack                                 90.352    

Slack (MET) :             90.386ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[25][21]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 0.433ns (3.753%)  route 11.103ns (96.247%))
  Logic Levels:           0  
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns = ( 106.707 - 100.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.367     4.580    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.433     5.013 f  rst_all_reg/Q
                         net (fo=923, routed)        11.103    16.117    core/core/RegFile/rst_all
    SLICE_X34Y74         FDCE                                         f  core/core/RegFile/regs_reg[25][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.725   104.779    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.863 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.511   105.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.451 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.256   106.707    core/core/RegFile/CLK
    SLICE_X34Y74         FDCE                                         r  core/core/RegFile/regs_reg[25][21]/C
                         clock pessimism              0.160   106.867    
                         clock uncertainty           -0.106   106.761    
    SLICE_X34Y74         FDCE (Recov_fdce_C_CLR)     -0.258   106.503    core/core/RegFile/regs_reg[25][21]
  -------------------------------------------------------------------
                         required time                        106.503    
                         arrival time                         -16.117    
  -------------------------------------------------------------------
                         slack                                 90.386    

Slack (MET) :             90.507ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[30][28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.336ns  (logic 0.433ns (3.820%)  route 10.903ns (96.180%))
  Logic Levels:           0  
  Clock Path Skew:        2.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.701ns = ( 106.701 - 100.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.367     4.580    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.433     5.013 f  rst_all_reg/Q
                         net (fo=923, routed)        10.903    15.916    core/core/RegFile/rst_all
    SLICE_X51Y77         FDCE                                         f  core/core/RegFile/regs_reg[30][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.725   104.779    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.863 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.511   105.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.451 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.250   106.701    core/core/RegFile/CLK
    SLICE_X51Y77         FDCE                                         r  core/core/RegFile/regs_reg[30][28]/C
                         clock pessimism              0.160   106.861    
                         clock uncertainty           -0.106   106.755    
    SLICE_X51Y77         FDCE (Recov_fdce_C_CLR)     -0.331   106.424    core/core/RegFile/regs_reg[30][28]
  -------------------------------------------------------------------
                         required time                        106.424    
                         arrival time                         -15.916    
  -------------------------------------------------------------------
                         slack                                 90.507    

Slack (MET) :             90.534ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[4][28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.311ns  (logic 0.433ns (3.828%)  route 10.878ns (96.172%))
  Logic Levels:           0  
  Clock Path Skew:        2.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.703ns = ( 106.703 - 100.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.367     4.580    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.433     5.013 f  rst_all_reg/Q
                         net (fo=923, routed)        10.878    15.891    core/core/RegFile/rst_all
    SLICE_X49Y77         FDCE                                         f  core/core/RegFile/regs_reg[4][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.725   104.779    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.863 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.511   105.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.451 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.252   106.703    core/core/RegFile/CLK
    SLICE_X49Y77         FDCE                                         r  core/core/RegFile/regs_reg[4][28]/C
                         clock pessimism              0.160   106.863    
                         clock uncertainty           -0.106   106.757    
    SLICE_X49Y77         FDCE (Recov_fdce_C_CLR)     -0.331   106.426    core/core/RegFile/regs_reg[4][28]
  -------------------------------------------------------------------
                         required time                        106.426    
                         arrival time                         -15.891    
  -------------------------------------------------------------------
                         slack                                 90.534    

Slack (MET) :             90.557ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[30][22]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.293ns  (logic 0.433ns (3.834%)  route 10.860ns (96.166%))
  Logic Levels:           0  
  Clock Path Skew:        2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.708ns = ( 106.708 - 100.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.367     4.580    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.433     5.013 f  rst_all_reg/Q
                         net (fo=923, routed)        10.860    15.873    core/core/RegFile/rst_all
    SLICE_X32Y75         FDCE                                         f  core/core/RegFile/regs_reg[30][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.725   104.779    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.863 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.511   105.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.451 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.257   106.708    core/core/RegFile/CLK
    SLICE_X32Y75         FDCE                                         r  core/core/RegFile/regs_reg[30][22]/C
                         clock pessimism              0.160   106.868    
                         clock uncertainty           -0.106   106.762    
    SLICE_X32Y75         FDCE (Recov_fdce_C_CLR)     -0.331   106.431    core/core/RegFile/regs_reg[30][22]
  -------------------------------------------------------------------
                         required time                        106.431    
                         arrival time                         -15.873    
  -------------------------------------------------------------------
                         slack                                 90.557    

Slack (MET) :             90.561ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[24][22]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.289ns  (logic 0.433ns (3.836%)  route 10.856ns (96.164%))
  Logic Levels:           0  
  Clock Path Skew:        2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.708ns = ( 106.708 - 100.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.367     4.580    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.433     5.013 f  rst_all_reg/Q
                         net (fo=923, routed)        10.856    15.870    core/core/RegFile/rst_all
    SLICE_X33Y75         FDCE                                         f  core/core/RegFile/regs_reg[24][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.725   104.779    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.863 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.511   105.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.451 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.257   106.708    core/core/RegFile/CLK
    SLICE_X33Y75         FDCE                                         r  core/core/RegFile/regs_reg[24][22]/C
                         clock pessimism              0.160   106.868    
                         clock uncertainty           -0.106   106.762    
    SLICE_X33Y75         FDCE (Recov_fdce_C_CLR)     -0.331   106.431    core/core/RegFile/regs_reg[24][22]
  -------------------------------------------------------------------
                         required time                        106.431    
                         arrival time                         -15.870    
  -------------------------------------------------------------------
                         slack                                 90.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[25][23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.164ns (9.548%)  route 1.554ns (90.452%))
  Logic Levels:           0  
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.646 f  rst_all_reg/Q
                         net (fo=923, routed)         1.554     3.200    core/core/RegFile/rst_all
    SLICE_X56Y75         FDCE                                         f  core/core/RegFile/regs_reg[25][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.128     2.295    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.351 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.282     2.633    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.662 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.817     3.479    core/core/RegFile/CLK
    SLICE_X56Y75         FDCE                                         r  core/core/RegFile/regs_reg[25][23]/C
                         clock pessimism             -0.245     3.233    
    SLICE_X56Y75         FDCE (Remov_fdce_C_CLR)     -0.067     3.166    core/core/RegFile/regs_reg[25][23]
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[25][24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.164ns (9.548%)  route 1.554ns (90.452%))
  Logic Levels:           0  
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.646 f  rst_all_reg/Q
                         net (fo=923, routed)         1.554     3.200    core/core/RegFile/rst_all
    SLICE_X56Y75         FDCE                                         f  core/core/RegFile/regs_reg[25][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.128     2.295    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.351 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.282     2.633    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.662 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.817     3.479    core/core/RegFile/CLK
    SLICE_X56Y75         FDCE                                         r  core/core/RegFile/regs_reg[25][24]/C
                         clock pessimism             -0.245     3.233    
    SLICE_X56Y75         FDCE (Remov_fdce_C_CLR)     -0.067     3.166    core/core/RegFile/regs_reg[25][24]
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[26][23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.164ns (9.548%)  route 1.554ns (90.452%))
  Logic Levels:           0  
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.646 f  rst_all_reg/Q
                         net (fo=923, routed)         1.554     3.200    core/core/RegFile/rst_all
    SLICE_X57Y75         FDCE                                         f  core/core/RegFile/regs_reg[26][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.128     2.295    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.351 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.282     2.633    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.662 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.817     3.479    core/core/RegFile/CLK
    SLICE_X57Y75         FDCE                                         r  core/core/RegFile/regs_reg[26][23]/C
                         clock pessimism             -0.245     3.233    
    SLICE_X57Y75         FDCE (Remov_fdce_C_CLR)     -0.092     3.141    core/core/RegFile/regs_reg[26][23]
  -------------------------------------------------------------------
                         required time                         -3.141    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[26][24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.164ns (9.548%)  route 1.554ns (90.452%))
  Logic Levels:           0  
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.646 f  rst_all_reg/Q
                         net (fo=923, routed)         1.554     3.200    core/core/RegFile/rst_all
    SLICE_X57Y75         FDCE                                         f  core/core/RegFile/regs_reg[26][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.128     2.295    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.351 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.282     2.633    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.662 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.817     3.479    core/core/RegFile/CLK
    SLICE_X57Y75         FDCE                                         r  core/core/RegFile/regs_reg[26][24]/C
                         clock pessimism             -0.245     3.233    
    SLICE_X57Y75         FDCE (Remov_fdce_C_CLR)     -0.092     3.141    core/core/RegFile/regs_reg[26][24]
  -------------------------------------------------------------------
                         required time                         -3.141    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[26][25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.164ns (9.548%)  route 1.554ns (90.452%))
  Logic Levels:           0  
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.646 f  rst_all_reg/Q
                         net (fo=923, routed)         1.554     3.200    core/core/RegFile/rst_all
    SLICE_X57Y75         FDCE                                         f  core/core/RegFile/regs_reg[26][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.128     2.295    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.351 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.282     2.633    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.662 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.817     3.479    core/core/RegFile/CLK
    SLICE_X57Y75         FDCE                                         r  core/core/RegFile/regs_reg[26][25]/C
                         clock pessimism             -0.245     3.233    
    SLICE_X57Y75         FDCE (Remov_fdce_C_CLR)     -0.092     3.141    core/core/RegFile/regs_reg[26][25]
  -------------------------------------------------------------------
                         required time                         -3.141    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[26][26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.164ns (9.548%)  route 1.554ns (90.452%))
  Logic Levels:           0  
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.646 f  rst_all_reg/Q
                         net (fo=923, routed)         1.554     3.200    core/core/RegFile/rst_all
    SLICE_X57Y75         FDCE                                         f  core/core/RegFile/regs_reg[26][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.128     2.295    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.351 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.282     2.633    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.662 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.817     3.479    core/core/RegFile/CLK
    SLICE_X57Y75         FDCE                                         r  core/core/RegFile/regs_reg[26][26]/C
                         clock pessimism             -0.245     3.233    
    SLICE_X57Y75         FDCE (Remov_fdce_C_CLR)     -0.092     3.141    core/core/RegFile/regs_reg[26][26]
  -------------------------------------------------------------------
                         required time                         -3.141    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[1][23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.164ns (9.164%)  route 1.626ns (90.836%))
  Logic Levels:           0  
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.646 f  rst_all_reg/Q
                         net (fo=923, routed)         1.626     3.272    core/core/RegFile/rst_all
    SLICE_X60Y76         FDCE                                         f  core/core/RegFile/regs_reg[1][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.128     2.295    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.351 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.282     2.633    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.662 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.820     3.482    core/core/RegFile/CLK
    SLICE_X60Y76         FDCE                                         r  core/core/RegFile/regs_reg[1][23]/C
                         clock pessimism             -0.245     3.236    
    SLICE_X60Y76         FDCE (Remov_fdce_C_CLR)     -0.067     3.169    core/core/RegFile/regs_reg[1][23]
  -------------------------------------------------------------------
                         required time                         -3.169    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[1][24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.164ns (9.164%)  route 1.626ns (90.836%))
  Logic Levels:           0  
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.646 f  rst_all_reg/Q
                         net (fo=923, routed)         1.626     3.272    core/core/RegFile/rst_all
    SLICE_X60Y76         FDCE                                         f  core/core/RegFile/regs_reg[1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.128     2.295    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.351 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.282     2.633    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.662 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.820     3.482    core/core/RegFile/CLK
    SLICE_X60Y76         FDCE                                         r  core/core/RegFile/regs_reg[1][24]/C
                         clock pessimism             -0.245     3.236    
    SLICE_X60Y76         FDCE (Remov_fdce_C_CLR)     -0.067     3.169    core/core/RegFile/regs_reg[1][24]
  -------------------------------------------------------------------
                         required time                         -3.169    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[6][27]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.164ns (9.289%)  route 1.602ns (90.711%))
  Logic Levels:           0  
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.646 f  rst_all_reg/Q
                         net (fo=923, routed)         1.602     3.248    core/core/RegFile/rst_all
    SLICE_X53Y76         FDCE                                         f  core/core/RegFile/regs_reg[6][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.128     2.295    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.351 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.282     2.633    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.662 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.817     3.479    core/core/RegFile/CLK
    SLICE_X53Y76         FDCE                                         r  core/core/RegFile/regs_reg[6][27]/C
                         clock pessimism             -0.245     3.233    
    SLICE_X53Y76         FDCE (Remov_fdce_C_CLR)     -0.092     3.141    core/core/RegFile/regs_reg[6][27]
  -------------------------------------------------------------------
                         required time                         -3.141    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[6][28]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.164ns (9.289%)  route 1.602ns (90.711%))
  Logic Levels:           0  
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X54Y91         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.646 f  rst_all_reg/Q
                         net (fo=923, routed)         1.602     3.248    core/core/RegFile/rst_all
    SLICE_X53Y76         FDCE                                         f  core/core/RegFile/regs_reg[6][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.128     2.295    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.351 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.282     2.633    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.662 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.817     3.479    core/core/RegFile/CLK
    SLICE_X53Y76         FDCE                                         r  core/core/RegFile/regs_reg[6][28]/C
                         clock pessimism             -0.245     3.233    
    SLICE_X53Y76         FDCE (Remov_fdce_C_CLR)     -0.092     3.141    core/core/RegFile/regs_reg[6][28]
  -------------------------------------------------------------------
                         required time                         -3.141    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.106    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.141ns  (logic 4.271ns (38.335%)  route 6.870ns (61.665%))
  Logic Levels:           6  (FDCE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[2]/C
    SLICE_X47Y70         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[2]/Q
                         net (fo=23, routed)          0.985     1.364    core/dr/c0/clk_div_reg[2]
    SLICE_X47Y71         LUT5 (Prop_lut5_I3_O)        0.105     1.469 r  core/dr/c0/CA_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.794     2.264    core/dr/c0/CA_OBUF_inst_i_19_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.105     2.369 r  core/dr/c0/CA_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.668     3.037    core/dr/c0/CA_OBUF_inst_i_15_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.105     3.142 r  core/dr/c0/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.131     4.273    core/dr/c0/p_0_out[2]
    SLICE_X28Y67         LUT5 (Prop_lut5_I1_O)        0.119     4.392 r  core/dr/c0/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.291     7.683    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.458    11.141 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    11.141    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.706ns  (logic 4.222ns (39.431%)  route 6.485ns (60.569%))
  Logic Levels:           6  (FDCE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[2]/C
    SLICE_X47Y70         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[2]/Q
                         net (fo=23, routed)          0.985     1.364    core/dr/c0/clk_div_reg[2]
    SLICE_X47Y71         LUT5 (Prop_lut5_I3_O)        0.105     1.469 r  core/dr/c0/CA_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.794     2.264    core/dr/c0/CA_OBUF_inst_i_19_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.105     2.369 r  core/dr/c0/CA_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.668     3.037    core/dr/c0/CA_OBUF_inst_i_15_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.105     3.142 r  core/dr/c0/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.123     4.265    core/dr/c0/p_0_out[2]
    SLICE_X28Y67         LUT5 (Prop_lut5_I3_O)        0.119     4.384 r  core/dr/c0/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.913     7.298    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.409    10.706 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    10.706    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.097ns  (logic 4.122ns (40.820%)  route 5.976ns (59.180%))
  Logic Levels:           6  (FDCE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[2]/C
    SLICE_X47Y70         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[2]/Q
                         net (fo=23, routed)          0.985     1.364    core/dr/c0/clk_div_reg[2]
    SLICE_X47Y71         LUT5 (Prop_lut5_I3_O)        0.105     1.469 r  core/dr/c0/CA_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.794     2.264    core/dr/c0/CA_OBUF_inst_i_19_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.105     2.369 r  core/dr/c0/CA_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.668     3.037    core/dr/c0/CA_OBUF_inst_i_15_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.105     3.142 r  core/dr/c0/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.131     4.273    core/dr/c0/p_0_out[2]
    SLICE_X28Y67         LUT5 (Prop_lut5_I4_O)        0.105     4.378 r  core/dr/c0/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.396     6.775    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.323    10.097 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    10.097    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.033ns  (logic 4.100ns (40.864%)  route 5.933ns (59.136%))
  Logic Levels:           6  (FDCE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[2]/C
    SLICE_X47Y70         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[2]/Q
                         net (fo=23, routed)          0.985     1.364    core/dr/c0/clk_div_reg[2]
    SLICE_X47Y71         LUT5 (Prop_lut5_I3_O)        0.105     1.469 r  core/dr/c0/CA_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.794     2.264    core/dr/c0/CA_OBUF_inst_i_19_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.105     2.369 r  core/dr/c0/CA_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.668     3.037    core/dr/c0/CA_OBUF_inst_i_15_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.105     3.142 r  core/dr/c0/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.123     4.265    core/dr/c0/p_0_out[2]
    SLICE_X28Y67         LUT5 (Prop_lut5_I2_O)        0.105     4.370 r  core/dr/c0/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.362     6.732    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.301    10.033 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    10.033    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.965ns  (logic 4.082ns (40.964%)  route 5.883ns (59.036%))
  Logic Levels:           6  (FDCE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[2]/C
    SLICE_X47Y70         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[2]/Q
                         net (fo=23, routed)          0.985     1.364    core/dr/c0/clk_div_reg[2]
    SLICE_X47Y71         LUT5 (Prop_lut5_I3_O)        0.105     1.469 r  core/dr/c0/CA_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.794     2.264    core/dr/c0/CA_OBUF_inst_i_19_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.105     2.369 r  core/dr/c0/CA_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.668     3.037    core/dr/c0/CA_OBUF_inst_i_15_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.105     3.142 r  core/dr/c0/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.979     4.121    core/dr/c0/p_0_out[2]
    SLICE_X28Y68         LUT5 (Prop_lut5_I4_O)        0.105     4.226 r  core/dr/c0/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.456     6.682    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.283     9.965 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     9.965    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.668ns  (logic 4.290ns (44.374%)  route 5.378ns (55.626%))
  Logic Levels:           6  (FDCE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[2]/C
    SLICE_X47Y70         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[2]/Q
                         net (fo=23, routed)          0.985     1.364    core/dr/c0/clk_div_reg[2]
    SLICE_X47Y71         LUT5 (Prop_lut5_I3_O)        0.105     1.469 r  core/dr/c0/CA_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.794     2.264    core/dr/c0/CA_OBUF_inst_i_19_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.105     2.369 r  core/dr/c0/CA_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.668     3.037    core/dr/c0/CA_OBUF_inst_i_15_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.105     3.142 r  core/dr/c0/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.815     3.957    core/dr/c0/p_0_out[2]
    SLICE_X28Y67         LUT5 (Prop_lut5_I3_O)        0.127     4.084 r  core/dr/c0/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.115     6.199    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.469     9.668 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     9.668    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.617ns  (logic 4.695ns (48.819%)  route 4.922ns (51.181%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           4.922     6.320    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.297     9.617 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.617    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.588ns  (logic 4.078ns (42.532%)  route 5.510ns (57.468%))
  Logic Levels:           6  (FDCE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[2]/C
    SLICE_X47Y70         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[2]/Q
                         net (fo=23, routed)          0.985     1.364    core/dr/c0/clk_div_reg[2]
    SLICE_X47Y71         LUT5 (Prop_lut5_I3_O)        0.105     1.469 r  core/dr/c0/CA_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.794     2.264    core/dr/c0/CA_OBUF_inst_i_19_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.105     2.369 r  core/dr/c0/CA_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.668     3.037    core/dr/c0/CA_OBUF_inst_i_15_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.105     3.142 r  core/dr/c0/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.815     3.957    core/dr/c0/p_0_out[2]
    SLICE_X28Y67         LUT5 (Prop_lut5_I1_O)        0.105     4.062 r  core/dr/c0/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.247     6.309    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.279     9.588 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     9.588    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.267ns  (logic 3.923ns (42.334%)  route 5.344ns (57.666%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[0]/C
    SLICE_X47Y70         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[0]/Q
                         net (fo=23, routed)          1.518     1.897    core/dr/c0/clk_div_reg[0]
    SLICE_X28Y69         LUT4 (Prop_lut4_I1_O)        0.119     2.016 r  core/dr/c0/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.826     5.842    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.425     9.267 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.267    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.587ns  (logic 4.199ns (48.895%)  route 4.389ns (51.105%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.899     0.899 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           4.389     5.288    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.300     8.587 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.587    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dr/c0/clk_div_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.256ns (58.892%)  route 0.179ns (41.108%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[0]/C
    SLICE_X47Y70         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  core/dr/c0/clk_div_reg[0]/Q
                         net (fo=23, routed)          0.179     0.320    core/dr/c0/clk_div_reg[0]
    SLICE_X47Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  core/dr/c0/clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     0.365    core/dr/c0/clk_div[0]_i_2_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.435 r  core/dr/c0/clk_div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.435    core/dr/c0/clk_div_reg[0]_i_1_n_7
    SLICE_X47Y70         FDCE                                         r  core/dr/c0/clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dr/c0/clk_div_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.292ns (62.036%)  route 0.179ns (37.964%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[0]/C
    SLICE_X47Y70         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  core/dr/c0/clk_div_reg[0]/Q
                         net (fo=23, routed)          0.179     0.320    core/dr/c0/clk_div_reg[0]
    SLICE_X47Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  core/dr/c0/clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     0.365    core/dr/c0/clk_div[0]_i_2_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.471 r  core/dr/c0/clk_div_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.471    core/dr/c0/clk_div_reg[0]_i_1_n_6
    SLICE_X47Y70         FDCE                                         r  core/dr/c0/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dr/c0/clk_div_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.332ns (65.009%)  route 0.179ns (34.991%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[0]/C
    SLICE_X47Y70         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  core/dr/c0/clk_div_reg[0]/Q
                         net (fo=23, routed)          0.179     0.320    core/dr/c0/clk_div_reg[0]
    SLICE_X47Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  core/dr/c0/clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     0.365    core/dr/c0/clk_div[0]_i_2_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.511 r  core/dr/c0/clk_div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.511    core/dr/c0/clk_div_reg[0]_i_1_n_5
    SLICE_X47Y70         FDCE                                         r  core/dr/c0/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.517ns (80.826%)  route 0.360ns (19.174%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.360     0.622    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.877 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.877    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.546ns (77.669%)  route 0.444ns (22.331%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  SW_IBUF[13]_inst/O
                         net (fo=1, routed)           0.444     0.735    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.990 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.990    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.484ns (74.349%)  route 0.512ns (25.651%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.512     0.759    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.995 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.995    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.513ns (75.742%)  route 0.484ns (24.258%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=2, routed)           0.484     0.745    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.997 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.997    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.467ns (73.292%)  route 0.535ns (26.708%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           0.535     0.780    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.001 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.001    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.496ns (74.478%)  route 0.513ns (25.522%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=2, routed)           0.513     0.758    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.009 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.009    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.503ns (73.815%)  route 0.533ns (26.185%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.533     0.783    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.036 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.036    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.344ns  (logic 0.081ns (2.422%)  route 3.263ns (97.578%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     8.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     8.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     9.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.344     6.419 f  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.714     8.133    CLK_GEN/clkfbout
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     8.214 f  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           1.549     9.763    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkfbout
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout2
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_SCAN/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.774ns  (logic 3.694ns (63.971%)  route 2.080ns (36.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445     4.658    BTN_SCAN/CLK_OUT3
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  BTN_SCAN/result_reg[1]/Q
                         net (fo=1, routed)           2.080     7.118    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.315    10.432 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.432    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.553ns  (logic 3.695ns (66.545%)  route 1.858ns (33.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445     4.658    BTN_SCAN/CLK_OUT3
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.858     6.895    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.316    10.211 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.211    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 1.412ns (71.688%)  route 0.558ns (28.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/CLK_OUT3
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.558     2.213    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.484 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.484    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.410ns (67.335%)  route 0.684ns (32.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/CLK_OUT3
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[1]/Q
                         net (fo=1, routed)           0.684     2.340    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.609 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.609    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout3
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/core/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.674ns  (logic 1.605ns (9.626%)  route 15.069ns (90.374%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=8)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.576     5.837    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.918 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.372     7.290    core/core/CLK
    SLICE_X39Y65         FDCE                                         r  core/core/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     7.669 r  core/core/pc_reg[6]/Q
                         net (fo=129, routed)         2.659    10.328    core/core/Comparator/Q[4]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.105    10.433 r  core/core/Comparator/Hexs[31]_i_11/O
                         net (fo=45, routed)          3.405    13.838    core/core/RegFile/Hexs_reg[0]_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.105    13.943 f  core/core/RegFile/e_carry_i_13/O
                         net (fo=118, routed)         2.851    16.794    core/core/RegFile/ALU_src2__92[3]
    SLICE_X37Y83         LUT2 (Prop_lut2_I1_O)        0.119    16.913 f  core/core/RegFile/data_reg_0_255_0_0_i_117/O
                         net (fo=31, routed)          1.287    18.200    core/core/RegFile/data_reg_0_255_0_0_i_117_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.267    18.467 r  core/core/RegFile/data_reg_0_255_0_0_i_68/O
                         net (fo=2, routed)           0.780    19.246    core/core/RegFile/data_reg_0_255_0_0_i_68_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.105    19.351 r  core/core/RegFile/regs[5][10]_i_6/O
                         net (fo=1, routed)           0.113    19.464    core/core/RegFile/regs[5][10]_i_6_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.105    19.569 r  core/core/RegFile/regs[5][10]_i_3/O
                         net (fo=5, routed)           1.399    20.969    core/core/RegFile/regs[5][10]_i_3_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I1_O)        0.105    21.074 r  core/core/RegFile/Hexs[31]_i_66/O
                         net (fo=1, routed)           0.346    21.419    core/core/RegFile/Hexs[31]_i_66_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.105    21.524 r  core/core/RegFile/Hexs[31]_i_29/O
                         net (fo=1, routed)           0.507    22.032    core/core/RegFile/Hexs[31]_i_29_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.105    22.137 r  core/core/RegFile/Hexs[31]_i_8/O
                         net (fo=1, routed)           0.204    22.341    core/core/RegFile/Hexs[31]_i_8_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.105    22.446 r  core/core/RegFile/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.517    23.963    core/dr/E[0]
    SLICE_X44Y73         FDRE                                         r  core/dr/Hexs_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.674ns  (logic 1.605ns (9.626%)  route 15.069ns (90.374%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=8)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.576     5.837    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.918 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.372     7.290    core/core/CLK
    SLICE_X39Y65         FDCE                                         r  core/core/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     7.669 r  core/core/pc_reg[6]/Q
                         net (fo=129, routed)         2.659    10.328    core/core/Comparator/Q[4]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.105    10.433 r  core/core/Comparator/Hexs[31]_i_11/O
                         net (fo=45, routed)          3.405    13.838    core/core/RegFile/Hexs_reg[0]_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.105    13.943 f  core/core/RegFile/e_carry_i_13/O
                         net (fo=118, routed)         2.851    16.794    core/core/RegFile/ALU_src2__92[3]
    SLICE_X37Y83         LUT2 (Prop_lut2_I1_O)        0.119    16.913 f  core/core/RegFile/data_reg_0_255_0_0_i_117/O
                         net (fo=31, routed)          1.287    18.200    core/core/RegFile/data_reg_0_255_0_0_i_117_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.267    18.467 r  core/core/RegFile/data_reg_0_255_0_0_i_68/O
                         net (fo=2, routed)           0.780    19.246    core/core/RegFile/data_reg_0_255_0_0_i_68_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.105    19.351 r  core/core/RegFile/regs[5][10]_i_6/O
                         net (fo=1, routed)           0.113    19.464    core/core/RegFile/regs[5][10]_i_6_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.105    19.569 r  core/core/RegFile/regs[5][10]_i_3/O
                         net (fo=5, routed)           1.399    20.969    core/core/RegFile/regs[5][10]_i_3_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I1_O)        0.105    21.074 r  core/core/RegFile/Hexs[31]_i_66/O
                         net (fo=1, routed)           0.346    21.419    core/core/RegFile/Hexs[31]_i_66_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.105    21.524 r  core/core/RegFile/Hexs[31]_i_29/O
                         net (fo=1, routed)           0.507    22.032    core/core/RegFile/Hexs[31]_i_29_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.105    22.137 r  core/core/RegFile/Hexs[31]_i_8/O
                         net (fo=1, routed)           0.204    22.341    core/core/RegFile/Hexs[31]_i_8_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.105    22.446 r  core/core/RegFile/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.517    23.963    core/dr/E[0]
    SLICE_X44Y73         FDRE                                         r  core/dr/Hexs_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.629ns  (logic 1.605ns (9.652%)  route 15.024ns (90.348%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=8)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.576     5.837    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.918 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.372     7.290    core/core/CLK
    SLICE_X39Y65         FDCE                                         r  core/core/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     7.669 r  core/core/pc_reg[6]/Q
                         net (fo=129, routed)         2.659    10.328    core/core/Comparator/Q[4]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.105    10.433 r  core/core/Comparator/Hexs[31]_i_11/O
                         net (fo=45, routed)          3.405    13.838    core/core/RegFile/Hexs_reg[0]_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.105    13.943 f  core/core/RegFile/e_carry_i_13/O
                         net (fo=118, routed)         2.851    16.794    core/core/RegFile/ALU_src2__92[3]
    SLICE_X37Y83         LUT2 (Prop_lut2_I1_O)        0.119    16.913 f  core/core/RegFile/data_reg_0_255_0_0_i_117/O
                         net (fo=31, routed)          1.287    18.200    core/core/RegFile/data_reg_0_255_0_0_i_117_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.267    18.467 r  core/core/RegFile/data_reg_0_255_0_0_i_68/O
                         net (fo=2, routed)           0.780    19.246    core/core/RegFile/data_reg_0_255_0_0_i_68_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.105    19.351 r  core/core/RegFile/regs[5][10]_i_6/O
                         net (fo=1, routed)           0.113    19.464    core/core/RegFile/regs[5][10]_i_6_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.105    19.569 r  core/core/RegFile/regs[5][10]_i_3/O
                         net (fo=5, routed)           1.399    20.969    core/core/RegFile/regs[5][10]_i_3_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I1_O)        0.105    21.074 r  core/core/RegFile/Hexs[31]_i_66/O
                         net (fo=1, routed)           0.346    21.419    core/core/RegFile/Hexs[31]_i_66_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.105    21.524 r  core/core/RegFile/Hexs[31]_i_29/O
                         net (fo=1, routed)           0.507    22.032    core/core/RegFile/Hexs[31]_i_29_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.105    22.137 r  core/core/RegFile/Hexs[31]_i_8/O
                         net (fo=1, routed)           0.204    22.341    core/core/RegFile/Hexs[31]_i_8_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.105    22.446 r  core/core/RegFile/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.473    23.919    core/dr/E[0]
    SLICE_X43Y70         FDRE                                         r  core/dr/Hexs_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.629ns  (logic 1.605ns (9.652%)  route 15.024ns (90.348%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=8)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.576     5.837    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.918 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.372     7.290    core/core/CLK
    SLICE_X39Y65         FDCE                                         r  core/core/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     7.669 r  core/core/pc_reg[6]/Q
                         net (fo=129, routed)         2.659    10.328    core/core/Comparator/Q[4]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.105    10.433 r  core/core/Comparator/Hexs[31]_i_11/O
                         net (fo=45, routed)          3.405    13.838    core/core/RegFile/Hexs_reg[0]_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.105    13.943 f  core/core/RegFile/e_carry_i_13/O
                         net (fo=118, routed)         2.851    16.794    core/core/RegFile/ALU_src2__92[3]
    SLICE_X37Y83         LUT2 (Prop_lut2_I1_O)        0.119    16.913 f  core/core/RegFile/data_reg_0_255_0_0_i_117/O
                         net (fo=31, routed)          1.287    18.200    core/core/RegFile/data_reg_0_255_0_0_i_117_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.267    18.467 r  core/core/RegFile/data_reg_0_255_0_0_i_68/O
                         net (fo=2, routed)           0.780    19.246    core/core/RegFile/data_reg_0_255_0_0_i_68_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.105    19.351 r  core/core/RegFile/regs[5][10]_i_6/O
                         net (fo=1, routed)           0.113    19.464    core/core/RegFile/regs[5][10]_i_6_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.105    19.569 r  core/core/RegFile/regs[5][10]_i_3/O
                         net (fo=5, routed)           1.399    20.969    core/core/RegFile/regs[5][10]_i_3_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I1_O)        0.105    21.074 r  core/core/RegFile/Hexs[31]_i_66/O
                         net (fo=1, routed)           0.346    21.419    core/core/RegFile/Hexs[31]_i_66_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.105    21.524 r  core/core/RegFile/Hexs[31]_i_29/O
                         net (fo=1, routed)           0.507    22.032    core/core/RegFile/Hexs[31]_i_29_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.105    22.137 r  core/core/RegFile/Hexs[31]_i_8/O
                         net (fo=1, routed)           0.204    22.341    core/core/RegFile/Hexs[31]_i_8_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.105    22.446 r  core/core/RegFile/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.473    23.919    core/dr/E[0]
    SLICE_X43Y70         FDRE                                         r  core/dr/Hexs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.629ns  (logic 1.605ns (9.652%)  route 15.024ns (90.348%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=8)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.576     5.837    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.918 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.372     7.290    core/core/CLK
    SLICE_X39Y65         FDCE                                         r  core/core/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     7.669 r  core/core/pc_reg[6]/Q
                         net (fo=129, routed)         2.659    10.328    core/core/Comparator/Q[4]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.105    10.433 r  core/core/Comparator/Hexs[31]_i_11/O
                         net (fo=45, routed)          3.405    13.838    core/core/RegFile/Hexs_reg[0]_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.105    13.943 f  core/core/RegFile/e_carry_i_13/O
                         net (fo=118, routed)         2.851    16.794    core/core/RegFile/ALU_src2__92[3]
    SLICE_X37Y83         LUT2 (Prop_lut2_I1_O)        0.119    16.913 f  core/core/RegFile/data_reg_0_255_0_0_i_117/O
                         net (fo=31, routed)          1.287    18.200    core/core/RegFile/data_reg_0_255_0_0_i_117_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.267    18.467 r  core/core/RegFile/data_reg_0_255_0_0_i_68/O
                         net (fo=2, routed)           0.780    19.246    core/core/RegFile/data_reg_0_255_0_0_i_68_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.105    19.351 r  core/core/RegFile/regs[5][10]_i_6/O
                         net (fo=1, routed)           0.113    19.464    core/core/RegFile/regs[5][10]_i_6_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.105    19.569 r  core/core/RegFile/regs[5][10]_i_3/O
                         net (fo=5, routed)           1.399    20.969    core/core/RegFile/regs[5][10]_i_3_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I1_O)        0.105    21.074 r  core/core/RegFile/Hexs[31]_i_66/O
                         net (fo=1, routed)           0.346    21.419    core/core/RegFile/Hexs[31]_i_66_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.105    21.524 r  core/core/RegFile/Hexs[31]_i_29/O
                         net (fo=1, routed)           0.507    22.032    core/core/RegFile/Hexs[31]_i_29_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.105    22.137 r  core/core/RegFile/Hexs[31]_i_8/O
                         net (fo=1, routed)           0.204    22.341    core/core/RegFile/Hexs[31]_i_8_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.105    22.446 r  core/core/RegFile/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.473    23.919    core/dr/E[0]
    SLICE_X43Y70         FDRE                                         r  core/dr/Hexs_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.619ns  (logic 1.605ns (9.658%)  route 15.014ns (90.342%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=8)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.576     5.837    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.918 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.372     7.290    core/core/CLK
    SLICE_X39Y65         FDCE                                         r  core/core/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     7.669 r  core/core/pc_reg[6]/Q
                         net (fo=129, routed)         2.659    10.328    core/core/Comparator/Q[4]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.105    10.433 r  core/core/Comparator/Hexs[31]_i_11/O
                         net (fo=45, routed)          3.405    13.838    core/core/RegFile/Hexs_reg[0]_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.105    13.943 f  core/core/RegFile/e_carry_i_13/O
                         net (fo=118, routed)         2.851    16.794    core/core/RegFile/ALU_src2__92[3]
    SLICE_X37Y83         LUT2 (Prop_lut2_I1_O)        0.119    16.913 f  core/core/RegFile/data_reg_0_255_0_0_i_117/O
                         net (fo=31, routed)          1.287    18.200    core/core/RegFile/data_reg_0_255_0_0_i_117_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.267    18.467 r  core/core/RegFile/data_reg_0_255_0_0_i_68/O
                         net (fo=2, routed)           0.780    19.246    core/core/RegFile/data_reg_0_255_0_0_i_68_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.105    19.351 r  core/core/RegFile/regs[5][10]_i_6/O
                         net (fo=1, routed)           0.113    19.464    core/core/RegFile/regs[5][10]_i_6_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.105    19.569 r  core/core/RegFile/regs[5][10]_i_3/O
                         net (fo=5, routed)           1.399    20.969    core/core/RegFile/regs[5][10]_i_3_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I1_O)        0.105    21.074 r  core/core/RegFile/Hexs[31]_i_66/O
                         net (fo=1, routed)           0.346    21.419    core/core/RegFile/Hexs[31]_i_66_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.105    21.524 r  core/core/RegFile/Hexs[31]_i_29/O
                         net (fo=1, routed)           0.507    22.032    core/core/RegFile/Hexs[31]_i_29_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.105    22.137 r  core/core/RegFile/Hexs[31]_i_8/O
                         net (fo=1, routed)           0.204    22.341    core/core/RegFile/Hexs[31]_i_8_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.105    22.446 r  core/core/RegFile/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.463    23.909    core/dr/E[0]
    SLICE_X45Y67         FDRE                                         r  core/dr/Hexs_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.619ns  (logic 1.605ns (9.658%)  route 15.014ns (90.342%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=8)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.576     5.837    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.918 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.372     7.290    core/core/CLK
    SLICE_X39Y65         FDCE                                         r  core/core/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     7.669 r  core/core/pc_reg[6]/Q
                         net (fo=129, routed)         2.659    10.328    core/core/Comparator/Q[4]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.105    10.433 r  core/core/Comparator/Hexs[31]_i_11/O
                         net (fo=45, routed)          3.405    13.838    core/core/RegFile/Hexs_reg[0]_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.105    13.943 f  core/core/RegFile/e_carry_i_13/O
                         net (fo=118, routed)         2.851    16.794    core/core/RegFile/ALU_src2__92[3]
    SLICE_X37Y83         LUT2 (Prop_lut2_I1_O)        0.119    16.913 f  core/core/RegFile/data_reg_0_255_0_0_i_117/O
                         net (fo=31, routed)          1.287    18.200    core/core/RegFile/data_reg_0_255_0_0_i_117_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.267    18.467 r  core/core/RegFile/data_reg_0_255_0_0_i_68/O
                         net (fo=2, routed)           0.780    19.246    core/core/RegFile/data_reg_0_255_0_0_i_68_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.105    19.351 r  core/core/RegFile/regs[5][10]_i_6/O
                         net (fo=1, routed)           0.113    19.464    core/core/RegFile/regs[5][10]_i_6_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.105    19.569 r  core/core/RegFile/regs[5][10]_i_3/O
                         net (fo=5, routed)           1.399    20.969    core/core/RegFile/regs[5][10]_i_3_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I1_O)        0.105    21.074 r  core/core/RegFile/Hexs[31]_i_66/O
                         net (fo=1, routed)           0.346    21.419    core/core/RegFile/Hexs[31]_i_66_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.105    21.524 r  core/core/RegFile/Hexs[31]_i_29/O
                         net (fo=1, routed)           0.507    22.032    core/core/RegFile/Hexs[31]_i_29_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.105    22.137 r  core/core/RegFile/Hexs[31]_i_8/O
                         net (fo=1, routed)           0.204    22.341    core/core/RegFile/Hexs[31]_i_8_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.105    22.446 r  core/core/RegFile/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.463    23.909    core/dr/E[0]
    SLICE_X45Y67         FDRE                                         r  core/dr/Hexs_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.619ns  (logic 1.605ns (9.658%)  route 15.014ns (90.342%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=8)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.576     5.837    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.918 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.372     7.290    core/core/CLK
    SLICE_X39Y65         FDCE                                         r  core/core/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     7.669 r  core/core/pc_reg[6]/Q
                         net (fo=129, routed)         2.659    10.328    core/core/Comparator/Q[4]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.105    10.433 r  core/core/Comparator/Hexs[31]_i_11/O
                         net (fo=45, routed)          3.405    13.838    core/core/RegFile/Hexs_reg[0]_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.105    13.943 f  core/core/RegFile/e_carry_i_13/O
                         net (fo=118, routed)         2.851    16.794    core/core/RegFile/ALU_src2__92[3]
    SLICE_X37Y83         LUT2 (Prop_lut2_I1_O)        0.119    16.913 f  core/core/RegFile/data_reg_0_255_0_0_i_117/O
                         net (fo=31, routed)          1.287    18.200    core/core/RegFile/data_reg_0_255_0_0_i_117_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.267    18.467 r  core/core/RegFile/data_reg_0_255_0_0_i_68/O
                         net (fo=2, routed)           0.780    19.246    core/core/RegFile/data_reg_0_255_0_0_i_68_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.105    19.351 r  core/core/RegFile/regs[5][10]_i_6/O
                         net (fo=1, routed)           0.113    19.464    core/core/RegFile/regs[5][10]_i_6_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.105    19.569 r  core/core/RegFile/regs[5][10]_i_3/O
                         net (fo=5, routed)           1.399    20.969    core/core/RegFile/regs[5][10]_i_3_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I1_O)        0.105    21.074 r  core/core/RegFile/Hexs[31]_i_66/O
                         net (fo=1, routed)           0.346    21.419    core/core/RegFile/Hexs[31]_i_66_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.105    21.524 r  core/core/RegFile/Hexs[31]_i_29/O
                         net (fo=1, routed)           0.507    22.032    core/core/RegFile/Hexs[31]_i_29_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.105    22.137 r  core/core/RegFile/Hexs[31]_i_8/O
                         net (fo=1, routed)           0.204    22.341    core/core/RegFile/Hexs[31]_i_8_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.105    22.446 r  core/core/RegFile/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.463    23.909    core/dr/E[0]
    SLICE_X45Y67         FDRE                                         r  core/dr/Hexs_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.615ns  (logic 1.605ns (9.660%)  route 15.010ns (90.340%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=8)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.576     5.837    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.918 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.372     7.290    core/core/CLK
    SLICE_X39Y65         FDCE                                         r  core/core/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     7.669 r  core/core/pc_reg[6]/Q
                         net (fo=129, routed)         2.659    10.328    core/core/Comparator/Q[4]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.105    10.433 r  core/core/Comparator/Hexs[31]_i_11/O
                         net (fo=45, routed)          3.405    13.838    core/core/RegFile/Hexs_reg[0]_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.105    13.943 f  core/core/RegFile/e_carry_i_13/O
                         net (fo=118, routed)         2.851    16.794    core/core/RegFile/ALU_src2__92[3]
    SLICE_X37Y83         LUT2 (Prop_lut2_I1_O)        0.119    16.913 f  core/core/RegFile/data_reg_0_255_0_0_i_117/O
                         net (fo=31, routed)          1.287    18.200    core/core/RegFile/data_reg_0_255_0_0_i_117_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.267    18.467 r  core/core/RegFile/data_reg_0_255_0_0_i_68/O
                         net (fo=2, routed)           0.780    19.246    core/core/RegFile/data_reg_0_255_0_0_i_68_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.105    19.351 r  core/core/RegFile/regs[5][10]_i_6/O
                         net (fo=1, routed)           0.113    19.464    core/core/RegFile/regs[5][10]_i_6_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.105    19.569 r  core/core/RegFile/regs[5][10]_i_3/O
                         net (fo=5, routed)           1.399    20.969    core/core/RegFile/regs[5][10]_i_3_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I1_O)        0.105    21.074 r  core/core/RegFile/Hexs[31]_i_66/O
                         net (fo=1, routed)           0.346    21.419    core/core/RegFile/Hexs[31]_i_66_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.105    21.524 r  core/core/RegFile/Hexs[31]_i_29/O
                         net (fo=1, routed)           0.507    22.032    core/core/RegFile/Hexs[31]_i_29_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.105    22.137 r  core/core/RegFile/Hexs[31]_i_8/O
                         net (fo=1, routed)           0.204    22.341    core/core/RegFile/Hexs[31]_i_8_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.105    22.446 r  core/core/RegFile/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.459    23.905    core/dr/E[0]
    SLICE_X44Y68         FDRE                                         r  core/dr/Hexs_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.615ns  (logic 1.605ns (9.660%)  route 15.010ns (90.340%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=8)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.942     5.156    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.261 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.576     5.837    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.918 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.372     7.290    core/core/CLK
    SLICE_X39Y65         FDCE                                         r  core/core/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     7.669 r  core/core/pc_reg[6]/Q
                         net (fo=129, routed)         2.659    10.328    core/core/Comparator/Q[4]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.105    10.433 r  core/core/Comparator/Hexs[31]_i_11/O
                         net (fo=45, routed)          3.405    13.838    core/core/RegFile/Hexs_reg[0]_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.105    13.943 f  core/core/RegFile/e_carry_i_13/O
                         net (fo=118, routed)         2.851    16.794    core/core/RegFile/ALU_src2__92[3]
    SLICE_X37Y83         LUT2 (Prop_lut2_I1_O)        0.119    16.913 f  core/core/RegFile/data_reg_0_255_0_0_i_117/O
                         net (fo=31, routed)          1.287    18.200    core/core/RegFile/data_reg_0_255_0_0_i_117_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.267    18.467 r  core/core/RegFile/data_reg_0_255_0_0_i_68/O
                         net (fo=2, routed)           0.780    19.246    core/core/RegFile/data_reg_0_255_0_0_i_68_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.105    19.351 r  core/core/RegFile/regs[5][10]_i_6/O
                         net (fo=1, routed)           0.113    19.464    core/core/RegFile/regs[5][10]_i_6_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.105    19.569 r  core/core/RegFile/regs[5][10]_i_3/O
                         net (fo=5, routed)           1.399    20.969    core/core/RegFile/regs[5][10]_i_3_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I1_O)        0.105    21.074 r  core/core/RegFile/Hexs[31]_i_66/O
                         net (fo=1, routed)           0.346    21.419    core/core/RegFile/Hexs[31]_i_66_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.105    21.524 r  core/core/RegFile/Hexs[31]_i_29/O
                         net (fo=1, routed)           0.507    22.032    core/core/RegFile/Hexs[31]_i_29_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.105    22.137 r  core/core/RegFile/Hexs[31]_i_8/O
                         net (fo=1, routed)           0.204    22.341    core/core/RegFile/Hexs[31]_i_8_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.105    22.446 r  core/core/RegFile/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.459    23.905    core/dr/E[0]
    SLICE_X44Y68         FDRE                                         r  core/dr/Hexs_reg[16]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/core/RegFile/regs_reg[6][18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.737ns  (logic 0.359ns (48.693%)  route 0.378ns (51.307%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.804     1.726    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.248     2.019    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.045 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.560     2.604    core/core/RegFile/CLK
    SLICE_X49Y65         FDCE                                         r  core/core/RegFile/regs_reg[6][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDCE (Prop_fdce_C_Q)         0.141     2.745 r  core/core/RegFile/regs_reg[6][18]/Q
                         net (fo=3, routed)           0.079     2.824    core/core/RegFile/dbg_regs6[18]
    SLICE_X48Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.869 r  core/core/RegFile/Hexs[18]_i_13/O
                         net (fo=1, routed)           0.000     2.869    core/core/RegFile/Hexs[18]_i_13_n_0
    SLICE_X48Y65         MUXF7 (Prop_muxf7_I1_O)      0.065     2.934 r  core/core/RegFile/Hexs_reg[18]_i_5/O
                         net (fo=1, routed)           0.118     3.052    core/core/RegFile/Hexs_reg[18]_i_5_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.108     3.160 r  core/core/RegFile/Hexs[18]_i_1/O
                         net (fo=15, routed)          0.182     3.342    core/dr/i_data[18]
    SLICE_X43Y68         FDRE                                         r  core/dr/Hexs_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/RegFile/regs_reg[1][29]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.820ns  (logic 0.356ns (43.403%)  route 0.464ns (56.597%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.804     1.726    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.248     2.019    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.045 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.551     2.595    core/core/RegFile/CLK
    SLICE_X48Y75         FDCE                                         r  core/core/RegFile/regs_reg[1][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDCE (Prop_fdce_C_Q)         0.141     2.736 r  core/core/RegFile/regs_reg[1][29]/Q
                         net (fo=3, routed)           0.152     2.888    core/core/RegFile/regs_reg[1][31]_0[29]
    SLICE_X48Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.933 r  core/core/RegFile/Hexs[29]_i_12/O
                         net (fo=1, routed)           0.000     2.933    core/core/RegFile/Hexs[29]_i_12_n_0
    SLICE_X48Y74         MUXF7 (Prop_muxf7_I0_O)      0.062     2.995 r  core/core/RegFile/Hexs_reg[29]_i_5/O
                         net (fo=1, routed)           0.145     3.140    core/core/RegFile/Hexs_reg[29]_i_5_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.108     3.248 r  core/core/RegFile/Hexs[29]_i_1/O
                         net (fo=15, routed)          0.168     3.416    core/dr/i_data[29]
    SLICE_X45Y73         FDRE                                         r  core/dr/Hexs_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/RegFile/regs_reg[13][31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.835ns  (logic 0.359ns (42.987%)  route 0.476ns (57.013%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.804     1.726    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.248     2.019    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.045 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.562     2.606    core/core/RegFile/CLK
    SLICE_X33Y68         FDCE                                         r  core/core/RegFile/regs_reg[13][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.141     2.747 r  core/core/RegFile/regs_reg[13][31]/Q
                         net (fo=3, routed)           0.104     2.851    core/core/RegFile/dbg_regs13[31]
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.045     2.896 r  core/core/RegFile/Hexs[31]_i_37/O
                         net (fo=1, routed)           0.000     2.896    core/core/RegFile/Hexs[31]_i_37_n_0
    SLICE_X32Y68         MUXF7 (Prop_muxf7_I1_O)      0.065     2.961 r  core/core/RegFile/Hexs_reg[31]_i_12/O
                         net (fo=1, routed)           0.138     3.100    core/core/RegFile/Hexs_reg[31]_i_12_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.108     3.208 r  core/core/RegFile/Hexs[31]_i_2/O
                         net (fo=10, routed)          0.234     3.442    core/dr/i_data[31]
    SLICE_X37Y70         FDRE                                         r  core/dr/Hexs_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/RegFile/regs_reg[16][13]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.851ns  (logic 0.356ns (41.850%)  route 0.495ns (58.150%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.804     1.726    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.248     2.019    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.045 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.556     2.600    core/core/RegFile/CLK
    SLICE_X55Y67         FDCE                                         r  core/core/RegFile/regs_reg[16][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDCE (Prop_fdce_C_Q)         0.141     2.741 r  core/core/RegFile/regs_reg[16][13]/Q
                         net (fo=3, routed)           0.102     2.843    core/core/RegFile/dbg_regs16[13]
    SLICE_X54Y67         LUT6 (Prop_lut6_I5_O)        0.045     2.888 r  core/core/RegFile/Hexs[13]_i_8/O
                         net (fo=1, routed)           0.000     2.888    core/core/RegFile/Hexs[13]_i_8_n_0
    SLICE_X54Y67         MUXF7 (Prop_muxf7_I0_O)      0.062     2.950 r  core/core/RegFile/Hexs_reg[13]_i_3/O
                         net (fo=1, routed)           0.183     3.133    core/core/RegFile/Hexs_reg[13]_i_3_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I1_O)        0.108     3.241 r  core/core/RegFile/Hexs[13]_i_1/O
                         net (fo=15, routed)          0.210     3.451    core/dr/i_data[13]
    SLICE_X45Y67         FDRE                                         r  core/dr/Hexs_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/RegFile/regs_reg[6][12]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.860ns  (logic 0.359ns (41.755%)  route 0.501ns (58.245%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.804     1.726    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.248     2.019    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.045 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.560     2.604    core/core/RegFile/CLK
    SLICE_X47Y65         FDCE                                         r  core/core/RegFile/regs_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDCE (Prop_fdce_C_Q)         0.141     2.745 r  core/core/RegFile/regs_reg[6][12]/Q
                         net (fo=3, routed)           0.163     2.908    core/core/RegFile/dbg_regs6[12]
    SLICE_X45Y64         LUT5 (Prop_lut5_I0_O)        0.045     2.953 r  core/core/RegFile/Hexs[12]_i_13/O
                         net (fo=1, routed)           0.000     2.953    core/core/RegFile/Hexs[12]_i_13_n_0
    SLICE_X45Y64         MUXF7 (Prop_muxf7_I1_O)      0.065     3.018 r  core/core/RegFile/Hexs_reg[12]_i_5/O
                         net (fo=1, routed)           0.108     3.126    core/core/RegFile/Hexs_reg[12]_i_5_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I5_O)        0.108     3.234 r  core/core/RegFile/Hexs[12]_i_1/O
                         net (fo=16, routed)          0.230     3.464    core/dr/i_data[12]
    SLICE_X43Y69         FDRE                                         r  core/dr/Hexs_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/RegFile/regs_reg[13][25]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.873ns  (logic 0.358ns (41.015%)  route 0.515ns (58.985%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.804     1.726    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.248     2.019    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.045 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.552     2.596    core/core/RegFile/CLK
    SLICE_X55Y71         FDCE                                         r  core/core/RegFile/regs_reg[13][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.141     2.737 r  core/core/RegFile/regs_reg[13][25]/Q
                         net (fo=3, routed)           0.108     2.846    core/core/RegFile/dbg_regs13[25]
    SLICE_X54Y71         LUT6 (Prop_lut6_I3_O)        0.045     2.891 r  core/core/RegFile/Hexs[25]_i_11/O
                         net (fo=1, routed)           0.000     2.891    core/core/RegFile/Hexs[25]_i_11_n_0
    SLICE_X54Y71         MUXF7 (Prop_muxf7_I1_O)      0.064     2.955 r  core/core/RegFile/Hexs_reg[25]_i_4/O
                         net (fo=1, routed)           0.163     3.118    core/core/RegFile/Hexs_reg[25]_i_4_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I3_O)        0.108     3.226 r  core/core/RegFile/Hexs[25]_i_1/O
                         net (fo=12, routed)          0.243     3.469    core/dr/i_data[25]
    SLICE_X47Y71         FDRE                                         r  core/dr/Hexs_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/RegFile/regs_reg[13][17]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.870ns  (logic 0.359ns (41.252%)  route 0.511ns (58.748%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.804     1.726    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.248     2.019    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.045 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.558     2.602    core/core/RegFile/CLK
    SLICE_X49Y67         FDCE                                         r  core/core/RegFile/regs_reg[13][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDCE (Prop_fdce_C_Q)         0.141     2.743 r  core/core/RegFile/regs_reg[13][17]/Q
                         net (fo=3, routed)           0.135     2.879    core/core/RegFile/dbg_regs13[17]
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.045     2.924 r  core/core/RegFile/Hexs[17]_i_11/O
                         net (fo=1, routed)           0.000     2.924    core/core/RegFile/Hexs[17]_i_11_n_0
    SLICE_X47Y68         MUXF7 (Prop_muxf7_I1_O)      0.065     2.989 r  core/core/RegFile/Hexs_reg[17]_i_4/O
                         net (fo=1, routed)           0.153     3.141    core/core/RegFile/Hexs_reg[17]_i_4_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I3_O)        0.108     3.249 r  core/core/RegFile/Hexs[17]_i_1/O
                         net (fo=12, routed)          0.223     3.473    core/dr/i_data[17]
    SLICE_X43Y69         FDRE                                         r  core/dr/Hexs_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/RegFile/regs_reg[5][30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.889ns  (logic 0.359ns (40.370%)  route 0.530ns (59.630%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.804     1.726    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.248     2.019    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.045 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.551     2.595    core/core/RegFile/CLK
    SLICE_X48Y74         FDCE                                         r  core/core/RegFile/regs_reg[5][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.141     2.736 r  core/core/RegFile/regs_reg[5][30]/Q
                         net (fo=3, routed)           0.075     2.812    core/core/RegFile/dbg_regs5[30]
    SLICE_X49Y74         LUT5 (Prop_lut5_I2_O)        0.045     2.857 r  core/core/RegFile/Hexs[30]_i_13/O
                         net (fo=1, routed)           0.000     2.857    core/core/RegFile/Hexs[30]_i_13_n_0
    SLICE_X49Y74         MUXF7 (Prop_muxf7_I1_O)      0.065     2.922 r  core/core/RegFile/Hexs_reg[30]_i_5/O
                         net (fo=1, routed)           0.221     3.143    core/core/RegFile/Hexs_reg[30]_i_5_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.108     3.251 r  core/core/RegFile/Hexs[30]_i_1/O
                         net (fo=10, routed)          0.234     3.485    core/dr/i_data[30]
    SLICE_X45Y72         FDRE                                         r  core/dr/Hexs_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/RegFile/regs_reg[30][21]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.882ns  (logic 0.359ns (40.699%)  route 0.523ns (59.301%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.804     1.726    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.248     2.019    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.045 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.560     2.604    core/core/RegFile/CLK
    SLICE_X29Y72         FDCE                                         r  core/core/RegFile/regs_reg[30][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDCE (Prop_fdce_C_Q)         0.141     2.745 r  core/core/RegFile/regs_reg[30][21]/Q
                         net (fo=3, routed)           0.167     2.912    core/core/RegFile/dbg_regs30[21]
    SLICE_X29Y72         LUT4 (Prop_lut4_I1_O)        0.045     2.957 r  core/core/RegFile/Hexs[21]_i_7/O
                         net (fo=1, routed)           0.000     2.957    core/core/RegFile/Hexs[21]_i_7_n_0
    SLICE_X29Y72         MUXF7 (Prop_muxf7_I1_O)      0.065     3.022 r  core/core/RegFile/Hexs_reg[21]_i_2/O
                         net (fo=1, routed)           0.118     3.141    core/core/RegFile/Hexs_reg[21]_i_2_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.108     3.249 r  core/core/RegFile/Hexs[21]_i_1/O
                         net (fo=12, routed)          0.238     3.487    core/dr/i_data[21]
    SLICE_X37Y70         FDRE                                         r  core/dr/Hexs_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/RegFile/regs_reg[18][1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.915ns  (logic 0.388ns (42.401%)  route 0.527ns (57.599%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.804     1.726    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.248     2.019    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.045 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.564     2.608    core/core/RegFile/CLK
    SLICE_X30Y66         FDCE                                         r  core/core/RegFile/regs_reg[18][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDCE (Prop_fdce_C_Q)         0.164     2.772 r  core/core/RegFile/regs_reg[18][1]/Q
                         net (fo=3, routed)           0.127     2.900    core/core/RegFile/dbg_regs18[1]
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.045     2.945 r  core/core/RegFile/Hexs[1]_i_8/O
                         net (fo=1, routed)           0.000     2.945    core/core/RegFile/Hexs[1]_i_8_n_0
    SLICE_X31Y67         MUXF7 (Prop_muxf7_I0_O)      0.071     3.016 r  core/core/RegFile/Hexs_reg[1]_i_3/O
                         net (fo=2, routed)           0.107     3.123    core/core/RegFile/Hexs_reg[1]_i_3_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.108     3.231 r  core/core/RegFile/Hexs[1]_i_1/O
                         net (fo=9, routed)           0.293     3.523    core/dr/i_data[1]
    SLICE_X41Y68         FDRE                                         r  core/dr/Hexs_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_ctrl/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 3.734ns (43.302%)  route 4.889ns (56.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.392     4.602    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y55         FDSE                                         r  uart_tx_ctrl/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDSE (Prop_fdse_C_Q)         0.433     5.035 r  uart_tx_ctrl/txBit_reg/Q
                         net (fo=1, routed)           4.889     9.924    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.301    13.225 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    13.225    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_ctrl/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.722ns  (logic 1.420ns (38.150%)  route 2.302ns (61.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y55         FDSE                                         r  uart_tx_ctrl/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDSE (Prop_fdse_C_Q)         0.164     1.658 r  uart_tx_ctrl/txBit_reg/Q
                         net (fo=1, routed)           2.302     3.960    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     5.216 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     5.216    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout2

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_C
                            (input port)
  Destination:            BTN_SCAN/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.286ns  (logic 1.408ns (61.587%)  route 0.878ns (38.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN_C (IN)
                         net (fo=0)                   0.000     0.000    BTN_C
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  BTN_C_IBUF_inst/O
                         net (fo=1, routed)           0.878     2.286    BTN_SCAN/BTN_C_IBUF
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337     4.391    BTN_SCAN/CLK_OUT3
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[1]/C

Slack:                    inf
  Source:                 BTN_R
                            (input port)
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.005ns  (logic 1.398ns (69.744%)  route 0.607ns (30.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_R (IN)
                         net (fo=0)                   0.000     0.000    BTN_R
    M17                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  BTN_R_IBUF_inst/O
                         net (fo=1, routed)           0.607     2.005    BTN_SCAN/BTN_R_IBUF
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337     4.391    BTN_SCAN/CLK_OUT3
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_R
                            (input port)
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.235ns (44.663%)  route 0.292ns (55.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_R (IN)
                         net (fo=0)                   0.000     0.000    BTN_R
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_R_IBUF_inst/O
                         net (fo=1, routed)           0.292     0.527    BTN_SCAN/BTN_R_IBUF
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.864     2.031    BTN_SCAN/CLK_OUT3
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C

Slack:                    inf
  Source:                 BTN_C
                            (input port)
  Destination:            BTN_SCAN/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.244ns (38.172%)  route 0.396ns (61.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN_C (IN)
                         net (fo=0)                   0.000     0.000    BTN_C
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTN_C_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.640    BTN_SCAN/BTN_C_IBUF
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.864     2.031    BTN_SCAN/CLK_OUT3
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout3

Max Delay           842 Endpoints
Min Delay           842 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.145ns  (logic 3.225ns (19.973%)  route 12.920ns (80.027%))
  Logic Levels:           11  (IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           2.498     3.909    DEBUG_CTRL/LED_OBUF[1]
    SLICE_X30Y60         LUT3 (Prop_lut3_I1_O)        0.105     4.014 r  DEBUG_CTRL/buffer_reg_i_607/O
                         net (fo=128, routed)         4.387     8.401    core/core/debug_addr[0]
    SLICE_X53Y70         LUT6 (Prop_lut6_I4_O)        0.105     8.506 f  core/core/buffer_reg_i_431/O
                         net (fo=1, routed)           0.000     8.506    core/core/buffer_reg_i_431_n_0
    SLICE_X53Y70         MUXF7 (Prop_muxf7_I1_O)      0.206     8.712 f  core/core/buffer_reg_i_302/O
                         net (fo=1, routed)           0.688     9.399    core/core/buffer_reg_i_302_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.250     9.649 f  core/core/buffer_reg_i_214/O
                         net (fo=1, routed)           1.058    10.707    core/core/RegFile/debug_data[17]
    SLICE_X43Y69         LUT6 (Prop_lut6_I0_O)        0.105    10.812 f  core/core/RegFile/buffer_reg_i_138/O
                         net (fo=9, routed)           0.852    11.664    core/core/RegFile/buffer_reg_i_138_n_0
    SLICE_X35Y64         LUT3 (Prop_lut3_I2_O)        0.124    11.788 r  core/core/RegFile/buffer_reg_i_139/O
                         net (fo=5, routed)           0.856    12.644    core/core/RegFile/buffer_reg_i_139_n_0
    SLICE_X34Y62         LUT4 (Prop_lut4_I1_O)        0.280    12.924 r  core/core/RegFile/buffer_reg_i_141/O
                         net (fo=1, routed)           0.456    13.380    core/core/RegFile/buffer_reg_i_141_n_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I0_O)        0.267    13.647 r  core/core/RegFile/buffer_reg_i_63/O
                         net (fo=1, routed)           0.621    14.268    DEBUG_CTRL/buffer_reg_3
    SLICE_X30Y61         LUT6 (Prop_lut6_I3_O)        0.267    14.535 r  DEBUG_CTRL/buffer_reg_i_19/O
                         net (fo=2, routed)           0.687    15.223    DEBUG_CTRL/buffer_reg_i_19_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I5_O)        0.105    15.328 r  DEBUG_CTRL/buffer_reg_i_4/O
                         net (fo=1, routed)           0.817    16.145    UART_BUFF/sim_uart_char[5]
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.315     4.370    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.119ns  (logic 3.225ns (20.005%)  route 12.895ns (79.995%))
  Logic Levels:           11  (IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           2.498     3.909    DEBUG_CTRL/LED_OBUF[1]
    SLICE_X30Y60         LUT3 (Prop_lut3_I1_O)        0.105     4.014 r  DEBUG_CTRL/buffer_reg_i_607/O
                         net (fo=128, routed)         4.387     8.401    core/core/debug_addr[0]
    SLICE_X53Y70         LUT6 (Prop_lut6_I4_O)        0.105     8.506 f  core/core/buffer_reg_i_431/O
                         net (fo=1, routed)           0.000     8.506    core/core/buffer_reg_i_431_n_0
    SLICE_X53Y70         MUXF7 (Prop_muxf7_I1_O)      0.206     8.712 f  core/core/buffer_reg_i_302/O
                         net (fo=1, routed)           0.688     9.399    core/core/buffer_reg_i_302_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.250     9.649 f  core/core/buffer_reg_i_214/O
                         net (fo=1, routed)           1.058    10.707    core/core/RegFile/debug_data[17]
    SLICE_X43Y69         LUT6 (Prop_lut6_I0_O)        0.105    10.812 f  core/core/RegFile/buffer_reg_i_138/O
                         net (fo=9, routed)           0.852    11.664    core/core/RegFile/buffer_reg_i_138_n_0
    SLICE_X35Y64         LUT3 (Prop_lut3_I2_O)        0.124    11.788 r  core/core/RegFile/buffer_reg_i_139/O
                         net (fo=5, routed)           0.856    12.644    core/core/RegFile/buffer_reg_i_139_n_0
    SLICE_X34Y62         LUT4 (Prop_lut4_I1_O)        0.280    12.924 r  core/core/RegFile/buffer_reg_i_141/O
                         net (fo=1, routed)           0.456    13.380    core/core/RegFile/buffer_reg_i_141_n_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I0_O)        0.267    13.647 r  core/core/RegFile/buffer_reg_i_63/O
                         net (fo=1, routed)           0.621    14.268    DEBUG_CTRL/buffer_reg_3
    SLICE_X30Y61         LUT6 (Prop_lut6_I3_O)        0.267    14.535 r  DEBUG_CTRL/buffer_reg_i_19/O
                         net (fo=2, routed)           0.689    15.225    DEBUG_CTRL/buffer_reg_i_19_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I5_O)        0.105    15.330 r  DEBUG_CTRL/buffer_reg_i_5/O
                         net (fo=1, routed)           0.790    16.119    UART_BUFF/sim_uart_char[4]
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.315     4.370    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.646ns  (logic 2.707ns (17.299%)  route 12.939ns (82.701%))
  Logic Levels:           11  (IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           2.498     3.909    DEBUG_CTRL/LED_OBUF[1]
    SLICE_X30Y60         LUT3 (Prop_lut3_I1_O)        0.105     4.014 r  DEBUG_CTRL/buffer_reg_i_607/O
                         net (fo=128, routed)         4.139     8.153    core/core/debug_addr[0]
    SLICE_X53Y77         LUT4 (Prop_lut4_I3_O)        0.105     8.258 r  core/core/buffer_reg_i_599/O
                         net (fo=1, routed)           0.000     8.258    core/core/buffer_reg_i_599_n_0
    SLICE_X53Y77         MUXF7 (Prop_muxf7_I1_O)      0.206     8.464 r  core/core/buffer_reg_i_412/O
                         net (fo=1, routed)           0.788     9.251    core/core/buffer_reg_i_412_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I0_O)        0.250     9.501 r  core/core/buffer_reg_i_262/O
                         net (fo=1, routed)           1.010    10.511    core/core/RegFile/debug_data[25]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.105    10.616 r  core/core/RegFile/buffer_reg_i_193/O
                         net (fo=5, routed)           1.103    11.719    core/core/RegFile/buffer_reg_i_193_n_0
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.105    11.824 r  core/core/RegFile/buffer_reg_i_127/O
                         net (fo=4, routed)           0.917    12.741    core/core/RegFile/FSM_onehot_state_reg[1]_0[21]
    SLICE_X33Y64         LUT6 (Prop_lut6_I2_O)        0.105    12.846 r  core/core/RegFile/buffer_reg_i_114/O
                         net (fo=1, routed)           0.660    13.506    core/core/RegFile/buffer_reg_i_114_n_0
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.105    13.611 r  core/core/RegFile/buffer_reg_i_43/O
                         net (fo=1, routed)           0.672    14.282    DEBUG_CTRL/buffer_reg_5
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.105    14.387 r  DEBUG_CTRL/buffer_reg_i_12/O
                         net (fo=1, routed)           0.239    14.626    DEBUG_CTRL/buffer_reg_i_12_n_0
    SLICE_X30Y61         LUT6 (Prop_lut6_I0_O)        0.105    14.731 r  DEBUG_CTRL/buffer_reg_i_3/O
                         net (fo=1, routed)           0.915    15.646    UART_BUFF/sim_uart_char[6]
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.315     4.370    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.456ns  (logic 2.782ns (17.996%)  route 12.675ns (82.004%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           2.498     3.909    DEBUG_CTRL/LED_OBUF[1]
    SLICE_X30Y60         LUT3 (Prop_lut3_I1_O)        0.105     4.014 r  DEBUG_CTRL/buffer_reg_i_607/O
                         net (fo=128, routed)         4.139     8.153    core/core/debug_addr[0]
    SLICE_X53Y77         LUT4 (Prop_lut4_I3_O)        0.105     8.258 r  core/core/buffer_reg_i_599/O
                         net (fo=1, routed)           0.000     8.258    core/core/buffer_reg_i_599_n_0
    SLICE_X53Y77         MUXF7 (Prop_muxf7_I1_O)      0.206     8.464 r  core/core/buffer_reg_i_412/O
                         net (fo=1, routed)           0.788     9.251    core/core/buffer_reg_i_412_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I0_O)        0.250     9.501 r  core/core/buffer_reg_i_262/O
                         net (fo=1, routed)           1.010    10.511    core/core/RegFile/debug_data[25]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.105    10.616 r  core/core/RegFile/buffer_reg_i_193/O
                         net (fo=5, routed)           1.103    11.719    core/core/RegFile/buffer_reg_i_193_n_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I2_O)        0.115    11.834 r  core/core/RegFile/buffer_reg_i_169/O
                         net (fo=2, routed)           0.752    12.585    core/core/RegFile/DEBUG_CTRL/p_3_out[97]
    SLICE_X31Y65         LUT6 (Prop_lut6_I3_O)        0.275    12.860 r  core/core/RegFile/buffer_reg_i_96/O
                         net (fo=1, routed)           0.782    13.642    DEBUG_CTRL/buffer_reg_9
    SLICE_X31Y61         LUT5 (Prop_lut5_I0_O)        0.105    13.747 r  DEBUG_CTRL/buffer_reg_i_32/O
                         net (fo=1, routed)           0.673    14.421    DEBUG_CTRL/buffer_reg_i_32_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I2_O)        0.105    14.526 r  DEBUG_CTRL/buffer_reg_i_8/O
                         net (fo=1, routed)           0.931    15.456    UART_BUFF/sim_uart_char[1]
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.315     4.370    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.246ns  (logic 2.783ns (18.251%)  route 12.464ns (81.749%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           2.498     3.909    DEBUG_CTRL/LED_OBUF[1]
    SLICE_X30Y60         LUT3 (Prop_lut3_I1_O)        0.105     4.014 r  DEBUG_CTRL/buffer_reg_i_607/O
                         net (fo=128, routed)         4.387     8.401    core/core/debug_addr[0]
    SLICE_X53Y70         LUT6 (Prop_lut6_I4_O)        0.105     8.506 f  core/core/buffer_reg_i_431/O
                         net (fo=1, routed)           0.000     8.506    core/core/buffer_reg_i_431_n_0
    SLICE_X53Y70         MUXF7 (Prop_muxf7_I1_O)      0.206     8.712 f  core/core/buffer_reg_i_302/O
                         net (fo=1, routed)           0.688     9.399    core/core/buffer_reg_i_302_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.250     9.649 f  core/core/buffer_reg_i_214/O
                         net (fo=1, routed)           1.058    10.707    core/core/RegFile/debug_data[17]
    SLICE_X43Y69         LUT6 (Prop_lut6_I0_O)        0.105    10.812 f  core/core/RegFile/buffer_reg_i_138/O
                         net (fo=9, routed)           0.852    11.664    core/core/RegFile/buffer_reg_i_138_n_0
    SLICE_X35Y64         LUT3 (Prop_lut3_I2_O)        0.124    11.788 r  core/core/RegFile/buffer_reg_i_139/O
                         net (fo=5, routed)           0.567    12.355    core/core/RegFile/buffer_reg_i_139_n_0
    SLICE_X34Y62         LUT2 (Prop_lut2_I0_O)        0.267    12.622 r  core/core/RegFile/buffer_reg_i_76/O
                         net (fo=2, routed)           0.787    13.409    DEBUG_CTRL/buffer_reg_i_13_0[14]
    SLICE_X31Y62         LUT6 (Prop_lut6_I3_O)        0.105    13.514 r  DEBUG_CTRL/buffer_reg_i_24/O
                         net (fo=1, routed)           0.651    14.165    DEBUG_CTRL/buffer_reg_i_24_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I3_O)        0.105    14.270 r  DEBUG_CTRL/buffer_reg_i_6/O
                         net (fo=1, routed)           0.976    15.246    UART_BUFF/sim_uart_char[3]
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.315     4.370    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.163ns  (logic 2.964ns (19.545%)  route 12.199ns (80.455%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           2.498     3.909    DEBUG_CTRL/LED_OBUF[1]
    SLICE_X30Y60         LUT3 (Prop_lut3_I1_O)        0.105     4.014 r  DEBUG_CTRL/buffer_reg_i_607/O
                         net (fo=128, routed)         4.202     8.215    core/core/debug_addr[0]
    SLICE_X50Y77         LUT6 (Prop_lut6_I4_O)        0.105     8.320 r  core/core/buffer_reg_i_616/O
                         net (fo=1, routed)           0.000     8.320    core/core/buffer_reg_i_616_n_0
    SLICE_X50Y77         MUXF7 (Prop_muxf7_I0_O)      0.201     8.521 r  core/core/buffer_reg_i_474/O
                         net (fo=1, routed)           0.651     9.172    core/core/buffer_reg_i_474_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.242     9.414 r  core/core/buffer_reg_i_323/O
                         net (fo=1, routed)           0.839    10.253    core/core/RegFile/debug_data[26]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.105    10.358 r  core/core/RegFile/buffer_reg_i_224/O
                         net (fo=3, routed)           0.945    11.303    core/core/RegFile/buffer_reg_i_224_n_0
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.105    11.408 r  core/core/RegFile/buffer_reg_i_155/O
                         net (fo=2, routed)           0.627    12.034    DEBUG_CTRL/buffer_reg_i_13_0[23]
    SLICE_X32Y64         LUT5 (Prop_lut5_I0_O)        0.108    12.142 r  DEBUG_CTRL/buffer_reg_i_226/O
                         net (fo=1, routed)           0.123    12.265    DEBUG_CTRL/buffer_reg_i_226_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.267    12.532 r  DEBUG_CTRL/buffer_reg_i_159/O
                         net (fo=1, routed)           0.516    13.049    DEBUG_CTRL/buffer_reg_i_159_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.105    13.154 r  DEBUG_CTRL/buffer_reg_i_89/O
                         net (fo=1, routed)           0.666    13.820    DEBUG_CTRL/buffer_reg_i_89_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.105    13.925 r  DEBUG_CTRL/buffer_reg_i_29/O
                         net (fo=1, routed)           0.222    14.146    DEBUG_CTRL/buffer_reg_i_29_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I4_O)        0.105    14.251 r  DEBUG_CTRL/buffer_reg_i_7/O
                         net (fo=1, routed)           0.911    15.163    UART_BUFF/sim_uart_char[2]
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.315     4.370    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.095ns  (logic 2.774ns (18.374%)  route 12.322ns (81.626%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           2.498     3.909    DEBUG_CTRL/LED_OBUF[1]
    SLICE_X30Y60         LUT3 (Prop_lut3_I1_O)        0.105     4.014 r  DEBUG_CTRL/buffer_reg_i_607/O
                         net (fo=128, routed)         4.139     8.153    core/core/debug_addr[0]
    SLICE_X53Y77         LUT4 (Prop_lut4_I3_O)        0.105     8.258 r  core/core/buffer_reg_i_599/O
                         net (fo=1, routed)           0.000     8.258    core/core/buffer_reg_i_599_n_0
    SLICE_X53Y77         MUXF7 (Prop_muxf7_I1_O)      0.206     8.464 r  core/core/buffer_reg_i_412/O
                         net (fo=1, routed)           0.788     9.251    core/core/buffer_reg_i_412_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I0_O)        0.250     9.501 r  core/core/buffer_reg_i_262/O
                         net (fo=1, routed)           1.010    10.511    core/core/RegFile/debug_data[25]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.105    10.616 r  core/core/RegFile/buffer_reg_i_193/O
                         net (fo=5, routed)           1.103    11.719    core/core/RegFile/buffer_reg_i_193_n_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I2_O)        0.115    11.834 r  core/core/RegFile/buffer_reg_i_176/O
                         net (fo=2, routed)           0.947    12.780    DEBUG_CTRL/buffer_reg_i_13_0[18]
    SLICE_X29Y61         LUT6 (Prop_lut6_I2_O)        0.267    13.047 r  DEBUG_CTRL/buffer_reg_i_103/O
                         net (fo=1, routed)           0.205    13.252    DEBUG_CTRL/buffer_reg_i_103_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I4_O)        0.105    13.357 r  DEBUG_CTRL/buffer_reg_i_35/O
                         net (fo=1, routed)           0.803    14.160    DEBUG_CTRL/buffer_reg_i_35_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.105    14.265 r  DEBUG_CTRL/buffer_reg_i_9/O
                         net (fo=1, routed)           0.830    15.095    UART_BUFF/sim_uart_char[0]
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.315     4.370    UART_BUFF/CLK_OUT4
    RAMB18_X0Y22         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            rst_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.745ns  (logic 1.543ns (32.520%)  route 3.202ns (67.480%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  RSTN_IBUF_inst/O
                         net (fo=1, routed)           3.202     4.640    RSTN_IBUF
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.105     4.745 r  rst_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.745    p_1_out[0]
    SLICE_X52Y91         FDRE                                         r  rst_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.257     4.311    clk_cpu
    SLICE_X52Y91         FDRE                                         r  rst_count_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.380ns  (logic 1.514ns (34.559%)  route 2.866ns (65.441%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           2.866     4.275    DEBUG_CTRL/LED_OBUF[0]
    SLICE_X28Y61         LUT6 (Prop_lut6_I3_O)        0.105     4.380 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000     4.380    DEBUG_CTRL/start_i_1_n_0
    SLICE_X28Y61         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.270     4.324    DEBUG_CTRL/CLK_OUT4
    SLICE_X28Y61         FDRE                                         r  DEBUG_CTRL/start_reg/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/RegFile/regs_reg[30][0]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.363ns  (logic 0.657ns (15.058%)  route 3.706ns (84.942%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[0]/C
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  core/dr/Hexs_reg[0]/Q
                         net (fo=4, routed)           1.144     1.577    core/core/RegFile/regs_reg[11][31]_0[0]
    SLICE_X35Y64         LUT5 (Prop_lut5_I2_O)        0.105     1.682 r  core/core/RegFile/regs[5][0]_i_1/O
                         net (fo=22, routed)          1.898     3.580    core/core/RegFile/regs[5][0]_i_1_n_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I1_O)        0.119     3.699 r  core/core/RegFile/regs[16][0]_i_1/O
                         net (fo=4, routed)           0.665     4.363    core/core/RegFile/regs[16][0]_i_1_n_0
    SLICE_X36Y57         FDCE                                         r  core/core/RegFile/regs_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.725     4.779    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084     4.863 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.511     5.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.451 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         1.271     6.722    core/core/RegFile/CLK
    SLICE_X36Y57         FDCE                                         r  core/core/RegFile/regs_reg[30][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/dr/Hexs_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/RegFile/regs_reg[5][31]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.623%)  route 0.272ns (59.377%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[31]/C
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[31]/Q
                         net (fo=2, routed)           0.137     0.278    core/core/RegFile/regs_reg[11][31]_0[31]
    SLICE_X35Y70         LUT5 (Prop_lut5_I2_O)        0.045     0.323 r  core/core/RegFile/regs[5][31]_i_2/O
                         net (fo=22, routed)          0.135     0.458    core/core/RegFile/regs[5][31]_i_2_n_0
    SLICE_X35Y70         FDCE                                         r  core/core/RegFile/regs_reg[5][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.128     2.295    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.351 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.282     2.633    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.662 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.828     3.490    core/core/RegFile/CLK
    SLICE_X35Y70         FDCE                                         r  core/core/RegFile/regs_reg[5][31]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/RegFile/regs_reg[13][22]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.491%)  route 0.324ns (63.509%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[22]/C
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[22]/Q
                         net (fo=2, routed)           0.166     0.307    core/core/RegFile/regs_reg[11][31]_0[22]
    SLICE_X35Y71         LUT5 (Prop_lut5_I2_O)        0.045     0.352 r  core/core/RegFile/regs[5][22]_i_1/O
                         net (fo=22, routed)          0.158     0.510    core/core/RegFile/regs[5][22]_i_1_n_0
    SLICE_X33Y71         FDCE                                         r  core/core/RegFile/regs_reg[13][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.128     2.295    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.351 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.282     2.633    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.662 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.828     3.490    core/core/RegFile/CLK
    SLICE_X33Y71         FDCE                                         r  core/core/RegFile/regs_reg[13][22]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/RegFile/regs_reg[11][28]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.054%)  route 0.345ns (64.946%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[28]/C
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[28]/Q
                         net (fo=2, routed)           0.122     0.263    core/core/RegFile/regs_reg[11][31]_0[28]
    SLICE_X47Y73         LUT5 (Prop_lut5_I2_O)        0.045     0.308 r  core/core/RegFile/regs[5][28]_i_1/O
                         net (fo=22, routed)          0.223     0.531    core/core/RegFile/regs[5][28]_i_1_n_0
    SLICE_X50Y74         FDCE                                         r  core/core/RegFile/regs_reg[11][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.128     2.295    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.351 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.282     2.633    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.662 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.817     3.479    core/core/RegFile/CLK
    SLICE_X50Y74         FDCE                                         r  core/core/RegFile/regs_reg[11][28]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/RegFile/regs_reg[13][28]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.054%)  route 0.345ns (64.946%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[28]/C
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[28]/Q
                         net (fo=2, routed)           0.122     0.263    core/core/RegFile/regs_reg[11][31]_0[28]
    SLICE_X47Y73         LUT5 (Prop_lut5_I2_O)        0.045     0.308 r  core/core/RegFile/regs[5][28]_i_1/O
                         net (fo=22, routed)          0.223     0.531    core/core/RegFile/regs[5][28]_i_1_n_0
    SLICE_X51Y74         FDCE                                         r  core/core/RegFile/regs_reg[13][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.128     2.295    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.351 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.282     2.633    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.662 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.817     3.479    core/core/RegFile/CLK
    SLICE_X51Y74         FDCE                                         r  core/core/RegFile/regs_reg[13][28]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/RegFile/regs_reg[27][31]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.234ns (43.276%)  route 0.307ns (56.724%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[31]/C
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[31]/Q
                         net (fo=2, routed)           0.137     0.278    core/core/RegFile/regs_reg[11][31]_0[31]
    SLICE_X35Y70         LUT5 (Prop_lut5_I2_O)        0.045     0.323 r  core/core/RegFile/regs[5][31]_i_2/O
                         net (fo=22, routed)          0.169     0.493    core/core/RegFile/regs[5][31]_i_2_n_0
    SLICE_X33Y70         LUT4 (Prop_lut4_I1_O)        0.048     0.541 r  core/core/RegFile/regs[27][31]_i_2/O
                         net (fo=1, routed)           0.000     0.541    core/core/RegFile/regs[27][31]_i_2_n_0
    SLICE_X33Y70         FDCE                                         r  core/core/RegFile/regs_reg[27][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.128     2.295    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.351 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.282     2.633    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.662 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.829     3.491    core/core/RegFile/CLK
    SLICE_X33Y70         FDCE                                         r  core/core/RegFile/regs_reg[27][31]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/RegFile/regs_reg[26][28]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.234ns (42.491%)  route 0.317ns (57.509%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[28]/C
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[28]/Q
                         net (fo=2, routed)           0.122     0.263    core/core/RegFile/regs_reg[11][31]_0[28]
    SLICE_X47Y73         LUT5 (Prop_lut5_I2_O)        0.045     0.308 r  core/core/RegFile/regs[5][28]_i_1/O
                         net (fo=22, routed)          0.195     0.503    core/core/RegFile/regs[5][28]_i_1_n_0
    SLICE_X51Y73         LUT4 (Prop_lut4_I1_O)        0.048     0.551 r  core/core/RegFile/regs[26][28]_i_1/O
                         net (fo=1, routed)           0.000     0.551    core/core/RegFile/regs[26][28]_i_1_n_0
    SLICE_X51Y73         FDCE                                         r  core/core/RegFile/regs_reg[26][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.128     2.295    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.351 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.282     2.633    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.662 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.818     3.480    core/core/RegFile/CLK
    SLICE_X51Y73         FDCE                                         r  core/core/RegFile/regs_reg[26][28]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/RegFile/regs_reg[27][13]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.231ns (41.405%)  route 0.327ns (58.595%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[13]/C
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[13]/Q
                         net (fo=2, routed)           0.123     0.264    core/core/RegFile/regs_reg[11][31]_0[13]
    SLICE_X47Y67         LUT5 (Prop_lut5_I1_O)        0.045     0.309 r  core/core/RegFile/regs[5][13]_i_1/O
                         net (fo=22, routed)          0.204     0.513    core/core/RegFile/regs[5][13]_i_1_n_0
    SLICE_X51Y66         LUT4 (Prop_lut4_I1_O)        0.045     0.558 r  core/core/RegFile/regs[27][13]_i_1/O
                         net (fo=1, routed)           0.000     0.558    core/core/RegFile/regs[27][13]_i_1_n_0
    SLICE_X51Y66         FDCE                                         r  core/core/RegFile/regs_reg[27][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.128     2.295    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.351 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.282     2.633    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.662 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.826     3.488    core/core/RegFile/CLK
    SLICE_X51Y66         FDCE                                         r  core/core/RegFile/regs_reg[27][13]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/RegFile/regs_reg[11][30]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.318%)  route 0.372ns (66.682%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[30]/C
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[30]/Q
                         net (fo=2, routed)           0.174     0.315    core/core/RegFile/regs_reg[11][31]_0[30]
    SLICE_X47Y72         LUT5 (Prop_lut5_I2_O)        0.045     0.360 r  core/core/RegFile/regs[5][30]_i_1/O
                         net (fo=22, routed)          0.198     0.558    core/core/RegFile/regs[5][30]_i_1_n_0
    SLICE_X49Y71         FDCE                                         r  core/core/RegFile/regs_reg[11][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.128     2.295    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.351 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.282     2.633    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.662 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.823     3.485    core/core/RegFile/CLK
    SLICE_X49Y71         FDCE                                         r  core/core/RegFile/regs_reg[11][30]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/RegFile/regs_reg[11][31]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.311%)  route 0.372ns (66.689%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[31]/C
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[31]/Q
                         net (fo=2, routed)           0.137     0.278    core/core/RegFile/regs_reg[11][31]_0[31]
    SLICE_X35Y70         LUT5 (Prop_lut5_I2_O)        0.045     0.323 r  core/core/RegFile/regs[5][31]_i_2/O
                         net (fo=22, routed)          0.235     0.558    core/core/RegFile/regs[5][31]_i_2_n_0
    SLICE_X32Y68         FDCE                                         r  core/core/RegFile/regs_reg[11][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.128     2.295    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.351 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.282     2.633    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.662 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.831     3.493    core/core/RegFile/CLK
    SLICE_X32Y68         FDCE                                         r  core/core/RegFile/regs_reg[11][31]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/RegFile/regs_reg[13][30]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.887%)  route 0.380ns (67.113%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[30]/C
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[30]/Q
                         net (fo=2, routed)           0.174     0.315    core/core/RegFile/regs_reg[11][31]_0[30]
    SLICE_X47Y72         LUT5 (Prop_lut5_I2_O)        0.045     0.360 r  core/core/RegFile/regs[5][30]_i_1/O
                         net (fo=22, routed)          0.205     0.566    core/core/RegFile/regs[5][30]_i_1_n_0
    SLICE_X49Y72         FDCE                                         r  core/core/RegFile/regs_reg[13][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.128     2.295    BTN_SCAN/CLK_OUT4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.351 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.282     2.633    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.662 r  regs_reg[1][31]_i_3/O
                         net (fo=896, routed)         0.822     3.484    core/core/RegFile/CLK
    SLICE_X49Y72         FDCE                                         r  core/core/RegFile/regs_reg[13][30]/C





