# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 4 7 7 7
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 3
UNBLOCK 4 1
CPU 4 0 0
CPU 4 4 1
CPU 4 2 2
# CONTEXT CPU 3 4
UNBLOCK 5 3
CPU 5 0 0
CPU 5 4 1
CPU 5 2 2
CPU 5 5 3
BLOCK 6 0
# CONTEXT CPU 0 6
CPU 6 4 1
CPU 6 2 2
CPU 6 5 3
BLOCK 7 2
UNBLOCK 7 0
CPU 7 6 0
CPU 7 4 1
# CONTEXT CPU 2 7
CPU 7 5 3
UNBLOCK 8 2
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
CPU 8 7 2
CPU 8 5 3
CPU 9 8 0
CPU 9 9 1
CPU 9 7 2
CPU 9 5 3
BLOCK 10 8
# CONTEXT CPU 0 10
CPU 10 9 1
CPU 10 7 2
CPU 10 5 3
BLOCK 11 9
BLOCK 11 5
UNBLOCK 11 8
CPU 11 10 0
# CONTEXT CPU 1 11
# CONTEXT CPU 2 11
# CONTEXT CPU 3 11
UNBLOCK 12 5
UNBLOCK 12 9
CPU 12 10 0
CPU 12 11 1
CPU 12 12 2
CPU 12 13 3
CPU 13 10 0
CPU 13 11 1
CPU 13 12 2
# CONTEXT CPU 3 13
BLOCK 14 10
BLOCK 14 12
# CONTEXT CPU 0 14
CPU 14 11 1
# CONTEXT CPU 2 14
CPU 14 14 3
BLOCK 15 11
BLOCK 15 14
UNBLOCK 15 10
UNBLOCK 15 12
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
UNBLOCK 16 11
UNBLOCK 16 14
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
# CONTEXT CPU 3 16
CPU 17 1 0
# CONTEXT CPU 1 17
CPU 17 3 2
# CONTEXT CPU 3 17
CPU 18 1 0
CPU 18 0 1
CPU 18 3 2
CPU 18 2 3
CPU 19 1 0
CPU 19 0 1
CPU 19 3 2
CPU 19 2 3
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
CPU 20 3 2
CPU 20 2 3
EXIT 21 2 3
CPU 21 6 0
CPU 21 4 1
CPU 21 3 2
# CONTEXT CPU 3 21
BLOCK 22 4
CPU 22 6 0
# CONTEXT CPU 1 22
CPU 22 3 2
# CONTEXT CPU 3 22
BLOCK 23 6
EXIT 23 3 2
UNBLOCK 23 4
# CONTEXT CPU 0 23
# CONTEXT CPU 1 23
# CONTEXT CPU 2 23
# CONTEXT CPU 3 23
UNBLOCK 24 6
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
# CONTEXT CPU 2 24
CPU 24 8 3
# CONTEXT CPU 0 25
CPU 25 7 1
# CONTEXT CPU 2 25
CPU 25 8 3
CPU 26 5 0
CPU 26 7 1
CPU 26 9 2
CPU 26 8 3
BLOCK 27 7
CPU 27 5 0
# CONTEXT CPU 1 27
CPU 27 9 2
CPU 27 8 3
UNBLOCK 28 7
CPU 28 5 0
# CONTEXT CPU 1 28
CPU 28 9 2
CPU 28 8 3
EXIT 29 5 0
BLOCK 29 8
# CONTEXT CPU 0 29
# CONTEXT CPU 1 29
CPU 29 9 2
# CONTEXT CPU 3 29
UNBLOCK 30 8
CPU 30 10 0
CPU 30 13 1
CPU 30 9 2
# CONTEXT CPU 3 30
CPU 31 10 0
CPU 31 13 1
CPU 31 9 2
# CONTEXT CPU 3 31
BLOCK 32 10
BLOCK 32 13
BLOCK 32 9
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
CPU 32 12 3
BLOCK 33 12
UNBLOCK 33 9
UNBLOCK 33 10
UNBLOCK 33 13
# CONTEXT CPU 0 33
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
# CONTEXT CPU 3 33
UNBLOCK 34 12
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
# CONTEXT CPU 3 34
CPU 35 11 0
CPU 35 14 1
CPU 35 1 2
# CONTEXT CPU 3 35
BLOCK 36 14
CPU 36 11 0
# CONTEXT CPU 1 36
CPU 36 1 2
CPU 36 0 3
BLOCK 37 11
UNBLOCK 37 14
# CONTEXT CPU 0 37
CPU 37 4 1
CPU 37 1 2
CPU 37 0 3
EXIT 38 0 3
UNBLOCK 38 11
CPU 38 6 0
CPU 38 4 1
# CONTEXT CPU 2 38
# CONTEXT CPU 3 38
CPU 39 6 0
CPU 39 4 1
# CONTEXT CPU 2 39
CPU 39 8 3
CPU 40 6 0
# CONTEXT CPU 1 40
# CONTEXT CPU 2 40
CPU 40 8 3
# CONTEXT CPU 0 41
# CONTEXT CPU 1 41
CPU 41 7 2
CPU 41 8 3
EXIT 42 8 3
CPU 42 10 0
# CONTEXT CPU 1 42
CPU 42 7 2
# CONTEXT CPU 3 42
CPU 43 10 0
CPU 43 9 1
CPU 43 7 2
# CONTEXT CPU 3 43
EXIT 44 9 1
CPU 44 10 0
# CONTEXT CPU 1 44
CPU 44 7 2
# CONTEXT CPU 3 44
EXIT 45 7 2
CPU 45 10 0
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
CPU 45 13 3
EXIT 46 10 0
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
CPU 46 13 3
BLOCK 47 13
CPU 47 11 0
CPU 47 12 1
# CONTEXT CPU 2 47
# CONTEXT CPU 3 47
BLOCK 48 12
UNBLOCK 48 13
CPU 48 11 0
# CONTEXT CPU 1 48
CPU 48 14 2
# CONTEXT CPU 3 48
BLOCK 49 14
UNBLOCK 49 12
CPU 49 11 0
CPU 49 4 1
# CONTEXT CPU 2 49
# CONTEXT CPU 3 49
EXIT 50 4 1
UNBLOCK 50 14
CPU 50 11 0
# CONTEXT CPU 1 50
# CONTEXT CPU 2 50
CPU 50 1 3
EXIT 51 11 0
EXIT 51 1 3
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
# CONTEXT CPU 2 51
# CONTEXT CPU 3 51
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
CPU 52 6 2
# CONTEXT CPU 3 52
# CONTEXT CPU 0 53
CPU 53 13 1
CPU 53 6 2
# CONTEXT CPU 3 53
BLOCK 54 13
CPU 54 12 0
CPU 54 -1 1
CPU 54 6 2
CPU 54 14 3
EXIT 55 6 2
BLOCK 55 14
UNBLOCK 55 13
CPU 55 12 0
# CONTEXT CPU 1 55
CPU 55 -1 2
CPU 55 -1 3
BLOCK 56 12
UNBLOCK 56 14
# CONTEXT CPU 0 56
CPU 56 13 1
CPU 56 -1 2
CPU 56 -1 3
BLOCK 57 13
UNBLOCK 57 12
# CONTEXT CPU 0 57
# CONTEXT CPU 1 57
CPU 57 -1 2
CPU 57 -1 3
UNBLOCK 58 13
# CONTEXT CPU 0 58
# CONTEXT CPU 1 58
# CONTEXT CPU 2 58
CPU 58 -1 3
CPU 59 14 0
# CONTEXT CPU 1 59
# CONTEXT CPU 2 59
CPU 59 -1 3
BLOCK 60 14
CPU 60 -1 0
CPU 60 12 1
# CONTEXT CPU 2 60
CPU 60 -1 3
UNBLOCK 61 14
# CONTEXT CPU 0 61
CPU 61 12 1
CPU 61 13 2
CPU 61 -1 3
CPU 62 14 0
CPU 62 12 1
CPU 62 13 2
CPU 62 -1 3
BLOCK 63 14
EXIT 63 12 1
EXIT 63 13 2
CPU 63 -1 0
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
UNBLOCK 64 14
# CONTEXT CPU 0 64
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
CPU 65 14 0
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
BLOCK 66 14
CPU 66 -1 0
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
UNBLOCK 67 14
# CONTEXT CPU 0 67
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
CPU 68 14 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
BLOCK 69 14
CPU 69 -1 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
UNBLOCK 70 14
# CONTEXT CPU 0 70
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
CPU 71 14 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
EXIT 72 14 0
CPU 72 -1 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
