// Seed: 680576419
`define pp_2 0
module module_0 (
    input logic id_0,
    input id_1
);
  always @(posedge 1 or negedge 1) begin
    id_2 = id_1;
  end
endmodule
