<HTML>

<HEAD>
<TITLE>Analysis & Synthesis report for ex11</TITLE>
</HEAD>

<BODY>

<A NAME="top"></A>

<CENTER>
<H1>Analysis & Synthesis report for ex11</H1>
<H3>Thu Jun 22 10:51:36 2006<BR>
Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition</H3>
</CENTER>

<P><HR></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Table of Contents</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<OL>
<LI><A HREF="#1">Legal Notice</A></LI>
<LI><A HREF="#2">Analysis & Synthesis Summary</A></LI>
<LI><A HREF="#3">Analysis & Synthesis Settings</A></LI>
<LI><A HREF="#4">Analysis & Synthesis Source Files Read</A></LI>
<LI><A HREF="#5">Analysis & Synthesis Resource Usage Summary</A></LI>
<LI><A HREF="#6">Analysis & Synthesis Resource Utilization by Entity</A></LI>
<LI><A HREF="#7">Analysis & Synthesis RAM Summary</A></LI>
<LI><A HREF="#8">General Register Statistics</A></LI>
<LI><A HREF="#9">Inverted Register Statistics</A></LI>
<LI><A HREF="#10">Multiplexer Restructuring Statistics (Restructuring Performed)</A></LI>
<LI><A HREF="#11">Source assignments for FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1</A></LI>
<LI><A HREF="#12">Source assignments for FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1</A></LI>
<LI><A HREF="#13">Parameter Settings for User Entity Instance: FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component</A></LI>
<LI><A HREF="#14">Parameter Settings for User Entity Instance: FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2</A></LI>
<LI><A HREF="#15">Parameter Settings for User Entity Instance: FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component</A></LI>
<LI><A HREF="#16">Parameter Settings for User Entity Instance: FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2</A></LI>
<LI><A HREF="#17">Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst</A></LI>
<LI><A HREF="#18">Parameter Settings for Inferred Entity Instance: FIR_core:inst|lpm_mult:mult_rtl_0</A></LI>
<LI><A HREF="#19">lpm_mult Parameter Settings by Entity Instance</A></LI>
<LI><A HREF="#20">In-System Memory Content Editor Settings</A></LI>
<LI><A HREF="#21">Analysis & Synthesis Equations</A></LI>
<LI><A HREF="#22">Analysis & Synthesis Messages</A></LI>
</OL>

<P><A NAME="1"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Legal Notice</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
</PRE>

<P><A NAME="2"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Analysis & Synthesis Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle">
<TD ALIGN="LEFT">Analysis & Synthesis Status</TH>
<TD ALIGN="LEFT">Successful - Thu Jun 22 10:51:35 2006</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Quartus II Version</TD>
<TD ALIGN="LEFT">5.1 Build 176 10/26/2005 SP 0.15 SJ Web Edition</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Revision Name</TD>
<TD ALIGN="LEFT">ex11</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Top-level Entity Name</TD>
<TD ALIGN="LEFT">ex11</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Family</TD>
<TD ALIGN="LEFT">Cyclone</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total logic elements</TD>
<TD ALIGN="LEFT">915</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total pins</TD>
<TD ALIGN="LEFT">11</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total virtual pins</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total memory bits</TD>
<TD ALIGN="LEFT">4,096</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total PLLs</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
</TABLE>
<P><A NAME="3"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Analysis & Synthesis Settings</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Option</TH>
<TH>Setting</TH>
<TH>Default Value</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Device</TD>
<TD ALIGN="LEFT">EP1C12F256C7</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Top-level entity name</TD>
<TD ALIGN="LEFT">ex11</TD>
<TD ALIGN="LEFT">ex11</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Family name</TD>
<TD ALIGN="LEFT">Cyclone</TD>
<TD ALIGN="LEFT">Stratix</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Use smart compilation</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Restructure Multiplexers</TD>
<TD ALIGN="LEFT">Auto</TD>
<TD ALIGN="LEFT">Auto</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Create Debugging Nodes for IP Cores</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Preserve fewer node names</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Disable OpenCore Plus hardware evaluation</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Verilog Version</TD>
<TD ALIGN="LEFT">Verilog_2001</TD>
<TD ALIGN="LEFT">Verilog_2001</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">VHDL Version</TD>
<TD ALIGN="LEFT">VHDL93</TD>
<TD ALIGN="LEFT">VHDL93</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">State Machine Processing</TD>
<TD ALIGN="LEFT">Auto</TD>
<TD ALIGN="LEFT">Auto</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Extract Verilog State Machines</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Extract VHDL State Machines</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Add Pass-Through Logic to Inferred RAMs</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">NOT Gate Push-Back</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Power-Up Don't Care</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Remove Redundant Logic Cells</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Remove Duplicate Registers</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore CARRY Buffers</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore CASCADE Buffers</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore GLOBAL Buffers</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore ROW GLOBAL Buffers</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore LCELL Buffers</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore SOFT Buffers</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Limit AHDL Integers to 32 Bits</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Optimization Technique -- Cyclone</TD>
<TD ALIGN="LEFT">Balanced</TD>
<TD ALIGN="LEFT">Balanced</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II</TD>
<TD ALIGN="LEFT">70</TD>
<TD ALIGN="LEFT">70</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Carry Chains</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Open-Drain Pins</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Remove Duplicate Logic</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Perform WYSIWYG Primitive Resynthesis</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Perform gate-level register retiming</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Allow register retiming to trade off Tsu/Tco with Fmax</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto ROM Replacement</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto RAM Replacement</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Shift Register Replacement</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Clock Enable Replacement</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Allow Synchronous Control Signals</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Force Use of Synchronous Clear Signals</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto RAM Block Balancing</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Resource Sharing</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Allow Any RAM Size For Recognition</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Allow Any ROM Size For Recognition</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Allow Any Shift Register Size For Recognition</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Maximum Number of M512 Memory Blocks</TD>
<TD ALIGN="LEFT">-1</TD>
<TD ALIGN="LEFT">-1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Maximum Number of M4K Memory Blocks</TD>
<TD ALIGN="LEFT">-1</TD>
<TD ALIGN="LEFT">-1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Maximum Number of M-RAM Memory Blocks</TD>
<TD ALIGN="LEFT">-1</TD>
<TD ALIGN="LEFT">-1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore translate_off and translate_on Synthesis Directives</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Show Parameter Settings Tables in Synthesis Report</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore Maximum Fan-Out Assignments</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Retiming Meta-Stability Register Sequence Length</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">PowerPlay Power Optimization</TD>
<TD ALIGN="LEFT">Normal compilation</TD>
<TD ALIGN="LEFT">Normal compilation</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">HDL message level</TD>
<TD ALIGN="LEFT">Level2</TD>
<TD ALIGN="LEFT">Level2</TD>
</TR>
</TABLE>
<P><A NAME="4"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Analysis & Synthesis Source Files Read</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>File Name with User-Entered Path</TH>
<TH>Used in Netlist</TH>
<TH>File Type</TH>
<TH>File Name with Absolute Path</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">MEGA/CYCLONE_RAM.vhd</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">User VHDL File </TD>
<TD ALIGN="LEFT">C:/altera/FPGA_course/ex11/MEGA/CYCLONE_RAM.vhd</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">MEGA/CYCLONE_ROM.vhd</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">User VHDL File </TD>
<TD ALIGN="LEFT">C:/altera/FPGA_course/ex11/MEGA/CYCLONE_ROM.vhd</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">PCM3006.vhd</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">User VHDL File </TD>
<TD ALIGN="LEFT">C:/altera/FPGA_course/ex11/PCM3006.vhd</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">ex11.bdf</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">User Block Diagram/Schematic File </TD>
<TD ALIGN="LEFT">C:/altera/FPGA_course/ex11/ex11.bdf</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">FIR_core.vhd</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">User VHDL File </TD>
<TD ALIGN="LEFT">C:/altera/FPGA_course/ex11/FIR_core.vhd</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">altsyncram.tdf</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Megafunction </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/altsyncram.tdf</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">stratix_ram_block.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/stratix_ram_block.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">lpm_mux.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/lpm_mux.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">lpm_decode.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/lpm_decode.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">aglobal51.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/aglobal51.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">altsyncram.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/altsyncram.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">a_rdenreg.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/a_rdenreg.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">altrom.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/altrom.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">altram.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/altram.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">altdpram.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/altdpram.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">altqpram.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/altqpram.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">db/altsyncram_9n51.tdf</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Auto-Generated Megafunction </TD>
<TD ALIGN="LEFT">C:/altera/FPGA_course/ex11/db/altsyncram_9n51.tdf</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">db/altsyncram_3ib2.tdf</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Auto-Generated Megafunction </TD>
<TD ALIGN="LEFT">C:/altera/FPGA_course/ex11/db/altsyncram_3ib2.tdf</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_mod_ram_rom.vhd</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Encrypted Megafunction </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/sld_mod_ram_rom.vhd</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_rom_sr.vhd</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Encrypted Megafunction </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/sld_rom_sr.vhd</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">db/altsyncram_r621.tdf</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Auto-Generated Megafunction </TD>
<TD ALIGN="LEFT">C:/altera/FPGA_course/ex11/db/altsyncram_r621.tdf</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">db/altsyncram_otd2.tdf</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Auto-Generated Megafunction </TD>
<TD ALIGN="LEFT">C:/altera/FPGA_course/ex11/db/altsyncram_otd2.tdf</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub.vhd</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Encrypted Megafunction </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/sld_hub.vhd</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">lpm_shiftreg.tdf</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Megafunction </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/lpm_shiftreg.tdf</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">lpm_constant.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/lpm_constant.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">dffeea.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/dffeea.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">lpm_decode.tdf</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Megafunction </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/lpm_decode.tdf</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">declut.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/declut.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">altshift.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/altshift.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">lpm_compare.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/lpm_compare.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">db/decode_9ie.tdf</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Auto-Generated Megafunction </TD>
<TD ALIGN="LEFT">C:/altera/FPGA_course/ex11/db/decode_9ie.tdf</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_dffex.vhd</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Encrypted Megafunction </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/sld_dffex.vhd</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">lpm_mult.tdf</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Megafunction </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/lpm_mult.tdf</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">lpm_add_sub.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/lpm_add_sub.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">multcore.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/multcore.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">bypassff.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/bypassff.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">multcore.tdf</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Megafunction </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/multcore.tdf</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">csa_add.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/csa_add.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">mpar_add.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/mpar_add.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">muleabz.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/muleabz.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">mul_lfrg.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/mul_lfrg.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">mul_boothc.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/mul_boothc.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">alt_ded_mult.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/alt_ded_mult.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">alt_ded_mult_y.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/alt_ded_mult_y.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">dffpipe.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/dffpipe.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">mul_lfrg.tdf</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Megafunction </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/mul_lfrg.tdf</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">mpar_add.tdf</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Megafunction </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/mpar_add.tdf</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">lpm_add_sub.tdf</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Megafunction </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/lpm_add_sub.tdf</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">addcore.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/addcore.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">look_add.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/look_add.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">alt_stratix_add_sub.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/alt_stratix_add_sub.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">alt_mercury_add_sub.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/alt_mercury_add_sub.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">addcore.tdf</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Megafunction </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/addcore.tdf</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">a_csnbuffer.inc</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Other </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/a_csnbuffer.inc</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">a_csnbuffer.tdf</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Megafunction </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/a_csnbuffer.tdf</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">altshift.tdf</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">Megafunction </TD>
<TD ALIGN="LEFT">c:/altera/quartus51/libraries/megafunctions/altshift.tdf</TD>
</TR>
</TABLE>
<P><A NAME="5"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Analysis & Synthesis Resource Usage Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Resource</TH>
<TH>Usage</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total logic elements</TD>
<TD ALIGN="LEFT">915</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- Combinational with no register</TD>
<TD ALIGN="LEFT">536</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- Register only</TD>
<TD ALIGN="LEFT">156</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- Combinational with a register</TD>
<TD ALIGN="LEFT">223</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Logic element usage by number of LUT inputs</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- 4 input functions</TD>
<TD ALIGN="LEFT">366</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- 3 input functions</TD>
<TD ALIGN="LEFT">269</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- 2 input functions</TD>
<TD ALIGN="LEFT">118</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- 1 input functions</TD>
<TD ALIGN="LEFT">5</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- 0 input functions</TD>
<TD ALIGN="LEFT">1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- Combinational cells for routing</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Logic elements by mode</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- normal mode</TD>
<TD ALIGN="LEFT">682</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- arithmetic mode</TD>
<TD ALIGN="LEFT">233</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- qfbk mode</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- register cascade mode</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- synchronous clear/load mode</TD>
<TD ALIGN="LEFT">103</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- asynchronous clear/load mode</TD>
<TD ALIGN="LEFT">105</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total registers</TD>
<TD ALIGN="LEFT">379</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total logic cells in carry chains</TD>
<TD ALIGN="LEFT">252</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">I/O pins</TD>
<TD ALIGN="LEFT">7</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total memory bits</TD>
<TD ALIGN="LEFT">4096</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Maximum fan-out node</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Maximum fan-out</TD>
<TD ALIGN="LEFT">243</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total fan-out</TD>
<TD ALIGN="LEFT">4160</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Average fan-out</TD>
<TD ALIGN="LEFT">4.34</TD>
</TR>
</TABLE>
<P><A NAME="6"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Analysis & Synthesis Resource Utilization by Entity</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Compilation Hierarchy Node</TH>
<TH>Logic Cells</TH>
<TH>LC Registers</TH>
<TH>Memory Bits</TH>
<TH>Pins</TH>
<TH>Virtual Pins</TH>
<TH>LUT-Only LCs</TH>
<TH>Register-Only LCs</TH>
<TH>LUT/Register LCs</TH>
<TH>Carry Chain LCs</TH>
<TH>Packed LCs</TH>
<TH>Full Hierarchy Name</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex11</TD>
<TD ALIGN="LEFT">915 (7)</TD>
<TD ALIGN="LEFT">379</TD>
<TD ALIGN="LEFT">4096</TD>
<TD ALIGN="LEFT">7</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">536 (7)</TD>
<TD ALIGN="LEFT">156 (0)</TD>
<TD ALIGN="LEFT">223 (0)</TD>
<TD ALIGN="LEFT">252 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;|FIR_core:inst|</TD>
<TD ALIGN="LEFT">631 (84)</TD>
<TD ALIGN="LEFT">160</TD>
<TD ALIGN="LEFT">4096</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">471 (10)</TD>
<TD ALIGN="LEFT">31 (23)</TD>
<TD ALIGN="LEFT">129 (51)</TD>
<TD ALIGN="LEFT">239 (55)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|CYCLONE_RAM:Altera_ram|</TD>
<TD ALIGN="LEFT">64 (0)</TD>
<TD ALIGN="LEFT">43</TD>
<TD ALIGN="LEFT">2048</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">21 (0)</TD>
<TD ALIGN="LEFT">4 (0)</TD>
<TD ALIGN="LEFT">39 (0)</TD>
<TD ALIGN="LEFT">17 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|CYCLONE_RAM:Altera_ram</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|altsyncram:altsyncram_component|</TD>
<TD ALIGN="LEFT">64 (0)</TD>
<TD ALIGN="LEFT">43</TD>
<TD ALIGN="LEFT">2048</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">21 (0)</TD>
<TD ALIGN="LEFT">4 (0)</TD>
<TD ALIGN="LEFT">39 (0)</TD>
<TD ALIGN="LEFT">17 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|altsyncram_9n51:auto_generated|</TD>
<TD ALIGN="LEFT">64 (0)</TD>
<TD ALIGN="LEFT">43</TD>
<TD ALIGN="LEFT">2048</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">21 (0)</TD>
<TD ALIGN="LEFT">4 (0)</TD>
<TD ALIGN="LEFT">39 (0)</TD>
<TD ALIGN="LEFT">17 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|altsyncram_3ib2:altsyncram1|</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">2048</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_mod_ram_rom:mgl_prim2|</TD>
<TD ALIGN="LEFT">64 (46)</TD>
<TD ALIGN="LEFT">43</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">21 (12)</TD>
<TD ALIGN="LEFT">4 (4)</TD>
<TD ALIGN="LEFT">39 (30)</TD>
<TD ALIGN="LEFT">17 (12)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|</TD>
<TD ALIGN="LEFT">18 (18)</TD>
<TD ALIGN="LEFT">9</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">9 (9)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">9 (9)</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|CYCLONE_ROM:Altera_rom|</TD>
<TD ALIGN="LEFT">66 (0)</TD>
<TD ALIGN="LEFT">43</TD>
<TD ALIGN="LEFT">2048</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">23 (0)</TD>
<TD ALIGN="LEFT">4 (0)</TD>
<TD ALIGN="LEFT">39 (0)</TD>
<TD ALIGN="LEFT">17 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|CYCLONE_ROM:Altera_rom</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|altsyncram:altsyncram_component|</TD>
<TD ALIGN="LEFT">66 (0)</TD>
<TD ALIGN="LEFT">43</TD>
<TD ALIGN="LEFT">2048</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">23 (0)</TD>
<TD ALIGN="LEFT">4 (0)</TD>
<TD ALIGN="LEFT">39 (0)</TD>
<TD ALIGN="LEFT">17 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|altsyncram_r621:auto_generated|</TD>
<TD ALIGN="LEFT">66 (0)</TD>
<TD ALIGN="LEFT">43</TD>
<TD ALIGN="LEFT">2048</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">23 (0)</TD>
<TD ALIGN="LEFT">4 (0)</TD>
<TD ALIGN="LEFT">39 (0)</TD>
<TD ALIGN="LEFT">17 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|altsyncram_otd2:altsyncram1|</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">2048</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_mod_ram_rom:mgl_prim2|</TD>
<TD ALIGN="LEFT">66 (45)</TD>
<TD ALIGN="LEFT">43</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">23 (11)</TD>
<TD ALIGN="LEFT">4 (4)</TD>
<TD ALIGN="LEFT">39 (30)</TD>
<TD ALIGN="LEFT">17 (12)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|</TD>
<TD ALIGN="LEFT">21 (21)</TD>
<TD ALIGN="LEFT">9</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">12 (12)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">9 (9)</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_mult:mult_rtl_0|</TD>
<TD ALIGN="LEFT">417 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">417 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">150 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|multcore:mult_core|</TD>
<TD ALIGN="LEFT">417 (6)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">417 (6)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">150 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mpar_add:padder|</TD>
<TD ALIGN="LEFT">155 (4)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">155 (4)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">150 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[0]|</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|addcore:adder|</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|a_csnbuffer:result_node|</TD>
<TD ALIGN="LEFT">20 (20)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">20 (20)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">20 (20)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[1]|</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|addcore:adder|</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|a_csnbuffer:result_node|</TD>
<TD ALIGN="LEFT">20 (20)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">20 (20)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">20 (20)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[2]|</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|addcore:adder|</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|a_csnbuffer:result_node|</TD>
<TD ALIGN="LEFT">20 (20)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">20 (20)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">20 (20)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[3]|</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|addcore:adder|</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|a_csnbuffer:result_node|</TD>
<TD ALIGN="LEFT">20 (20)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">20 (20)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">20 (20)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:booth_adder_right|</TD>
<TD ALIGN="LEFT">1 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|addcore:adder|</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|addcore:adder</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mpar_add:sub_par_add|</TD>
<TD ALIGN="LEFT">70 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">70 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">70 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[0]|</TD>
<TD ALIGN="LEFT">22 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">22 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">22 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|addcore:adder|</TD>
<TD ALIGN="LEFT">22 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">22 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">22 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|a_csnbuffer:result_node|</TD>
<TD ALIGN="LEFT">22 (22)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">22 (22)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">22 (22)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[1]|</TD>
<TD ALIGN="LEFT">22 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">22 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">22 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|addcore:adder|</TD>
<TD ALIGN="LEFT">22 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">22 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">22 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|a_csnbuffer:result_node|</TD>
<TD ALIGN="LEFT">22 (22)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">22 (22)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">22 (22)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mpar_add:sub_par_add|</TD>
<TD ALIGN="LEFT">26 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">26 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">26 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_add_sub:adder[0]|</TD>
<TD ALIGN="LEFT">26 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">26 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">26 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|addcore:adder|</TD>
<TD ALIGN="LEFT">26 (0)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">26 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">26 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|a_csnbuffer:result_node|</TD>
<TD ALIGN="LEFT">26 (26)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">26 (26)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">26 (26)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:$00031|</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00031</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:$00035|</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00035</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:$00037|</TD>
<TD ALIGN="LEFT">4 (4)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">4 (4)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00037</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:$00039|</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00039</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:$00041|</TD>
<TD ALIGN="LEFT">4 (4)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">4 (4)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00041</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:$00043|</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00043</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:$00045|</TD>
<TD ALIGN="LEFT">4 (4)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">4 (4)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00045</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:$00047|</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00047</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:$00049|</TD>
<TD ALIGN="LEFT">4 (4)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">4 (4)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00049</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:$00051|</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00051</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:$00053|</TD>
<TD ALIGN="LEFT">4 (4)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">4 (4)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00053</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:$00055|</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00055</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:$00057|</TD>
<TD ALIGN="LEFT">4 (4)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">4 (4)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00057</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:$00059|</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00059</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:$00061|</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00061</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:mul_lfrg_first_mod|</TD>
<TD ALIGN="LEFT">16 (16)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">16 (16)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:mul_lfrg_mid_mod[1]|</TD>
<TD ALIGN="LEFT">29 (29)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">29 (29)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:mul_lfrg_mid_mod[2]|</TD>
<TD ALIGN="LEFT">29 (29)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">29 (29)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:mul_lfrg_mid_mod[3]|</TD>
<TD ALIGN="LEFT">29 (29)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">29 (29)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:mul_lfrg_mid_mod[4]|</TD>
<TD ALIGN="LEFT">29 (29)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">29 (29)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:mul_lfrg_mid_mod[5]|</TD>
<TD ALIGN="LEFT">29 (29)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">29 (29)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:mul_lfrg_mid_mod[6]|</TD>
<TD ALIGN="LEFT">29 (29)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">29 (29)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|mul_lfrg:mul_lfrg_mid_mod[7]|</TD>
<TD ALIGN="LEFT">29 (29)</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">29 (29)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;|PCM3006:inst6|</TD>
<TD ALIGN="LEFT">148 (148)</TD>
<TD ALIGN="LEFT">137</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">11 (11)</TD>
<TD ALIGN="LEFT">105 (105)</TD>
<TD ALIGN="LEFT">32 (32)</TD>
<TD ALIGN="LEFT">8 (8)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|PCM3006:inst6</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;|sld_hub:sld_hub_inst|</TD>
<TD ALIGN="LEFT">129 (31)</TD>
<TD ALIGN="LEFT">82</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">47 (24)</TD>
<TD ALIGN="LEFT">20 (0)</TD>
<TD ALIGN="LEFT">62 (7)</TD>
<TD ALIGN="LEFT">5 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|sld_hub:sld_hub_inst</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_decode:instruction_decoder|</TD>
<TD ALIGN="LEFT">5 (0)</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">5 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|decode_9ie:auto_generated|</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|lpm_shiftreg:jtag_ir_register|</TD>
<TD ALIGN="LEFT">10 (10)</TD>
<TD ALIGN="LEFT">10</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">10 (10)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_dffex:BROADCAST|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|sld_hub:sld_hub_inst|sld_dffex:BROADCAST</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_dffex:IRF_ENA_0|</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_dffex:IRF_ENA|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_dffex:IRSR|</TD>
<TD ALIGN="LEFT">11 (11)</TD>
<TD ALIGN="LEFT">7</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">4 (4)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">7 (7)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|sld_hub:sld_hub_inst|sld_dffex:IRSR</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_dffex:RESET|</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|sld_hub:sld_hub_inst|sld_dffex:RESET</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_dffex:\GEN_IRF:1:IRF|</TD>
<TD ALIGN="LEFT">6 (6)</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_dffex:\GEN_IRF:2:IRF|</TD>
<TD ALIGN="LEFT">6 (6)</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_jtag_state_machine:jtag_state_machine|</TD>
<TD ALIGN="LEFT">21 (21)</TD>
<TD ALIGN="LEFT">19</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">2 (2)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">19 (19)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|sld_rom_sr:HUB_INFO_REG|</TD>
<TD ALIGN="LEFT">22 (22)</TD>
<TD ALIGN="LEFT">9</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">13 (13)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">9 (9)</TD>
<TD ALIGN="LEFT">5 (5)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex11|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG</TD>
</TR>
</TABLE>
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.<br>
<P><A NAME="7"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Analysis & Synthesis RAM Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Name</TH>
<TH>Type</TH>
<TH>Mode</TH>
<TH>Port A Depth</TH>
<TH>Port A Width</TH>
<TH>Port B Depth</TH>
<TH>Port B Width</TH>
<TH>Size</TH>
<TH>MIF</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ALTSYNCRAM</TD>
<TD ALIGN="LEFT">AUTO</TD>
<TD ALIGN="LEFT">True Dual Port</TD>
<TD ALIGN="LEFT">128</TD>
<TD ALIGN="LEFT">16</TD>
<TD ALIGN="LEFT">128</TD>
<TD ALIGN="LEFT">16</TD>
<TD ALIGN="LEFT">2048</TD>
<TD ALIGN="LEFT">None</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ALTSYNCRAM</TD>
<TD ALIGN="LEFT">AUTO</TD>
<TD ALIGN="LEFT">True Dual Port</TD>
<TD ALIGN="LEFT">128</TD>
<TD ALIGN="LEFT">16</TD>
<TD ALIGN="LEFT">128</TD>
<TD ALIGN="LEFT">16</TD>
<TD ALIGN="LEFT">2048</TD>
<TD ALIGN="LEFT">C:/altera/FPGA_course/ex11/Data/bandcut_4k_6k.hex</TD>
</TR>
</TABLE>
<P><A NAME="8"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>General Register Statistics</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Statistic</TH>
<TH>Value</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total registers</TD>
<TD ALIGN="LEFT">379</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of registers using Synchronous Clear</TD>
<TD ALIGN="LEFT">77</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of registers using Synchronous Load</TD>
<TD ALIGN="LEFT">26</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of registers using Asynchronous Clear</TD>
<TD ALIGN="LEFT">105</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of registers using Asynchronous Load</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of registers using Clock Enable</TD>
<TD ALIGN="LEFT">295</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of registers using Preset</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
</TABLE>
<P><A NAME="9"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Inverted Register Statistics</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Inverted Register</TH>
<TH>Fan out</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total number of inverted registers = 1</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
</TABLE>
<P><A NAME="10"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Multiplexer Restructuring Statistics (Restructuring Performed)</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Multiplexer Inputs</TH>
<TH>Bus Width</TH>
<TH>Baseline Area</TH>
<TH>Area if Restructured</TH>
<TH>Saving if Restructured</TH>
<TH>Registered</TH>
<TH>Example Multiplexer Output</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">3:1</TD>
<TD ALIGN="LEFT">40 bits</TD>
<TD ALIGN="LEFT">80 LEs</TD>
<TD ALIGN="LEFT">40 LEs</TD>
<TD ALIGN="LEFT">40 LEs</TD>
<TD ALIGN="LEFT">Yes</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|ACCU[16]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">4:1</TD>
<TD ALIGN="LEFT">5 bits</TD>
<TD ALIGN="LEFT">10 LEs</TD>
<TD ALIGN="LEFT">10 LEs</TD>
<TD ALIGN="LEFT">0 LEs</TD>
<TD ALIGN="LEFT">Yes</TD>
<TD ALIGN="LEFT">|ex11|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">5:1</TD>
<TD ALIGN="LEFT">5 bits</TD>
<TD ALIGN="LEFT">15 LEs</TD>
<TD ALIGN="LEFT">5 LEs</TD>
<TD ALIGN="LEFT">10 LEs</TD>
<TD ALIGN="LEFT">Yes</TD>
<TD ALIGN="LEFT">|ex11|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">28:1</TD>
<TD ALIGN="LEFT">4 bits</TD>
<TD ALIGN="LEFT">72 LEs</TD>
<TD ALIGN="LEFT">36 LEs</TD>
<TD ALIGN="LEFT">36 LEs</TD>
<TD ALIGN="LEFT">Yes</TD>
<TD ALIGN="LEFT">|ex11|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">3:1</TD>
<TD ALIGN="LEFT">16 bits</TD>
<TD ALIGN="LEFT">32 LEs</TD>
<TD ALIGN="LEFT">16 LEs</TD>
<TD ALIGN="LEFT">16 LEs</TD>
<TD ALIGN="LEFT">Yes</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">5:1</TD>
<TD ALIGN="LEFT">5 bits</TD>
<TD ALIGN="LEFT">15 LEs</TD>
<TD ALIGN="LEFT">5 LEs</TD>
<TD ALIGN="LEFT">10 LEs</TD>
<TD ALIGN="LEFT">Yes</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">24:1</TD>
<TD ALIGN="LEFT">4 bits</TD>
<TD ALIGN="LEFT">64 LEs</TD>
<TD ALIGN="LEFT">32 LEs</TD>
<TD ALIGN="LEFT">32 LEs</TD>
<TD ALIGN="LEFT">Yes</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">3:1</TD>
<TD ALIGN="LEFT">16 bits</TD>
<TD ALIGN="LEFT">32 LEs</TD>
<TD ALIGN="LEFT">16 LEs</TD>
<TD ALIGN="LEFT">16 LEs</TD>
<TD ALIGN="LEFT">Yes</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">5:1</TD>
<TD ALIGN="LEFT">5 bits</TD>
<TD ALIGN="LEFT">15 LEs</TD>
<TD ALIGN="LEFT">5 LEs</TD>
<TD ALIGN="LEFT">10 LEs</TD>
<TD ALIGN="LEFT">Yes</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">24:1</TD>
<TD ALIGN="LEFT">4 bits</TD>
<TD ALIGN="LEFT">64 LEs</TD>
<TD ALIGN="LEFT">48 LEs</TD>
<TD ALIGN="LEFT">16 LEs</TD>
<TD ALIGN="LEFT">Yes</TD>
<TD ALIGN="LEFT">|ex11|FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]</TD>
</TR>
</TABLE>
<P><A NAME="11"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Source assignments for FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Assignment</TH>
<TH>Value</TH>
<TH>from</TH>
<TH>to</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">OPTIMIZE_POWER_DURING_SYNTHESIS</TD>
<TD ALIGN="LEFT">NORMAL_COMPILATION</TD>
<TD ALIGN="LEFT">-</TD>
<TD ALIGN="LEFT">-</TD>
</TR>
</TABLE>
<P><A NAME="12"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Source assignments for FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Assignment</TH>
<TH>Value</TH>
<TH>from</TH>
<TH>to</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">OPTIMIZE_POWER_DURING_SYNTHESIS</TD>
<TD ALIGN="LEFT">NORMAL_COMPILATION</TD>
<TD ALIGN="LEFT">-</TD>
<TD ALIGN="LEFT">-</TD>
</TR>
</TABLE>
<P><A NAME="13"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Parameter Settings for User Entity Instance: FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Parameter Name</TH>
<TH>Value</TH>
<TH>Type</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">BYTE_SIZE_BLOCK</TD>
<TD ALIGN="LEFT">8</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">AUTO_CARRY_CHAINS</TD>
<TD ALIGN="LEFT">ON</TD>
<TD ALIGN="LEFT">AUTO_CARRY</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">IGNORE_CARRY_BUFFERS</TD>
<TD ALIGN="LEFT">OFF</TD>
<TD ALIGN="LEFT">IGNORE_CARRY</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">AUTO_CASCADE_CHAINS</TD>
<TD ALIGN="LEFT">ON</TD>
<TD ALIGN="LEFT">AUTO_CASCADE</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">IGNORE_CASCADE_BUFFERS</TD>
<TD ALIGN="LEFT">OFF</TD>
<TD ALIGN="LEFT">IGNORE_CASCADE</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">OPERATION_MODE</TD>
<TD ALIGN="LEFT">SINGLE_PORT</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">WIDTH_A</TD>
<TD ALIGN="LEFT">16</TD>
<TD ALIGN="LEFT">Integer</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">WIDTHAD_A</TD>
<TD ALIGN="LEFT">7</TD>
<TD ALIGN="LEFT">Integer</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">NUMWORDS_A</TD>
<TD ALIGN="LEFT">128</TD>
<TD ALIGN="LEFT">Integer</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">OUTDATA_REG_A</TD>
<TD ALIGN="LEFT">UNREGISTERED</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">ADDRESS_ACLR_A</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">OUTDATA_ACLR_A</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">WRCONTROL_ACLR_A</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">INDATA_ACLR_A</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">BYTEENA_ACLR_A</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">WIDTH_B</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">WIDTHAD_B</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">NUMWORDS_B</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">INDATA_REG_B</TD>
<TD ALIGN="LEFT">CLOCK1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">WRCONTROL_WRADDRESS_REG_B</TD>
<TD ALIGN="LEFT">CLOCK1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">RDCONTROL_REG_B</TD>
<TD ALIGN="LEFT">CLOCK1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">ADDRESS_REG_B</TD>
<TD ALIGN="LEFT">CLOCK1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">OUTDATA_REG_B</TD>
<TD ALIGN="LEFT">UNREGISTERED</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">BYTEENA_REG_B</TD>
<TD ALIGN="LEFT">CLOCK1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">INDATA_ACLR_B</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">WRCONTROL_ACLR_B</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">ADDRESS_ACLR_B</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">OUTDATA_ACLR_B</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">RDCONTROL_ACLR_B</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">BYTEENA_ACLR_B</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">WIDTH_BYTEENA_A</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">Integer</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">WIDTH_BYTEENA_B</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">RAM_BLOCK_TYPE</TD>
<TD ALIGN="LEFT">AUTO</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">BYTE_SIZE</TD>
<TD ALIGN="LEFT">8</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">READ_DURING_WRITE_MODE_MIXED_PORTS</TD>
<TD ALIGN="LEFT">DONT_CARE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">INIT_FILE</TD>
<TD ALIGN="LEFT">UNUSED</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">INIT_FILE_LAYOUT</TD>
<TD ALIGN="LEFT">PORT_A</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">MAXIMUM_DEPTH</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">CLOCK_ENABLE_INPUT_A</TD>
<TD ALIGN="LEFT">NORMAL</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">CLOCK_ENABLE_INPUT_B</TD>
<TD ALIGN="LEFT">NORMAL</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">CLOCK_ENABLE_OUTPUT_A</TD>
<TD ALIGN="LEFT">NORMAL</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">CLOCK_ENABLE_OUTPUT_B</TD>
<TD ALIGN="LEFT">NORMAL</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">DEVICE_FAMILY</TD>
<TD ALIGN="LEFT">Cyclone</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">CBXI_PARAMETER</TD>
<TD ALIGN="LEFT">altsyncram_9n51</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
</TABLE>
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".<br>
<P><A NAME="14"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Parameter Settings for User Entity Instance: FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Parameter Name</TH>
<TH>Value</TH>
<TH>Type</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_node_info</TD>
<TD ALIGN="LEFT">135818752</TD>
<TD ALIGN="LEFT">Integer</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_ip_version</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">Integer</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_ip_minor_version</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">Integer</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_common_ip_version</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">Integer</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">width_word</TD>
<TD ALIGN="LEFT">16</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">numwords</TD>
<TD ALIGN="LEFT">128</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">widthad</TD>
<TD ALIGN="LEFT">7</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">shift_count_bits</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">cvalue</TD>
<TD ALIGN="LEFT">0000000000000000</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">is_data_in_ram</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">is_readable</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">node_name</TD>
<TD ALIGN="LEFT">1229848576</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
</TABLE>
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".<br>
<P><A NAME="15"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Parameter Settings for User Entity Instance: FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Parameter Name</TH>
<TH>Value</TH>
<TH>Type</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">BYTE_SIZE_BLOCK</TD>
<TD ALIGN="LEFT">8</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">AUTO_CARRY_CHAINS</TD>
<TD ALIGN="LEFT">ON</TD>
<TD ALIGN="LEFT">AUTO_CARRY</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">IGNORE_CARRY_BUFFERS</TD>
<TD ALIGN="LEFT">OFF</TD>
<TD ALIGN="LEFT">IGNORE_CARRY</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">AUTO_CASCADE_CHAINS</TD>
<TD ALIGN="LEFT">ON</TD>
<TD ALIGN="LEFT">AUTO_CASCADE</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">IGNORE_CASCADE_BUFFERS</TD>
<TD ALIGN="LEFT">OFF</TD>
<TD ALIGN="LEFT">IGNORE_CASCADE</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">OPERATION_MODE</TD>
<TD ALIGN="LEFT">ROM</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">WIDTH_A</TD>
<TD ALIGN="LEFT">16</TD>
<TD ALIGN="LEFT">Integer</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">WIDTHAD_A</TD>
<TD ALIGN="LEFT">7</TD>
<TD ALIGN="LEFT">Integer</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">NUMWORDS_A</TD>
<TD ALIGN="LEFT">128</TD>
<TD ALIGN="LEFT">Integer</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">OUTDATA_REG_A</TD>
<TD ALIGN="LEFT">UNREGISTERED</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">ADDRESS_ACLR_A</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">OUTDATA_ACLR_A</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">WRCONTROL_ACLR_A</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">INDATA_ACLR_A</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">BYTEENA_ACLR_A</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">WIDTH_B</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">WIDTHAD_B</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">NUMWORDS_B</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">INDATA_REG_B</TD>
<TD ALIGN="LEFT">CLOCK1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">WRCONTROL_WRADDRESS_REG_B</TD>
<TD ALIGN="LEFT">CLOCK1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">RDCONTROL_REG_B</TD>
<TD ALIGN="LEFT">CLOCK1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">ADDRESS_REG_B</TD>
<TD ALIGN="LEFT">CLOCK1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">OUTDATA_REG_B</TD>
<TD ALIGN="LEFT">UNREGISTERED</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">BYTEENA_REG_B</TD>
<TD ALIGN="LEFT">CLOCK1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">INDATA_ACLR_B</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">WRCONTROL_ACLR_B</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">ADDRESS_ACLR_B</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">OUTDATA_ACLR_B</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">RDCONTROL_ACLR_B</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">BYTEENA_ACLR_B</TD>
<TD ALIGN="LEFT">NONE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">WIDTH_BYTEENA_A</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">Integer</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">WIDTH_BYTEENA_B</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">RAM_BLOCK_TYPE</TD>
<TD ALIGN="LEFT">AUTO</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">BYTE_SIZE</TD>
<TD ALIGN="LEFT">8</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">READ_DURING_WRITE_MODE_MIXED_PORTS</TD>
<TD ALIGN="LEFT">DONT_CARE</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">INIT_FILE</TD>
<TD ALIGN="LEFT">C:/altera/FPGA_course/ex11/Data/bandcut_4k_6k.hex</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">INIT_FILE_LAYOUT</TD>
<TD ALIGN="LEFT">PORT_A</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">MAXIMUM_DEPTH</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">CLOCK_ENABLE_INPUT_A</TD>
<TD ALIGN="LEFT">NORMAL</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">CLOCK_ENABLE_INPUT_B</TD>
<TD ALIGN="LEFT">NORMAL</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">CLOCK_ENABLE_OUTPUT_A</TD>
<TD ALIGN="LEFT">NORMAL</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">CLOCK_ENABLE_OUTPUT_B</TD>
<TD ALIGN="LEFT">NORMAL</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">DEVICE_FAMILY</TD>
<TD ALIGN="LEFT">Cyclone</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">CBXI_PARAMETER</TD>
<TD ALIGN="LEFT">altsyncram_r621</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
</TABLE>
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".<br>
<P><A NAME="16"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Parameter Settings for User Entity Instance: FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Parameter Name</TH>
<TH>Value</TH>
<TH>Type</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_node_info</TD>
<TD ALIGN="LEFT">135818752</TD>
<TD ALIGN="LEFT">Integer</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_ip_version</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">Integer</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_ip_minor_version</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">Integer</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_common_ip_version</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">Integer</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">width_word</TD>
<TD ALIGN="LEFT">16</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">numwords</TD>
<TD ALIGN="LEFT">128</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">widthad</TD>
<TD ALIGN="LEFT">7</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">shift_count_bits</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">cvalue</TD>
<TD ALIGN="LEFT">0000000000000000</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">is_data_in_ram</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">is_readable</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">node_name</TD>
<TD ALIGN="LEFT">1129268550</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
</TABLE>
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".<br>
<P><A NAME="17"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Parameter Name</TH>
<TH>Value</TH>
<TH>Type</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub_ip_version</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_hub_ip_minor_version</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">sld_common_ip_version</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">device_family</TD>
<TD ALIGN="LEFT">Cyclone</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">n_nodes</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">n_sel_bits</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">n_node_ir_bits</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">node_info</TD>
<TD ALIGN="LEFT">0000100000011000011011100000000100001000000110000110111000000000</TD>
<TD ALIGN="LEFT">Binary</TD>
</TR>
</TABLE>
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".<br>
<P><A NAME="18"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Parameter Settings for Inferred Entity Instance: FIR_core:inst|lpm_mult:mult_rtl_0</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Parameter Name</TH>
<TH>Value</TH>
<TH>Type</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">AUTO_CARRY_CHAINS</TD>
<TD ALIGN="LEFT">ON</TD>
<TD ALIGN="LEFT">AUTO_CARRY</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">IGNORE_CARRY_BUFFERS</TD>
<TD ALIGN="LEFT">OFF</TD>
<TD ALIGN="LEFT">IGNORE_CARRY</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">AUTO_CASCADE_CHAINS</TD>
<TD ALIGN="LEFT">ON</TD>
<TD ALIGN="LEFT">AUTO_CASCADE</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">IGNORE_CASCADE_BUFFERS</TD>
<TD ALIGN="LEFT">OFF</TD>
<TD ALIGN="LEFT">IGNORE_CASCADE</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LPM_WIDTHA</TD>
<TD ALIGN="LEFT">16</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LPM_WIDTHB</TD>
<TD ALIGN="LEFT">16</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LPM_WIDTHP</TD>
<TD ALIGN="LEFT">32</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LPM_WIDTHR</TD>
<TD ALIGN="LEFT">32</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LPM_WIDTHS</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LPM_REPRESENTATION</TD>
<TD ALIGN="LEFT">SIGNED</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LPM_PIPELINE</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">LATENCY</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">INPUT_A_IS_CONSTANT</TD>
<TD ALIGN="LEFT">NO</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">INPUT_B_IS_CONSTANT</TD>
<TD ALIGN="LEFT">NO</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">USE_EAB</TD>
<TD ALIGN="LEFT">OFF</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">MAXIMIZE_SPEED</TD>
<TD ALIGN="LEFT">5</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">DEVICE_FAMILY</TD>
<TD ALIGN="LEFT">Cyclone</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">CARRY_CHAIN</TD>
<TD ALIGN="LEFT">MANUAL</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">APEX20K_TECHNOLOGY_MAPPER</TD>
<TD ALIGN="LEFT">LUT</TD>
<TD ALIGN="LEFT">TECH_MAPPER_APEX20K</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">DEDICATED_MULTIPLIER_CIRCUITRY</TD>
<TD ALIGN="LEFT">AUTO</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">CBXI_PARAMETER</TD>
<TD ALIGN="LEFT">NOTHING</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">INPUT_A_FIXED_VALUE</TD>
<TD ALIGN="LEFT">Bx</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">INPUT_B_FIXED_VALUE</TD>
<TD ALIGN="LEFT">Bx</TD>
<TD ALIGN="LEFT">Untyped</TD>
</TR>
</TABLE>
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".<br>
<P><A NAME="19"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>lpm_mult Parameter Settings by Entity Instance</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Name</TH>
<TH>Value</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of entity instances</TD>
<TD ALIGN="LEFT">1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Entity Instance</TD>
<TD ALIGN="LEFT">FIR_core:inst|lpm_mult:mult_rtl_0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- LPM_WIDTHA</TD>
<TD ALIGN="LEFT">16</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- LPM_WIDTHB</TD>
<TD ALIGN="LEFT">16</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- LPM_WIDTHP</TD>
<TD ALIGN="LEFT">32</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- LPM_REPRESENTATION</TD>
<TD ALIGN="LEFT">SIGNED</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- INPUT_A_IS_CONSTANT</TD>
<TD ALIGN="LEFT">NO</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- INPUT_B_IS_CONSTANT</TD>
<TD ALIGN="LEFT">NO</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- USE_EAB</TD>
<TD ALIGN="LEFT">OFF</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- DEDICATED_MULTIPLIER_CIRCUITRY</TD>
<TD ALIGN="LEFT">AUTO</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- INPUT_A_FIXED_VALUE</TD>
<TD ALIGN="LEFT">Bx</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- INPUT_B_FIXED_VALUE</TD>
<TD ALIGN="LEFT">Bx</TD>
</TR>
</TABLE>
<P><A NAME="20"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>In-System Memory Content Editor Settings</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Instance Index</TH>
<TH>Instance ID</TH>
<TH>Width</TH>
<TH>Depth</TH>
<TH>Mode</TH>
<TH>Hierarchy Location</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">IN</TD>
<TD ALIGN="LEFT">16</TD>
<TD ALIGN="LEFT">128</TD>
<TD ALIGN="LEFT">Read/Write</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">COEF</TD>
<TD ALIGN="LEFT">16</TD>
<TD ALIGN="LEFT">128</TD>
<TD ALIGN="LEFT">Read/Write</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated</TD>
</TR>
</TABLE>
<P><A NAME="21"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Analysis & Synthesis Equations</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<a href="file:///C:/altera/FPGA_course/ex11/ex11.map.eqn.htm">Analysis & Synthesis Equations</a><BR>
<P><A NAME="22"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Analysis & Synthesis Messages</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition
    Info: Processing started: Thu Jun 22 10:51:07 2006
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex11 -c ex11
Info: Found 2 design units, including 1 entities, in source file MEGA/CYCLONE_RAM.vhd
    Info: Found design unit 1: cyclone_ram-SYN
    Info: Found entity 1: CYCLONE_RAM
Info: Found 2 design units, including 1 entities, in source file MEGA/CYCLONE_ROM.vhd
    Info: Found design unit 1: cyclone_rom-SYN
    Info: Found entity 1: CYCLONE_ROM
Info: Found 2 design units, including 1 entities, in source file PCM3006.vhd
    Info: Found design unit 1: PCM3006-PCM3006_architecture
    Info: Found entity 1: PCM3006
Info: Found 1 design units, including 1 entities, in source file ex11.bdf
    Info: Found entity 1: ex11
Info: Found 2 design units, including 1 entities, in source file FIR_core.vhd
    Info: Found design unit 1: FIR_core-FIR_core_architecture
    Info: Found entity 1: FIR_core
Info: Elaborating entity "ex11" for the top level hierarchy
Info: Elaborating entity "PCM3006" for hierarchy "PCM3006:inst6"
Info (10035): Verilog HDL or VHDL information at PCM3006.vhd(61): object "NEW_BCK_TIMER" declared but not used
Info (10035): Verilog HDL or VHDL information at PCM3006.vhd(61): object "BCK_TIMER" declared but not used
Info: Elaborating entity "FIR_core" for hierarchy "FIR_core:inst"
Info (10035): Verilog HDL or VHDL information at FIR_core.vhd(54): object "H_ADR_R" declared but not used
Info (10035): Verilog HDL or VHDL information at FIR_core.vhd(55): object "H_WE_R" declared but not used
Info (10035): Verilog HDL or VHDL information at FIR_core.vhd(57): object "COEF_ADR_R" declared but not used
Info: Elaborating entity "CYCLONE_RAM" for hierarchy "FIR_core:inst|CYCLONE_RAM:Altera_ram"
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Elaborating entity "altsyncram" for hierarchy "FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9n51.tdf
    Info: Found entity 1: altsyncram_9n51
Info: Elaborating entity "altsyncram_9n51" for hierarchy "FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3ib2.tdf
    Info: Found entity 1: altsyncram_3ib2
Info: Elaborating entity "altsyncram_3ib2" for hierarchy "FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1"
Info: Found 3 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/sld_mod_ram_rom.vhd
    Info: Found design unit 1: sld_mod_ram_rom_pack
    Info: Found design unit 2: sld_mod_ram_rom-rtl
    Info: Found entity 1: sld_mod_ram_rom
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Found 2 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/sld_rom_sr.vhd
    Info: Found design unit 1: sld_rom_sr-INFO_REG
    Info: Found entity 1: sld_rom_sr
Info: Elaborating entity "sld_rom_sr" for hierarchy "FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info: Elaborating entity "CYCLONE_ROM" for hierarchy "FIR_core:inst|CYCLONE_ROM:Altera_rom"
Info: Elaborating entity "altsyncram" for hierarchy "FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r621.tdf
    Info: Found entity 1: altsyncram_r621
Info: Elaborating entity "altsyncram_r621" for hierarchy "FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_otd2.tdf
    Info: Found entity 1: altsyncram_otd2
Info: Elaborating entity "altsyncram_otd2" for hierarchy "FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Found 6 design units, including 2 entities, in source file ../../quartus51/libraries/megafunctions/sld_hub.vhd
    Info: Found design unit 1: HUB_PACK
    Info: Found design unit 2: JTAG_PACK
    Info: Found design unit 3: sld_hub-rtl
    Info: Found design unit 4: sld_jtag_state_machine-rtl
    Info: Found entity 1: sld_hub
    Info: Found entity 2: sld_jtag_state_machine
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/lpm_shiftreg.tdf
    Info: Found entity 1: lpm_shiftreg
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/lpm_decode.tdf
    Info: Found entity 1: lpm_decode
Info: Found 1 design units, including 1 entities, in source file db/decode_9ie.tdf
    Info: Found entity 1: decode_9ie
Info: Found 2 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/sld_dffex.vhd
    Info: Found design unit 1: sld_dffex-DFFEX
    Info: Found entity 1: sld_dffex
Info: Duplicate registers merged to single register
    Info: Duplicate register "PCM3006:inst6|BCKOUT_INT" merged to single register "PCM3006:inst6|COUNT[2]"
    Info: Duplicate register "PCM3006:inst6|COUNT[7]" merged to single register "PCM3006:inst6|LRCOUT_INT"
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/lpm_mult.tdf
    Info: Found entity 1: lpm_mult
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/multcore.tdf
    Info: Found entity 1: multcore
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/mul_lfrg.tdf
    Info: Found entity 1: mul_lfrg
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/mpar_add.tdf
    Info: Found entity 1: mpar_add
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/lpm_add_sub.tdf
    Info: Found entity 1: lpm_add_sub
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/addcore.tdf
    Info: Found entity 1: addcore
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/a_csnbuffer.tdf
    Info: Found entity 1: a_csnbuffer
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/altshift.tdf
    Info: Found entity 1: altshift
Info: Ignored 106 buffer(s)
    Info: Ignored 105 CASCADE buffer(s)
    Info: Ignored 1 SOFT buffer(s)
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "RESETn" stuck at VCC
Info: Registers with preset signals will power-up high
Info: Implemented 959 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 5 output pins
    Info: Implemented 915 logic cells
    Info: Implemented 32 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Processing ended: Thu Jun 22 10:51:35 2006
    Info: Elapsed time: 00:00:29
</PRE>
<HR>

<A HREF="#top">Top</A>

</BODY>

</HTML>

