<!DOCTYPE html>
<html lang="zh-CN">
  <head><meta name="generator" content="Hexo 3.9.0">
    
<meta charset="UTF-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">


<meta http-equiv="Cache-Control" content="no-transform">
<meta http-equiv="Cache-Control" content="no-siteapp">

<meta name="theme-color" content="#f8f5ec">
<meta name="msapplication-navbutton-color" content="#f8f5ec">
<meta name="apple-mobile-web-app-capable" content="yes">
<meta name="apple-mobile-web-app-status-bar-style" content="#f8f5ec">



  <meta name="description" content="Notes about SDM MCA">




  <meta name="keywords" content="SDM, RAS, L">










  <link rel="alternate" href="/atom.xml" title="L">




  <link rel="shortcut icon" type="image/x-icon" href="/favicon.ico?v=2.10.1">



<link rel="canonical" href="http://liujunming.github.io/2025/01/04/Notes-about-SDM-MCA/">



  <link rel="stylesheet" type="text/css" href="/lib/fancybox/jquery.fancybox.css">




  <link rel="stylesheet" type="text/css" href="/lib/nprogress/nprogress.min.css">



<link rel="stylesheet" type="text/css" href="/css/style.css?v=2.10.1">



  



  <script id="baidu_push">
(function(){
    var bp = document.createElement('script');
    var curProtocol = window.location.protocol.split(':')[0];
    if (curProtocol === 'https') {
        bp.src = 'https://zz.bdstatic.com/linksubmit/push.js';
    }
    else {
        bp.src = 'http://push.zhanzhang.baidu.com/push.js';
    }
    var s = document.getElementsByTagName("script")[0];
    s.parentNode.insertBefore(bp, s);
})();
</script>









<script>
  window.config = {"leancloud":{"app_id":null,"app_key":null},"toc":true,"fancybox":true,"pjax":true};
</script>

    <title> Notes about SDM MCA - L </title>
  </head>

  <body><div id="mobile-navbar" class="mobile-navbar">
  <div class="mobile-header-logo">
    <a href="/." class="logo">L</a>
  </div>
  <div class="mobile-navbar-icon">
    <span></span>
    <span></span>
    <span></span>
  </div>
</div>

<nav id="mobile-menu" class="mobile-menu slideout-menu">
  <ul class="mobile-menu-list">
    
      <a href="/">
        <li class="mobile-menu-item">
          
          
            首页
          
        </li>
      </a>
    
      <a href="/archives/">
        <li class="mobile-menu-item">
          
          
            归档
          
        </li>
      </a>
    
      <a href="/categories">
        <li class="mobile-menu-item">
          
          
            分类
          
        </li>
      </a>
    
      <a href="/tags">
        <li class="mobile-menu-item">
          
          
            标签
          
        </li>
      </a>
    
      <a href="/links">
        <li class="mobile-menu-item">
          
          
            Links
          
        </li>
      </a>
    
      <a href="/books">
        <li class="mobile-menu-item">
          
          
            Books
          
        </li>
      </a>
    
      <a href="/course">
        <li class="mobile-menu-item">
          
          
            Course
          
        </li>
      </a>
    
  </ul>
</nav>

    <div class="container" id="mobile-panel">
      <header id="header" class="header"><div class="logo-wrapper">
  <a href="/." class="logo">L</a>
</div>

<nav class="site-navbar">
  
    <ul id="menu" class="menu">
      
        <li class="menu-item">
          <a class="menu-item-link" href="/">
            
            
              首页
            
          </a>
        </li>
      
        <li class="menu-item">
          <a class="menu-item-link" href="/archives/">
            
            
              归档
            
          </a>
        </li>
      
        <li class="menu-item">
          <a class="menu-item-link" href="/categories">
            
            
              分类
            
          </a>
        </li>
      
        <li class="menu-item">
          <a class="menu-item-link" href="/tags">
            
            
              标签
            
          </a>
        </li>
      
        <li class="menu-item">
          <a class="menu-item-link" href="/links">
            
            
              Links
            
          </a>
        </li>
      
        <li class="menu-item">
          <a class="menu-item-link" href="/books">
            
            
              Books
            
          </a>
        </li>
      
        <li class="menu-item">
          <a class="menu-item-link" href="/course">
            
            
              Course
            
          </a>
        </li>
      
    </ul>
  
</nav>

      </header>

      <main id="main" class="main">
        <div class="content-wrapper">
          <div id="content" class="content">
            
  
  <article class="post">
    <header class="post-header">
      <h1 class="post-title">
        
          Notes about SDM MCA
        
      </h1>

      <div class="post-meta">
        <span class="post-time">
          2025-01-04
        </span>
        
          <span class="post-category">
            
              <a href="/categories/RAS/">RAS</a>
            
          </span>
        
        
      </div>
    </header>

    
    
  <div class="post-toc" id="post-toc">
    <h2 class="post-toc-title">文章目录</h2>
    <div class="post-toc-content">
      <ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#1-Architecture"><span class="toc-text">1. Architecture</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-MSRs"><span class="toc-text">2. MSRs</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#2-1-Machine-Check-Global-Control-MSRs"><span class="toc-text">2.1 Machine-Check Global Control MSRs</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#2-1-1-IA32-MCG-CAP-MSR"><span class="toc-text">2.1.1 IA32_MCG_CAP MSR</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2-1-2-IA32-MCG-STATUS-MSR"><span class="toc-text">2.1.2 IA32_MCG_STATUS MSR</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2-1-3-IA32-MCG-CTL-MSR"><span class="toc-text">2.1.3 IA32_MCG_CTL MSR</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2-1-4-IA32-MCG-EXT-CTL-MSR"><span class="toc-text">2.1.4 IA32_MCG_EXT_CTL MSR</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2-1-5-Enabling-Local-Machine-Check"><span class="toc-text">2.1.5 Enabling Local Machine Check</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2-2-Error-Reporting-Register-Banks"><span class="toc-text">2.2 Error-Reporting Register Banks</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#2-2-1-IA32-MCi-CTL-MSRs"><span class="toc-text">2.2.1 IA32_MCi_CTL MSRs</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2-2-2-IA32-MCi-STATUS-MSRs"><span class="toc-text">2.2.2 IA32_MCi_STATUS MSRs</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2-2-3-IA32-MCi-ADDR-MSRs"><span class="toc-text">2.2.3 IA32_MCi_ADDR MSRs</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2-2-4-IA32-MCi-MISC-MSRs"><span class="toc-text">2.2.4 IA32_MCi_MISC MSRs</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2-2-5-IA32-MCi-CTL2-MSRs"><span class="toc-text">2.2.5 IA32_MCi_CTL2 MSRs</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#3-Enhanced-Cache-Error-reporting"><span class="toc-text">3. Enhanced Cache Error reporting</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#4-Corrected-Machine-Check-Error-Interrupt"><span class="toc-text">4. Corrected Machine Check Error Interrupt</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#5-Recovery-of-Uncorrected-Recoverable-UCR-Errors"><span class="toc-text">5. Recovery of Uncorrected Recoverable(UCR) Errors</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#5-1-Detection-of-Software-Error-Recovery-Support"><span class="toc-text">5.1 Detection of Software Error Recovery Support</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#5-2-UCR-Error-Reporting-and-Logging"><span class="toc-text">5.2 UCR Error Reporting and Logging</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#5-3-UCR-Error-Classification"><span class="toc-text">5.3 UCR Error Classification</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#5-4-UCR-Error-Overwrite-Rules"><span class="toc-text">5.4 UCR Error Overwrite Rules</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#6-Interpreting-the-MCA-Error-Codes"><span class="toc-text">6. Interpreting the MCA Error Codes</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#6-1-Simple-Error-Codes"><span class="toc-text">6.1 Simple Error Codes</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#6-2-Compound-Error-Codes"><span class="toc-text">6.2 Compound Error Codes</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#6-3-Architecturally-Defined-UCR-Errors"><span class="toc-text">6.3 Architecturally Defined UCR Errors</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#6-4-Multiple-MCA-Errors"><span class="toc-text">6.4 Multiple MCA Errors</span></a></li></ol></li></ol>
    </div>
  </div>



    <div class="post-content">
      
        <p>本文将mark下SDM中MCA相关notes。<a id="more"></a></p>
<h2 id="1-Architecture"><a href="#1-Architecture" class="headerlink" title="1. Architecture"></a>1. Architecture</h2><ul>
<li>processors implement a machine-check architecture that provides a mechanism for detecting and reporting hardware (machine) errors, such as: system bus errors, ECC errors, parity errors, cache errors, and TLB errors. It consists of a set of model-specific registers (MSRs) that are used to set up machine checking and additional banks of MSRs used for recording errors that are detected.</li>
<li>the processor can report information on corrected machine-check errors and deliver a programmable interrupt for software to respond to MC errors, referred to as corrected machine-check error interrupt (CMCI).</li>
<li>Intel 64 processors support for software recovery from certain uncorrected recoverable machine check errors.</li>
</ul>
<h2 id="2-MSRs"><a href="#2-MSRs" class="headerlink" title="2. MSRs"></a>2. MSRs</h2><p><img src="/images/2025/01/005.png" alt></p>
<h3 id="2-1-Machine-Check-Global-Control-MSRs"><a href="#2-1-Machine-Check-Global-Control-MSRs" class="headerlink" title="2.1 Machine-Check Global Control MSRs"></a>2.1 Machine-Check Global Control MSRs</h3><h4 id="2-1-1-IA32-MCG-CAP-MSR"><a href="#2-1-1-IA32-MCG-CAP-MSR" class="headerlink" title="2.1.1 IA32_MCG_CAP MSR"></a>2.1.1 IA32_MCG_CAP MSR</h4><p>The IA32_MCG_CAP MSR is a read-only register that provides information about the machine-check architecture of the processor.</p>
<p><img src="/images/2025/01/006.png" alt></p>
<p>深入了解各个field后，其实就可以对MCA整体架构有个全局的认识了。</p>
<h4 id="2-1-2-IA32-MCG-STATUS-MSR"><a href="#2-1-2-IA32-MCG-STATUS-MSR" class="headerlink" title="2.1.2 IA32_MCG_STATUS MSR"></a>2.1.2 IA32_MCG_STATUS MSR</h4><p>The IA32_MCG_STATUS MSR describes the current state of the processor after a machine-check exception has occurred.</p>
<p><img src="/images/2025/01/007.png" alt></p>
<h4 id="2-1-3-IA32-MCG-CTL-MSR"><a href="#2-1-3-IA32-MCG-CTL-MSR" class="headerlink" title="2.1.3 IA32_MCG_CTL MSR"></a>2.1.3 IA32_MCG_CTL MSR</h4><p>IA32_MCG_CTL controls the reporting of machine-check exceptions.</p>
<h4 id="2-1-4-IA32-MCG-EXT-CTL-MSR"><a href="#2-1-4-IA32-MCG-EXT-CTL-MSR" class="headerlink" title="2.1.4 IA32_MCG_EXT_CTL MSR"></a>2.1.4 IA32_MCG_EXT_CTL MSR</h4><p>IA32_MCG_EXT_CTL.LMCE_EN (bit 0) allows the processor to signal some MCEs to only a single logical processor in the system.</p>
<p><img src="/images/2025/01/008.png" alt></p>
<h4 id="2-1-5-Enabling-Local-Machine-Check"><a href="#2-1-5-Enabling-Local-Machine-Check" class="headerlink" title="2.1.5 Enabling Local Machine Check"></a>2.1.5 Enabling Local Machine Check</h4><p>When system software has enabled LMCE, then hardware will determine if a particular error can be delivered only to a single logical processor. Software should make no assumptions about the type of error that hardware can choose to deliver as LMCE.</p>
<h3 id="2-2-Error-Reporting-Register-Banks"><a href="#2-2-Error-Reporting-Register-Banks" class="headerlink" title="2.2 Error-Reporting Register Banks"></a>2.2 Error-Reporting Register Banks</h3><h4 id="2-2-1-IA32-MCi-CTL-MSRs"><a href="#2-2-1-IA32-MCi-CTL-MSRs" class="headerlink" title="2.2.1 IA32_MCi_CTL MSRs"></a>2.2.1 IA32_MCi_CTL MSRs</h4><p><img src="/images/2025/01/009.png" alt></p>
<h4 id="2-2-2-IA32-MCi-STATUS-MSRs"><a href="#2-2-2-IA32-MCi-STATUS-MSRs" class="headerlink" title="2.2.2 IA32_MCi_STATUS MSRs"></a>2.2.2 IA32_MCi_STATUS MSRs</h4><p><img src="/images/2025/01/010.png" alt></p>
<p><img src="/images/2025/01/011.png" alt></p>
<h4 id="2-2-3-IA32-MCi-ADDR-MSRs"><a href="#2-2-3-IA32-MCi-ADDR-MSRs" class="headerlink" title="2.2.3 IA32_MCi_ADDR MSRs"></a>2.2.3 IA32_MCi_ADDR MSRs</h4><p><img src="/images/2025/01/012.png" alt></p>
<h4 id="2-2-4-IA32-MCi-MISC-MSRs"><a href="#2-2-4-IA32-MCi-MISC-MSRs" class="headerlink" title="2.2.4 IA32_MCi_MISC MSRs"></a>2.2.4 IA32_MCi_MISC MSRs</h4><p><img src="/images/2025/01/013.png" alt></p>
<h4 id="2-2-5-IA32-MCi-CTL2-MSRs"><a href="#2-2-5-IA32-MCi-CTL2-MSRs" class="headerlink" title="2.2.5 IA32_MCi_CTL2 MSRs"></a>2.2.5 IA32_MCi_CTL2 MSRs</h4><p><img src="/images/2025/01/014.png" alt></p>
<h2 id="3-Enhanced-Cache-Error-reporting"><a href="#3-Enhanced-Cache-Error-reporting" class="headerlink" title="3. Enhanced Cache Error reporting"></a>3. Enhanced Cache Error reporting</h2><ul>
<li>In earlier Intel processors, cache status was based on the number of correction events that occurred in a cache.</li>
<li>In “threshold-based error status”, cache status is based on the number of lines (ECC blocks) in a cache that incur repeated corrections.</li>
<li>A processor that supports enhanced cache error reporting contains hardware that tracks the operating status of certain caches and provides an indicator of their “health”.<ul>
<li>The hardware reports a “green” status when the number of lines that incur repeated corrections is at or below a pre-defined threshold</li>
<li>a “yellow” status when the number of affected lines exceeds the threshold. Yellow status means that the cache reporting the event is operating correctly, but you should schedule the system for servicing within a few weeks.</li>
</ul>
</li>
</ul>
<h2 id="4-Corrected-Machine-Check-Error-Interrupt"><a href="#4-Corrected-Machine-Check-Error-Interrupt" class="headerlink" title="4. Corrected Machine Check Error Interrupt"></a>4. Corrected Machine Check Error Interrupt</h2><p>待另择篇幅整理</p>
<h2 id="5-Recovery-of-Uncorrected-Recoverable-UCR-Errors"><a href="#5-Recovery-of-Uncorrected-Recoverable-UCR-Errors" class="headerlink" title="5. Recovery of Uncorrected Recoverable(UCR) Errors"></a>5. Recovery of Uncorrected Recoverable(UCR) Errors</h2><p>Recovery of uncorrected recoverable machine check errors is an enhancement in machine-check architecture. <strong>This allow system software to perform recovery action on certain class of uncorrected errors and continue execution.</strong></p>
<h3 id="5-1-Detection-of-Software-Error-Recovery-Support"><a href="#5-1-Detection-of-Software-Error-Recovery-Support" class="headerlink" title="5.1 Detection of Software Error Recovery Support"></a>5.1 Detection of Software Error Recovery Support</h3><p>The new class of architectural MCA errors from which system software can attempt recovery is called <u><strong>Uncorrected Recoverable (UCR)</strong></u> Errors. <u>UCR errors are uncorrected errors that have been detected and signaled but have not corrupted the processor context</u>. For certain UCR errors, this means that once system software has performed a certain recovery action, it is possible to continue execution on this processor. UCR error reporting provides an error containment mechanism for data poisoning. The machine check handler will use the error log information from the error reporting registers to analyze and implement specific error recovery actions for UCR errors.</p>
<h3 id="5-2-UCR-Error-Reporting-and-Logging"><a href="#5-2-UCR-Error-Reporting-and-Logging" class="headerlink" title="5.2 UCR Error Reporting and Logging"></a>5.2 UCR Error Reporting and Logging</h3><p>IA32_MCi_STATUS MSR is used for reporting UCR errors and existing corrected or uncorrected errors.<br>When IA32_MCG_CAP[24] is set, a UCR error is indicated by the following bit settings in the IA32_MCi_STATUS register:</p>
<ul>
<li>Valid (bit 63) = 1</li>
<li>UC(bit61)=1</li>
<li>PCC(bit57)=0</li>
</ul>
<p>In addition, the IA32_MCi_STATUS register bit fields, bits 56:55, are defined (see Figure 16-6) to provide additional information to help system software to properly identify the necessary recovery action for the UCR error:</p>
<ul>
<li>S (Signaling) flag, bit 56</li>
<li>AR (Action Required) flag, bit 55 </li>
</ul>
<h3 id="5-3-UCR-Error-Classification"><a href="#5-3-UCR-Error-Classification" class="headerlink" title="5.3 UCR Error Classification"></a>5.3 UCR Error Classification</h3><ul>
<li><u>Uncorrected no action required (UCNA)</u> - is a UCR error that is not signaled via a machine check exception and, instead, is reported to system software as a corrected machine check error. </li>
<li><u>Software recoverable action optional (SRAO)</u> - a UCR error is signaled either via a machine check exception or CMCI. System software recovery action is optional and not required to continue execution from this machine check exception.</li>
<li><u>Software recoverable action required (SRAR)</u> - a UCR error that requires system software to take a recovery action on this processor before scheduling another stream of execution on this processor. </li>
</ul>
<p><img src="/images/2025/01/015.png" alt></p>
<h3 id="5-4-UCR-Error-Overwrite-Rules"><a href="#5-4-UCR-Error-Overwrite-Rules" class="headerlink" title="5.4 UCR Error Overwrite Rules"></a>5.4 UCR Error Overwrite Rules</h3><p>In general, the overwrite rules are as follows:</p>
<ul>
<li>UCR errors will overwrite corrected errors.</li>
<li>Uncorrected (PCC=1) errors overwrite UCR (PCC=0) errors.</li>
<li>UCR errors are not written over previous UCR errors.</li>
<li>Corrected errors do not write over previous UCR errors.</li>
</ul>
<h2 id="6-Interpreting-the-MCA-Error-Codes"><a href="#6-Interpreting-the-MCA-Error-Codes" class="headerlink" title="6. Interpreting the MCA Error Codes"></a>6. Interpreting the MCA Error Codes</h2><p>When the processor detects a machine-check error condition, it writes a 16-bit error code to the MCA error code field of one of the IA32_MCi_STATUS registers and sets the VAL (valid) flag in that register. The processor may also write a 16-bit model-specific error code in the IA32_MCi_STATUS register depending on the implementation of the machine-check architecture of the processor.</p>
<h3 id="6-1-Simple-Error-Codes"><a href="#6-1-Simple-Error-Codes" class="headerlink" title="6.1 Simple Error Codes"></a>6.1 Simple Error Codes</h3><p>Simple error codes indicate global error information.</p>
<p><img src="/images/2025/01/016.png" alt></p>
<h3 id="6-2-Compound-Error-Codes"><a href="#6-2-Compound-Error-Codes" class="headerlink" title="6.2 Compound Error Codes"></a>6.2 Compound Error Codes</h3><p>Compound error codes describe errors related to the TLBs, memory, caches, bus and interconnect logic, and internal timer. <strong>A set of sub-fields is common to all of compound errors. These sub-fields describe the type of access, level in the cache hierarchy, and type of request</strong>.</p>
<p><img src="/images/2025/01/017.png" alt></p>
<ul>
<li>Transaction Type (TT) Sub-Field</li>
<li>Level (LL) Sub-Field</li>
<li>Request (RRRR) Sub-Field</li>
<li>Bus and Interconnect Errors</li>
<li>Memory Controller and Extended Memory Errors</li>
</ul>
<h3 id="6-3-Architecturally-Defined-UCR-Errors"><a href="#6-3-Architecturally-Defined-UCR-Errors" class="headerlink" title="6.3 Architecturally Defined UCR Errors"></a>6.3 Architecturally Defined UCR Errors</h3><ul>
<li>Architecturally Defined SRAO Errors</li>
<li>Architecturally Defined SRAR Errors</li>
</ul>
<h3 id="6-4-Multiple-MCA-Errors"><a href="#6-4-Multiple-MCA-Errors" class="headerlink" title="6.4 Multiple MCA Errors"></a>6.4 Multiple MCA Errors</h3><p>When multiple MCA errors are detected within a certain detection window, the processor may aggregate the reporting of these errors together as a single event, i.e., a single machine exception condition. If this occurs, system software <u>may find multiple MCA errors logged in different MC banks on one logical processor</u> or <u>find multiple MCA errors logged across different processors for a single machine check broadcast event</u>.</p>

      
    </div>

    
      
      



      
      
    

    
      <footer class="post-footer">
        
          <div class="post-tags">
            
              <a href="/tags/SDM/">SDM</a>
            
              <a href="/tags/RAS/">RAS</a>
            
          </div>
        
        
        
  <nav class="post-nav">
    
      <a class="prev" href="/2025/01/04/Notes-about-Memory-Scrubbing/">
        <i class="iconfont icon-left"></i>
        <span class="prev-text nav-default">Notes about Memory Scrubbing</span>
        <span class="prev-text nav-mobile">上一篇</span>
      </a>
    
    
      <a class="next" href="/2025/01/01/Notes-about-Device-Memory-TCP/">
        <span class="next-text nav-default">Notes about Device Memory TCP</span>
        <span class="prev-text nav-mobile">下一篇</span>
        <i class="iconfont icon-right"></i>
      </a>
    
  </nav>


      </footer>
    

  </article>


          </div>
          
  <div class="comments" id="comments">
    
      <div id="disqus_thread">
        <noscript>
          Please enable JavaScript to view the
          <a href="//disqus.com/?ref_noscript">comments powered by Disqus.</a>
        </noscript>
      </div>
    
  </div>


        </div>
      </main>

      <footer id="footer" class="footer">

  <div class="social-links">
    
      
        
          <a href="mailto:liujunming1163@gmail.com" class="iconfont icon-email" title="email"></a>
        
      
    
      
    
      
    
      
    
      
    
      
    
      
        
          <a href="https://github.com/liujunming" class="iconfont icon-github" title="github"></a>
        
      
    
      
    
      
    
      
    
      
    
      
    
      
    

    
      <a href="/atom.xml" class="iconfont icon-rss" title="rss"></a>
    
  </div>



<div class="copyright">
  <span class="power-by">
    由 <a class="hexo-link" href="https://hexo.io/">Hexo</a> 强力驱动
  </span>
  <span class="division">|</span>
  <span class="theme-info">
    主题 - 
    <a class="theme-link" href="https://github.com/ahonn/hexo-theme-even">Even</a>
  </span>

  <span class="copyright-year">
    
    &copy; 
     
      2016 - 
    
    2025

    <span class="heart">
      <i class="iconfont icon-heart"></i>
    </span>
    <span class="author">liujunming</span>
  </span>
</div>

      </footer>

      <div class="back-to-top" id="back-to-top">
        <i class="iconfont icon-up"></i>
      </div>
    </div>

    
  
  <script type="text/javascript">
    var disqus_config = function () {
        this.page.url = 'http://liujunming.github.io/2025/01/04/Notes-about-SDM-MCA/';
        this.page.identifier = '2025/01/04/Notes-about-SDM-MCA/';
        this.page.title = 'Notes about SDM MCA';
    };
    (function() {
    var d = document, s = d.createElement('script');

    s.src = '//http-liujunming-top-2.disqus.com/embed.js';

    s.setAttribute('data-timestamp', +new Date());
    (d.head || d.body).appendChild(s);
    })();  
  </script>

  

  



    
  



  
  





  
    <script type="text/javascript" src="/lib/jquery/jquery.min.js"></script>
  

  
    <script type="text/javascript" src="/lib/slideout/slideout.js"></script>
  

  
    <script type="text/javascript" src="/lib/fancybox/jquery.fancybox.pack.js"></script>
  

  
    <script type="text/javascript" src="/lib/pjax/jquery.pjax.min.js"></script>
  

  
    <script type="text/javascript" src="/lib/nprogress/nprogress.min.js"></script>
  


    <script type="text/javascript" src="/js/src/even.js?v=2.10.1"></script>

  </body>
</html>
