/*
 * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
 *
 * Permission to use, copy, modify, and/or distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */

#include "nss_phy.h"
#include "qca81xx_phy.h"
#include "nss_phy_c45_common.h"

static int qca81xx_phy_soft_reset(struct nss_phy_device *nss_phydev)
{
	int ret;

	ret = nss_phy_modify_mmd(nss_phydev, NSS_PHY_MMD31_NUM,
		QCA81XX_PHY_MMD31_SMART_SPEED,
		QCA81XX_PHY_MMD31_AUTO_SOFT_RESET,
		QCA81XX_PHY_MMD31_AUTO_SOFT_RESET);
	if (ret < 0)
		return ret;

	ret = nss_phy_modify_mmd(nss_phydev, NSS_PHY_MMD1_NUM,
		NSS_PHY_MMD1_PMA_CONTROL,
		NSS_PHY_POWER_DOWN,
		NSS_PHY_POWER_DOWN);
	if (ret < 0)
		return ret;
	nss_phy_mdelay(10);

	return nss_phy_modify_mmd(nss_phydev, NSS_PHY_MMD1_NUM,
		NSS_PHY_MMD1_PMA_CONTROL,
		NSS_PHY_POWER_DOWN,
		NSS_PHY_POWER_UP);
}

static int qca81xx_phy_function_reset(struct nss_phy_device *nss_phydev,
	enum nss_phy_reset reset_type)
{
	int ret = 0;

	switch (reset_type) {
	case FIFO_RESET:
		ret = nss_phy_c45_common_fifo_reset(nss_phydev, true);
		if (ret < 0)
			return ret;
		nss_phy_mdelay(50);
		ret = nss_phy_c45_common_fifo_reset(nss_phydev, false);
		if (ret < 0)
			return ret;
		break;
	case SOFT_RESET:
		ret = qca81xx_phy_soft_reset(nss_phydev);
		if (ret < 0)
			return ret;
		break;
	default:
		return -NSS_PHY_EOPNOTSUPP;
	}

	return 0;
}

static int qca81xx_phy_cdt(struct nss_phy_device *nss_phydev, u32 mdi_pair,
	enum nss_phy_cable_status *status, u32 *cable_len)
{
	int ret;
	u16 dac8_tmp, dac9_tmp;

	/* if PHY link up, cdt status is noarmal and cable length is 0 */
	if (nss_phydev_link_get(nss_phydev) != NSS_PHY_FALSE) {
		*status = CABLE_NORMAL;
		*cable_len = 0;
		return 0;
	}

	dac8_tmp = nss_phy_read_debug(nss_phydev,
		QCA81XX_PHY_DEBUG_AFE_DAC8_DP);
	dac9_tmp = nss_phy_read_debug(nss_phydev,
		QCA81XX_PHY_DEBUG_AFE_DAC9_DP);

	ret = nss_phy_write_debug(nss_phydev,
		QCA81XX_PHY_DEBUG_AFE_DAC8_DP, 0);
	if (ret < 0)
		return ret;
	ret = nss_phy_write_debug(nss_phydev,
		QCA81XX_PHY_DEBUG_AFE_DAC9_DP, 0);
	if (ret < 0)
		return ret;

	ret = nss_phy_c45_common_cdt_start(nss_phydev);
	if (ret < 0)
		return ret;

	/* Get cable status */
	ret = nss_phy_common_cdt_status_get(nss_phydev, mdi_pair, status,
		cable_len);

	/* recover the analog AFE DAC value */
	ret = nss_phy_write_debug(nss_phydev,
		QCA81XX_PHY_DEBUG_AFE_DAC8_DP, dac8_tmp);
	if (ret < 0)
		return ret;
	ret = nss_phy_write_debug(nss_phydev,
		QCA81XX_PHY_DEBUG_AFE_DAC9_DP, dac9_tmp);

	return ret;
}

static int qca81xx_phy_mdix_set(struct nss_phy_device *nss_phydev,
	enum nss_phy_mdix_mode mode)
{
	int ret = 0;

	ret = nss_phy_c45_common_mdix_mode_set(nss_phydev, mode);
	if (ret < 0)
		return ret;

	return qca81xx_phy_soft_reset(nss_phydev);
}

static int qca81xx_phy_stats_status_set(struct nss_phy_device *nss_phydev,
	u32 enable)
{
	int ret;

	ret = nss_phy_c45_common_stats_status_set(nss_phydev, enable);
	if (ret < 0)
		return ret;

	return nss_phy_common_stats_status_set(nss_phydev, enable);
}

static int qca81xx_phy_stats_status_get(struct nss_phy_device *nss_phydev,
	u32 *enable)
{
	int ret;
	u32 enable0, enable1;

	ret = nss_phy_common_stats_status_get(nss_phydev, &enable0);
	if (ret < 0)
		return ret;
	ret = nss_phy_c45_common_stats_status_get(nss_phydev, &enable1);
	if (ret < 0)
		return ret;

	if (enable0 && enable1)
		*enable = !NSS_PHY_FALSE;
	else
		*enable = NSS_PHY_FALSE;

	return 0;
}

static int qca81xx_phy_stats_get(struct nss_phy_device *nss_phydev,
	struct nss_phy_stats_info *cnt_info)
{
	int ret;

	if (nss_phydev_speed_get(nss_phydev) >= NSS_PHY_SPEED_2500)
		ret = nss_phy_c45_common_stats_get(nss_phydev, cnt_info);
	else
		ret = nss_phy_common_stats_get(nss_phydev, cnt_info);

	return ret;
}

int qca81xx_phy_ops_init(struct nss_phy_ops *ops)
{
	ops->hibernation_set = nss_phy_common_hibernation_set;
	ops->hibernation_get = nss_phy_common_hibernation_get;
	ops->function_reset = qca81xx_phy_function_reset;
	ops->eee_adv_set = nss_phy_c45_common_eee_adv_set;
	ops->eee_adv_get = nss_phy_c45_common_eee_adv_get;
	ops->eee_partner_adv_get = nss_phy_c45_common_eee_partner_adv_get;
	ops->eee_cap_get = nss_phy_c45_common_eee_cap_get;
	ops->eee_status_get = nss_phy_c45_common_eee_status_get;
	ops->ieee_8023az_set = nss_phy_c45_common_8023az_set;
	ops->ieee_8023az_get = nss_phy_c45_common_8023az_get;
	ops->local_loopback_set = nss_phy_c45_common_local_loopback_set;
	ops->local_loopback_get = nss_phy_c45_common_local_loopback_get;
	ops->remote_loopback_set = nss_phy_common_remote_loopback_set;
	ops->remote_loopback_get = nss_phy_common_remote_loopback_get;
	ops->cdt = qca81xx_phy_cdt;
	ops->wol_set = nss_phy_common_wol_set;
	ops->wol_get = nss_phy_common_wol_get;
	ops->magic_frame_set = nss_phy_common_magic_frame_set;
	ops->magic_frame_get = nss_phy_common_magic_frame_get;
	ops->mdix_set = qca81xx_phy_mdix_set;
	ops->mdix_get = nss_phy_c45_common_mdix_get;
	ops->mdix_status_get = nss_phy_c45_common_mdix_status_get;
	ops->stats_status_set = qca81xx_phy_stats_status_set;
	ops->stats_status_get = qca81xx_phy_stats_status_get;
	ops->stats_get = qca81xx_phy_stats_get;
	ops->intr_mask_set = nss_phy_c45_common_intr_mask_set;
	ops->intr_mask_get = nss_phy_c45_common_intr_mask_get;
	ops->intr_status_get = nss_phy_c45_common_intr_status_get;

	return 0;
}
