m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Stefan/Desktop/FPGA/Lab1_BUCUR_s/sim2
vdecoder7
!s110 1580418332
!i10b 1
!s100 =^D3R;a4E1L38GYJ^h22D0
In5Dj]Rd>ZoGVnkzk>1j1F1
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/sim1
w1580418273
8C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/sim1/decoder7.v
FC:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/sim1/decoder7.v
L0 17
Z2 OV;L;10.5b;63
r1
!s85 0
31
Z3 !s108 1580418331.000000
!s107 C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/sim1/decoder7.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/sim1/decoder7.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vdecoder7_tb
!s110 1580418331
!i10b 1
!s100 _B@PVoH^=T9_KRF[5fZVi2
I^o]X3bH2d1i4e9lXbZ<Sd0
R0
R1
w1580399746
8C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/sim1/decoder7_tb.v
FC:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/sim1/decoder7_tb.v
L0 8
R2
r1
!s85 0
31
R3
!s107 C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/sim1/decoder7_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/sim1/decoder7_tb.v|
!i113 1
R4
R5
