<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2683225-A1" country="EP" doc-number="2683225" kind="A1" date="20140108" family-id="46797723" file-reference-id="314269" date-produced="20180822" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146585472" ucid="EP-2683225-A1"><document-id><country>EP</country><doc-number>2683225</doc-number><kind>A1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-11860278-A" is-representative="YES"><document-id mxw-id="PAPP154847664" load-source="docdb" format="epo"><country>EP</country><doc-number>11860278</doc-number><kind>A</kind><date>20111212</date><lang>JA</lang></document-id><document-id mxw-id="PAPP228337219" load-source="docdb" format="original"><country>EP</country><doc-number>11860278.8</doc-number><date>20111212</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140554028" ucid="JP-2011048083-A" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2011048083</doc-number><kind>A</kind><date>20110304</date></document-id></priority-claim><priority-claim mxw-id="PPC140548880" ucid="JP-2011078704-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2011078704</doc-number><kind>W</kind><date>20111212</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-2092279643" load-source="docdb">H04N   5/225       20060101ALI20150211BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-2092282653" load-source="docdb">H05K   3/40        20060101ALI20150211BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-2092283766" load-source="docdb">H05K   3/46        20060101ALI20150211BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-2092287959" load-source="docdb">A61B   1/05        20060101AFI20150211BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-2092289244" load-source="docdb">H05K   1/18        20060101ALI20150211BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1796773391" load-source="docdb" scheme="CPC">Y10T  29/49162     20130101 LA20170628BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1835140599" load-source="docdb" scheme="CPC">H05K2201/10446     20130101 LA20170324BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1835140600" load-source="docdb" scheme="CPC">H05K2201/10416     20130101 LA20170324BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1835140601" load-source="docdb" scheme="CPC">H05K2201/10356     20130101 LA20170324BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1835140602" load-source="docdb" scheme="CPC">H05K2201/10121     20130101 LA20170324BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1835140603" load-source="docdb" scheme="CPC">H05K2201/0919      20130101 LA20170324BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1835140604" load-source="docdb" scheme="CPC">H05K   3/4602      20130101 LA20170324BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1835140605" load-source="docdb" scheme="CPC">H05K   3/403       20130101 LI20170324BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1835140606" load-source="docdb" scheme="CPC">H05K   3/0052      20130101 LA20170324BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1835140607" load-source="docdb" scheme="CPC">H05K   1/186       20130101 LA20170324BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1835140608" load-source="docdb" scheme="CPC">H05K   1/18        20130101 LI20170324BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1835140609" load-source="docdb" scheme="CPC">A61B   1/051       20130101 LI20170324BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1835140610" load-source="docdb" scheme="CPC">A61B   1/0011      20130101 LI20170324BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1835140611" load-source="docdb" scheme="CPC">H04N   5/2251      20130101 LI20170324BHEP        </classification-cpc><classification-cpc mxw-id="PCL1991314956" load-source="docdb" scheme="CPC">H05K   1/181       20130101 FI20131226BHEP        </classification-cpc><classification-cpc mxw-id="PCL1991315363" load-source="docdb" scheme="CPC">H05K   3/10        20130101 LI20131226BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132361049" lang="DE" load-source="patent-office">LEITERPLATTE, VERFAHREN ZUR HERSTELLUNG DER LEITERPLATTE UND BILDAUFNAHMEVORRICHTUNG</invention-title><invention-title mxw-id="PT132361050" lang="EN" load-source="patent-office">WIRING BOARD, METHOD FOR MANUFACTURING WIRING BOARD, AND IMAGE PICKUP DEVICE</invention-title><invention-title mxw-id="PT132361051" lang="FR" load-source="patent-office">CARTE DE CÂBLAGE, PROCÉDÉ DE FABRICATION DE CARTE DE CÂBLAGE, ET DISPOSITIF DE PRISE D'IMAGE</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR919507251" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>OLYMPUS CORP</last-name><address><country>JP</country></address></addressbook></applicant><applicant mxw-id="PPAR919539819" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>OLYMPUS CORPORATION</last-name></addressbook></applicant><applicant mxw-id="PPAR919013042" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Olympus Corporation</last-name><iid>101108877</iid><address><street>43-2, Hatagaya 2-chome</street><city>Shibuya-ku Tokyo 151-0072</city><country>JP</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919512019" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>FUJIMORI NORIYUKI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919506135" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>FUJIMORI NORIYUKI</last-name></addressbook></inventor><inventor mxw-id="PPAR919011977" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>FUJIMORI NORIYUKI</last-name><address><street>c/o Olympus Corporation 43-2 Hatagaya 2-chome Shibuya-ku</street><city>Tokyo 151-0072</city><country>JP</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR919011261" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Winter, Brandl, Fürniss, Hübner, Röss, Kaiser, Polte - Partnerschaft</last-name><iid>100059963</iid><address><street>Patent- und Rechtsanwaltskanzlei Alois-Steinecker-Strasse 22</street><city>85354 Freising</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="JP-2011078704-W"><document-id><country>JP</country><doc-number>2011078704</doc-number><kind>W</kind><date>20111212</date><lang>JA</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2012120742-A1"><document-id><country>WO</country><doc-number>2012120742</doc-number><kind>A1</kind><date>20120913</date><lang>JA</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS549910263" load-source="docdb">AL</country><country mxw-id="DS549749328" load-source="docdb">AT</country><country mxw-id="DS549910264" load-source="docdb">BE</country><country mxw-id="DS549750914" load-source="docdb">BG</country><country mxw-id="DS549825880" load-source="docdb">CH</country><country mxw-id="DS549747915" load-source="docdb">CY</country><country mxw-id="DS549749337" load-source="docdb">CZ</country><country mxw-id="DS549910265" load-source="docdb">DE</country><country mxw-id="DS549747916" load-source="docdb">DK</country><country mxw-id="DS549747929" load-source="docdb">EE</country><country mxw-id="DS549820578" load-source="docdb">ES</country><country mxw-id="DS549750915" load-source="docdb">FI</country><country mxw-id="DS549826781" load-source="docdb">FR</country><country mxw-id="DS549910266" load-source="docdb">GB</country><country mxw-id="DS549747930" load-source="docdb">GR</country><country mxw-id="DS549910267" load-source="docdb">HR</country><country mxw-id="DS549749338" load-source="docdb">HU</country><country mxw-id="DS549825881" load-source="docdb">IE</country><country mxw-id="DS549747931" load-source="docdb">IS</country><country mxw-id="DS549826786" load-source="docdb">IT</country><country mxw-id="DS549747932" load-source="docdb">LI</country><country mxw-id="DS549750916" load-source="docdb">LT</country><country mxw-id="DS549823653" load-source="docdb">LU</country><country mxw-id="DS549750929" load-source="docdb">LV</country><country mxw-id="DS549750930" load-source="docdb">MC</country><country mxw-id="DS549823658" load-source="docdb">MK</country><country mxw-id="DS549823659" load-source="docdb">MT</country><country mxw-id="DS549826787" load-source="docdb">NL</country><country mxw-id="DS549820579" load-source="docdb">NO</country><country mxw-id="DS549825886" load-source="docdb">PL</country><country mxw-id="DS549823660" load-source="docdb">PT</country><country mxw-id="DS549826788" load-source="docdb">RO</country><country mxw-id="DS549823661" load-source="docdb">RS</country><country mxw-id="DS549825887" load-source="docdb">SE</country><country mxw-id="DS549749339" load-source="docdb">SI</country><country mxw-id="DS549820580" load-source="docdb">SK</country><country mxw-id="DS549825888" load-source="docdb">SM</country><country mxw-id="DS549750931" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128673644" lang="EN" load-source="patent-office"><p id="pa01" num="0001">A wiring board 10 includes a plurality of wiring layers 22, a plurality of insulating layers 23, and an electrode member 20 made of a conductive material, the electrode member 20 being incorporated in the wiring board 10 in a state in which the electrode member 20 includes exposed sections 20S on side surfaces 13 and 14 that cross the plurality of wiring layers 22 and the plurality of insulating layers 23.<img id="iaf01" file="imgaf001.tif" wi="119" he="98" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128737803" lang="EN" source="EPO" load-source="docdb"><p>A wiring board 10 includes a plurality of wiring layers 22, a plurality of insulating layers 23, and an electrode member 20 made of a conductive material, the electrode member 20 being incorporated in the wiring board 10 in a state in which the electrode member 20 includes exposed sections 20S on side surfaces 13 and 14 that cross the plurality of wiring layers 22 and the plurality of insulating layers 23.</p></abstract><description mxw-id="PDES63959632" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001">Technical Field</heading><p id="p0001" num="0001">The present invention relates to a wiring board disposed between a component such as an image pickup device chip and a wiring cable, a manufacturing method for the wiring board, and an image pickup apparatus including the wiring board.</p><heading id="h0002">Background Art</heading><p id="p0002" num="0002">An image pickup apparatus including an image pickup device chip of a wafer level chip size package (WL-CSP) type is used for an application in which a reduction in size (a reduction in diameter) of an endoscope or the like is required. For example, Japanese Patent Application Laid-Open PublicationNo. <patcit id="pcit0001" dnum="JP2005198964A"><text>2005-198964</text></patcit> discloses an image pickup apparatus for an endoscope in which the image pickup device chip of the WL-CSP type is mounted on a wiring board.</p><p id="p0003" num="0003">However, even if the image pickup device chip is reduced in size by adopting the WL-CSP type, since the wiring board on which the image pickup device chip is mounted is large compared with the image pickup device chip, it is sometimes not easy to reduce the image pickup apparatus in size.</p><p id="p0004" num="0004">It is an object of an embodiment of the present invention to provide a wiring board that can realize a small apparatus, a manufacturing method for the wiring board, and an image pickup apparatus including the wiring board.</p><heading id="h0003">Disclosure of Invention</heading><heading id="h0004">Means for Solving the Problem</heading><p id="p0005" num="0005">A wiring board according to an embodiment of the present invention includes: a plurality of wiring layers; a plurality of insulating layers; and an electrode member made of a conductive material, the electrode member being incorporated in the<!-- EPO <DP n="2"> --> wiring board in a state in which the electrode member includes an exposed section on a side surface that crosses the plurality of wiring layers and the plurality of insulating layers.</p><p id="p0006" num="0006">A manufacturing method for a wiring board according to another embodiment of the present invention includes: a substrate manufacturing step for manufacturing a wiring substrate including a plurality of wiring layers and a plurality of insulating layers and incorporating an electrode forming member made of a conductive material; and a cutting step for cutting the wiring substrate such that a part of the electrode forming member is exposed on a side surface.</p><p id="p0007" num="0007">An image pickup apparatus according to still another embodiment of the present invention includes: an image pickup device chip including an image pickup device on a first principal plane and including an electrode for external connection on a second principal plane; a wiring cable; and a wiring board including a plurality of wiring layers, a plurality of insulating layers, and a plurality of electrode members made of a conductive material, the plurality of electrode members being incorporated in the image pickup apparatus in a state in which the plurality of electrode members include exposed sections on side surfaces that cross the plurality of wiring layers and the plurality of insulating layers, the exposed section of one of the electrode members being joined to the electrode for external connection of the image pickup device chip, and the exposed section of another one of the electrode members being connected to the wiring cable.</p><heading id="h0005">Brief Description of the Drawings</heading><p id="p0008" num="0008"><ul><li><figref idrefs="f0001">Fig. 1</figref> is a perspective view of an image pickup apparatus in a first embodiment;</li><li><figref idrefs="f0001">Fig. 2</figref> is a sectional view of the image pickup apparatus in the first embodiment taken along line II-II in <figref idrefs="f0001">Fig. 1</figref>;</li><li><figref idrefs="f0002">Fig. 3</figref> is a perspective view of a wiring board in the first embodiment;</li><li><figref idrefs="f0002">Fig. 4</figref> is a perspective transparent view of the wiring board in the first embodiment;<!-- EPO <DP n="3"> --></li><li><figref idrefs="f0003">Fig. 5A</figref> is a sectional view for explaining a manufacturing method for the wiring board in the first embodiment;</li><li><figref idrefs="f0003">Fig. 5B</figref> is a sectional view for explaining the manufacturing method for the wiring board in the first embodiment;</li><li><figref idrefs="f0003">Fig. 5C</figref> is a sectional view for explaining the manufacturing method for the wiring board in the first embodiment;</li><li><figref idrefs="f0003">Fig. 5D</figref> is a sectional view for explaining the manufacturing method for the wiring board in the first embodiment;</li><li><figref idrefs="f0003">Fig. 5E</figref> is a sectional view for explaining the manufacturing method for the wiring board in the first embodiment;</li><li><figref idrefs="f0003">Fig. 5F</figref> is a sectional view for explaining the manufacturing method for the wiring board in the first embodiment;</li><li><figref idrefs="f0004">Fig. 6</figref> is a sectional view of an image pickup apparatus according to a second embodiment;</li><li><figref idrefs="f0004">Fig. 7</figref> is a perspective transparent view of a wiring board in a third embodiment;</li><li><figref idrefs="f0005">Fig. 8</figref> is a perspective transparent view of a wiring board in a fourth embodiment;</li><li><figref idrefs="f0005">Fig. 9A</figref> is a sectional view for explaining an exposed section of a wiring board in a fifth embodiment;</li><li><figref idrefs="f0005">Fig. 9B</figref> is a sectional view for explaining the exposed section of the wiring board in the fifth embodiment;</li><li><figref idrefs="f0006">Fig. 10</figref> is a sectional view for explaining an exposed section of a wiring board in a sixth embodiment; and</li><li><figref idrefs="f0006">Fig. 11</figref> is a sectional view of a sensor device including a wiring board in a seventh embodiment.</li></ul></p><heading id="h0006">Best Mode for Carrying Out the Invention</heading><heading id="h0007">&lt;First Embodiment&gt;</heading><!-- EPO <DP n="4"> --><p id="p0009" num="0009">As shown in <figref idrefs="f0001">Fig. 1</figref>, an image pickup apparatus 1 in a first embodiment includes a wiring board 10, an image pickup section 30, and a wiring cable 40. The image pickup section 30 includes an image pickup device chip 31 and a transparent cover section 37. The wiring board 10 in the first embodiment is a substantially rectangular parallelepiped including a first principal plane 11, a second principal plane 12, and four side surfaces 13, 14, 15, and 16. Note that the first principal plane 11 and the second principal plane 12 are surfaces parallel to a core substrate 24A of the wiring board 10, which is a multilayer wiring board, and the side surfaces 13, 14, 15, and 16 are surfaces orthogonal to the core substrate 24A.</p><p id="p0010" num="0010">Maximum dimensions in XY directions of the image pickup apparatus 1 are dimensions x30 x y30 of the image pickup section 30. Therefore, a reduction in size and, in particular, a reduction in diameter with small dimensions in the XY directions is realized.</p><p id="p0011" num="0011"><figref idrefs="f0001">Fig. 2</figref> is a cross section taken along line II-II in <figref idrefs="f0001">Fig. 1</figref>. As shown in <figref idrefs="f0001">Fig. 2</figref>, the image pickup device chip 31 is configured by a semiconductor in which an image pickup device 34 such as a CMOS image pickup device is formed on a first principal plane 32. The image pickup device 34 is connected to electrodes for external connection 39 of a second principal plane 33 via through-wires 35 and wires 36 of the second principal plane 33. That is, the image pickup device chip 31 is a chip for a so-called wafer level chip size package.</p><p id="p0012" num="0012">The wiring board 10 is a multilayer wiring board in which a plurality of wiring layers 22 and a plurality of insulating layers 23 are laminated on and under the core substrate 24A. As explained above, the first principal plane 11 and the second principal plane 12 are outer surfaces parallel to the wiring layers 22 and the insulating layers 23 and the side surfaces 13 to 16 are outer surfaces that cross the wiring layers 22 and the insulating layers 23 at a right angle. The wiring board 10 includes, on each of the side surfaces 13 and 14, four pattern sections (lands) made of a conductive material, i.e., exposed sections 20S, which are electrodes for external connection.<!-- EPO <DP n="5"> --></p><p id="p0013" num="0013">As shown in <figref idrefs="f0002">Figs. 3 and 4</figref>, the wiring board 10 incorporates eight electrode members 20 and includes, on each of the side surfaces 13 and 14, four exposed sections 20S. That is, the exposed sections 20S are not conductor patterns or the like formed on surfaces of the side surfaces 13 and 14 but are one surface of the bulk electrode member 20, which is a metallic ingot, incorporated in the wiring board 10. Note that, in the present embodiment, a shape of the exposed sections 20S is a substantially square shape. However, the shape of the exposed sections 20S may be a circular shape, a rectangular shape, or other shapes suitable for connection according to the sectional shape of the electrode members 20.</p><p id="p0014" num="0014">As shown in <figref idrefs="f0001">Fig. 1</figref>, the exposed sections 20S are electrodes not exposed on the first principal plane 11 and the second principal plane 12 and independent from electrodes formed on the first principal plane 11 and the second principal plane 12. The exposed sections 20S exposed only on the side surfaces are one surface of the electrode member 20 incorporated in the wiring board 10. Therefore, the exposed sections 20S do not peel off the side surfaces unlike electrode films formed on the side surfaces and reliability of joining is high. The electrode members 20 are manufactured from an electrode forming member 20A, which is a chip-shape metal, as explained below rather than forming a thick metal film. Therefore, the electrode members 20 are easily manufactured. A deficiency due to internal stress or the like does not occur.</p><p id="p0015" num="0015">It is preferable from the viewpoint of workability that the electrode members 20 are conductive material chip members and, in particular, made of a metal material such as copper or gold.</p><p id="p0016" num="0016">Note that dimensions x20 x y20 (see <figref idrefs="f0002">Fig. 3</figref>) of the side surfaces 13 and 14 of the wiring board 10 are smaller than dimensions x30 x y30 (see <figref idrefs="f0001">Fig. 1</figref>) of a principal plane of the image pickup section 30. That is, x20 &lt; x30 and y20 &lt; y30.</p><p id="p0017" num="0017">The wiring board 10 is a so-called component incorporating substrate in which not only the electrode member 20 but also an electronic component (a chip component) 21 such as a chip resistor or a chip capacitor is incorporated. In the wiring board 10, the electronic component 21 and the wiring layers 22 form a circuit<!-- EPO <DP n="6"> --> configured to process input and output signals to and from the image pickup device chip 31.</p><p id="p0018" num="0018">A wiring board in which the electronic component 21 such as a passive component or an active component is incorporated has high functionality but is small in size.</p><p id="p0019" num="0019">Note that, as explained below, electronic components may be surface-mounted on the first principal plane 11 and the second principal plane 12 of the wiring board 10.</p><p id="p0020" num="0020">Next, a manufacturing method for the image pickup apparatus 1 and the wiring board 10 is explained. The wiring board 10 is manufactured by cutting a wiring substrate 10A. An electrode forming member 20A incorporated in the wiring substrate 10A is cut, whereby the electrode members 20 including the exposed sections 20S on the side surfaces are manufactured.</p><heading id="h0008">&lt;Wiring board manufacturing step&gt;</heading><p id="p0021" num="0021"><figref idrefs="f0003">Figs. 5A to 5F</figref> are sectional views on a YZ plane for explaining the manufacturing method for the wiring board 10. A region including three wiring boards 10 is shown. First, the wiring substrate 10A in which the electrode forming member 20A made of a conductive material is incorporated is manufactured. Note that, in the following explanation, each of a plurality of wiring layers 22A to 22C of the wiring board 10 is referred to as wiring layers 22 and each of a plurality of insulating layers 23A to 23C is referred to as insulating layers 23.</p><p id="p0022" num="0022">The wiring substrate 10A is a substrate including components of a plurality of the wiring boards 10. The wiring substrate 10A includes the components of the plurality of wiring boards 10 not only in a Z direction but also in an X direction. The wiring substrate 10A includes, for example, components of four hundred wiring boards 10 in a matrix shape of 20 x 20. The four hundred wiring boards 10 are manufactured by cutting the wiring substrate 10A along the X direction and the Z direction.</p><p id="p0023" num="0023">As shown in <figref idrefs="f0003">Fig. 5A</figref>, in the manufacturing of the wiring substrate 10A, 20 µm-thick conductor films on both surfaces of a 150 µm-thick core (insulating layer)<!-- EPO <DP n="7"> --> 23A of the core substrate 24A are patterned by etching, whereby the core substrate 24A including wiring layers 22A on both surfaces is manufactured.</p><p id="p0024" num="0024">Note that thickness of the core substrate 24A is set taking into account mounting height of incorporated components, thickness variation of the core substrate 24A, and the like.</p><p id="p0025" num="0025">Subsequently, as shown in <figref idrefs="f0003">Fig. 5B</figref>, the incorporated components, i.e., the electrode forming member 20A and the electronic component 21 are mounted on both side surfaces of the core substrate 24A.</p><p id="p0026" num="0026">A principal plane size (a mounting area) of the electrode forming member 20A is preferably a size same as or a size similar to a size of a general-purpose chip component such as a 0603 (6 mm x 3 mm) size or a 0402 (4 mm x 2 mm) size. This is because the electrode forming member 20A can be disposed in a predetermined position of a wiring board using a surface mount technology (SMT) same as a surface mount technology for the general-purpose chip component, for example, a component automatic insertion device.</p><p id="p0027" num="0027">Height of the electrode forming member 20A is determined according to specifications of the exposed sections 20S to be formed. Note that, when a plurality of the electrode forming members 20A are incorporated, the sizes of the electrode forming members 20A may be different.</p><p id="p0028" num="0028">For example, if the electrode forming members 20A having 0402 size height of 200 µm is mounted at an interval of 200 µm in the X direction, 200 µm-square electrodes (lands) are formed on a cut surface at a pitch of 400 µm. This is suitable for solder ball joining of a BGA (ball grid array).</p><p id="p0029" num="0029">The number of the electrode forming members 20A to be incorporated depends on the number of connection electrodes (the exposed sections 20S) formed on the side surface. For example, the number of the electrode forming members 20A is four to twelve.</p><p id="p0030" num="0030">In the mounting of the electrode forming members 20A, solder is printed on a connecting section of the wiring layers 22A and, after the electrode forming members 20A is provisionally joined on the solder, reflow treatment for the solder is<!-- EPO <DP n="8"> --> performed. When the image pickup section 30 and the wiring cable 40 are joined to the manufactured wiring board 10 by solder, it is preferable to use high-melting point solder for the mounting of the electrode forming member 20A and the electronic component 21 incorporated in the wiring board 10.</p><p id="p0031" num="0031">Further, as shown in <figref idrefs="f0003">Figs. 5C and 5D</figref>, a second laminated layer 24B including an insulating layer 23B and a wiring layer 22B is laminated using an adhesive for lamination. Regions of the second laminated layer 24B corresponding to already-mounted components are hollowed out. Therefore, the second laminated layer 24B does not interfere with the components during the lamination. Like the wiring layer 22A of the core substrate 24A, a desired circuit pattern is formed on the wiring layer 22B.</p><p id="p0032" num="0032">Note that electrical joining of the wiring layer 22B and the wiring layer 22A of the core substrate 24A may be performed by forming a micro-via or the like. Alternatively, electrical joining of three or more wiring layers may be collectively performed by forming a through-hole in a later process.</p><p id="p0033" num="0033">Further, a second laminated layer 24C including an insulating layer 23C and a wiring layer 22C is laminated using the adhesive for lamination. Unlike the first laminated layer 24B, the second laminated layer 24C is a planar plate without a hollow-out like a laminated layer of a normal build-up substrate. Like the wiring layer 22B, the wiring layer 22C may be electrically joined to other wiring layers via a micro-via or the like. Alternatively, the wiring layer 22C and the other wiring layers may be collectively electrically joined via a through-hole in a later process. At this point, the adhesive for lamination is applied sufficiently thick to, in particular, peripheral sections of the incorporated components to prevent gaps from being formed around the incorporated components. Further, a through-hole is formed to collectively electrically join the respective layers. That is, publicly-known multilayer wiring board manufacturing methods are used in combination in the manufacturing of the wiring substrate 10A. For example, the number of laminations of the wiring layers 22 and the insulating layers 23 of the wiring substrate 10A, i.e., the wiring board 10 is determined according to specifications.<!-- EPO <DP n="9"> --></p><p id="p0034" num="0034">The wiring layer 22C of the second laminated layer 24C is etched to form a wiring pattern, whereby the wiring substrate 10A is manufactured.</p><heading id="h0009">&lt;Cutting step&gt;</heading><p id="p0035" num="0035">As shown in <figref idrefs="f0003">Fig. 5E</figref>, the wiring substrate 10A is singulated into a plurality of the wiring boards 10 by cutting. At this point, the wiring substrate 10A is cut along a cutting line C such that a part of the electrode forming member 20A is exposed on a cut surface (a side surface). When the wiring substrate 10A is cut along the cutting line C, which is an incorporating position of the electrode forming member 20A, the electrode forming member 20A is changed to the electrode members 20 of respective two wiring boards 10. In other words, one electrode forming member 20A is changed to two electrode members 20 by the cutting.</p><p id="p0036" num="0036">That is, as shown in <figref idrefs="f0003">Fig. 5F</figref>, the electrode forming member 20A is changed to the electrode members 20 including the exposed sections 20S on the side surfaces by the cutting. In other words, the electrode members 20 are exposed on the side surfaces formed by the cutting.</p><p id="p0037" num="0037">In order to accurately specify a position of the electrode forming member 20A incorporated in the wiring substrate 10A, an internal structure detecting device or the like by an infrared ray or ultrasound may be used or a position specifying pattern may be formed on the outer surface (the first principal plane) when the wiring substrate 10A is manufactured. A dicing device used for cutting of a semiconductor wafer, a high-power laser beam machine, or the like is used for the cutting.</p><heading id="h0010">&lt;Joining step&gt;</heading><p id="p0038" num="0038">The wires 36 of the image pickup section 30 are connected to the electrode members 20, which are exposed on the side surface 13 of the wiring board 10, via the electrodes for external connection 39. Lead wires 41 of the wiring cable 40 are connected to the electrode members 20, which are exposed on the side surface 14 of the wiring board 10, via connecting sections 42.</p><p id="p0039" num="0039">The lead wires 41 of the wiring cable 40 are electric wires for transmitting input and output signals to and from the image pickup device 34 and are flexible<!-- EPO <DP n="10"> --> cables for connecting the image pickup apparatus 1 and an image pickup device control section (not shown in the figure).</p><p id="p0040" num="0040">When the connection of the image pickup section 30 and the wiring cable 40 is performed by solder joining, internal connection solder of the wiring board 10 is sometimes melted again. However, since resin is filled around the wiring board 10, a position of the wiring board 10 does not move and a connection state is maintained. By using the high-melting point solder for the internal connection of the wiring board 10 as explained above, the internal connection state of the wiring board 10 is more stably maintained even during the connection of the image pickup section 30 and the wiring cable 40.</p><p id="p0041" num="0041">As explained above, the wiring board 10 is small in size because the wiring board 10 includes the plurality of wiring layers, the plurality of insulating layers, and the electrode member made of the conductive material, the electrode member being incorporated in the wiring board 10 in a state in which the electrode member includes the exposed section on the side surface that crosses the wiring layers and the insulating layers. The image pickup apparatus 1 including the wiring board 10 is small in size.</p><heading id="h0011">&lt;Second Embodiment&gt;</heading><p id="p0042" num="0042">Next, an image pickup apparatus 1A in a second embodiment is explained. Since the image pickup apparatus 1A is similar to the image pickup apparatus 1, the same components are denoted by the same reference numerals and signs and explanation of the components is omitted.</p><p id="p0043" num="0043">As shown in <figref idrefs="f0004">Fig. 6</figref>, the image pickup apparatus 1A includes an optical system member 50 and a joining protection member 51 in addition to the components of the image pickup apparatus 1. The optical system member 50 disposed over the entire surface of the cover section 37 of the image pickup section 30 includes a plurality of lenses.</p><p id="p0044" num="0044">In the image pickup apparatus 1, the image pickup device chip 31 and the wiring board 10 are solder-joined by the electrodes for external connection 39 and further reinforced by a not-shown optical adhesive, semiconductor sealing agent, or<!-- EPO <DP n="11"> --> the like. However, in some case, a joining area is small in size and bending strength is insufficient. In the image pickup apparatus 1A, joining strength of the image pickup device chip 31 and the wiring board 10 is reinforced by the joining protection member 51.</p><p id="p0045" num="0045">Therefore, the image pickup apparatus 1A has the effects of the image pickup apparatus 1 and further improves the bending strength.</p><p id="p0046" num="0046">Note that, in the image pickup apparatus 1A shown in <figref idrefs="f0004">Fig. 6</figref>, an example is shown in which a joining section of the wiring board 10 and the wiring cable 40 is also reinforced by the joining protection member 51.</p><p id="p0047" num="0047">Since the image pickup apparatus 1A is small in size and, in particular, small in diameter, the image pickup apparatus 1A can be preferably used as an image pickup apparatus of an endoscope.</p><heading id="h0012">&lt;Third to Sixth Embodiments&gt;</heading><p id="p0048" num="0048">Next, wiring boards 10B to 10E in third to sixth embodiments are explained. Since the wiring boards 10B to 10E are similar to the wiring board 10, the same components are denoted by the same reference numerals and signs and explanation of the components is omitted.</p><p id="p0049" num="0049">As shown in <figref idrefs="f0004">Fig. 7</figref>, the wiring board 10B in the third embodiment incorporates the electrode members 20 including the exposed sections 20S on the side surface 13 and the side surface 15 orthogonal to the side surface 13. The wiring board 10B has the effects of the wiring board 10.</p><p id="p0050" num="0050">That is, the side surfaces on which the exposed sections 20S of the electrode members 20 of the wiring board are exposed are not limited to the opposed two side surfaces. Further, the exposed sections 20S may be exposed on three or more side surfaces. The exposed sections 20S functioning as electrodes (lands) for electrical connection to the outside may be present on all the side surfaces 13, 14, 15, and 16. Further, an electrode (a land) made of a conductor film for electrical connection to the outside may be formed on at least one of the first principal plane 11 and the second principal plane. Note that electric components such as chip components for forming an internal circuit may be mounted on the exposed sections 20S.<!-- EPO <DP n="12"> --></p><p id="p0051" num="0051">On the other hand, in a wiring board 10C in the fourth embodiment shown in <figref idrefs="f0005">Fig. 8</figref>, the side surface 13 inclines without crossing the first principal plane 11 and the second principal plane 12 at a right angle. That is, cut surfaces (XY planes), which are exposed sections, of the electrode members 20 may incline and cross the core substrate 24A, i.e., the wiring layers 22 and the insulating layers 23 or may be curved surfaces rather than planes.</p><p id="p0052" num="0052">Further, an upper surface of the wiring board 10C, i.e., a side surface of the wiring board 10C when observed from a Y-axis direction may be a curve by milling or the like rather than a straight line by the dicing or the like.</p><p id="p0053" num="0053">In the wiring board 10D in a fifth embodiment shown in <figref idrefs="f0005">Fig. 9B</figref>, the exposed section 20S of the cut electrode member 20 is further polished. In the wiring board 10E in a sixth embodiment shown in <figref idrefs="f0006">Fig. 10</figref>, a conductive plating film 25 is further formed on the exposed section 20S of the polished electrode member 20.</p><p id="p0054" num="0054">As shown in <figref idrefs="f0005">Fig. 9A</figref>, depending on a machining method, surface roughness of a cut surface is sometimes large or the exposed section 20S is small or deformed because of deformation of the insulating layers 23 and the wiring layers 22. On the other hand, as shown in <figref idrefs="f0005">Fig. 9B</figref>, in the wiring board 10D, since the exposed section 20S is polished, reliability of joining is high.</p><p id="p0055" num="0055">In the wiring board 10E, on a surface of which the conductive plating film 25 of, for example, copper, nickel, tin, solder, or gold is formed, reliability of joining is higher.</p><heading id="h0013">&lt;Seventh Embodiment&gt;</heading><p id="p0056" num="0056">A wiring board 10F in a seventh embodiment shown in <figref idrefs="f0006">Fig. 11</figref> configures a pressure sensor device 1F, which is a semiconductor device, in conjunction with a pressure sensor 30F and a socket 44 for wiring connection. That is, the pressure sensor 30F is mounted on the side surface 13 of the wiring board 10F and the socket 44 is inserted into the side surface 14.</p><p id="p0057" num="0057">A pressure sensor chip 31F configures the pressure sensor 30F in conjunction with a cover section 37F configured to protect an element section 34F. Although not shown in the figure, for example, the element section 34F is configured by a<!-- EPO <DP n="13"> --> membrane, a piezoelectric film configured to detect deformation of the membrane, and the like.</p><p id="p0058" num="0058">A plurality of electrode sections 45 of the socket 44 are electrically connected to the respective wiring layers 22 of the first principal plane 11 and the second principal plane 12 of the wiring board 10F by being detachably fit with the wiring layers 22. The electrode sections 45 are connected to the lead wires 41 of the wiring cable 40.</p><p id="p0059" num="0059">That is, the wiring board 10F includes the exposed sections 20S of the electrode members 20 only on one side surface 13.</p><p id="p0060" num="0060">Note that electronic components 21F are surface-mounted on the wiring layers 22 of the first principal plane 11 and the second principal plane 12 of the wiring board 10F.</p><p id="p0061" num="0061">The wiring board 10F has the effects of the wiring board 10 and the like. Further, since the pressure sensor 30F is disposed at an end of the wiring board 10F, the pressure sensor 30F is less easily affected by other electronic components mounted on the wiring board 10F. Therefore, measurement accuracy of the sensor is high. A larger number of components can be mounted on the wiring board 10F without increasing the wiring board 10F in size.</p><p id="p0062" num="0062">The present invention is not limited to the embodiments explained above and various alterations, modifications, and the like of the embodiments can be made without departing from the spirit of the invention.</p><p id="p0063" num="0063">This application is filed claiming priority from Japanese Patent Application No. <patcit id="pcit0002" dnum="JP2011048083A"><text>2011-048083</text></patcit> filed in Japan on March 4, 2011, disclosed contents of which are cited in the specification of this application, the claims, and the drawings.</p></description><claims mxw-id="PCLM56982677" lang="EN" load-source="patent-office"><!-- EPO <DP n="14"> --><claim id="c-en-0001" num="0001"><claim-text>A wiring board comprising:
<claim-text>a plurality of wiring layers;</claim-text>
<claim-text>a plurality of insulating layers; and</claim-text>
<claim-text>an electrode member made of a conductive material, the electrode member being incorporated in the wiring board in a state in which the electrode member includes an exposed section on a side surface that crosses the plurality of wiring layers and the plurality of insulating layers.</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The wiring board according to claim 1, wherein the electrode member is exposed on the side surface formed by cutting.</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The wiring board according to claim 2, wherein the exposed section of the electrode member is polished.</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The wiring board according to claim 3, wherein a plating film is formed on the exposed section of the electrode member.</claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The wiring board according to claim 4, wherein an electronic component is incorporated in the wiring board.</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>A manufacturing method for a wiring board comprising:
<claim-text>a substrate manufacturing step for manufacturing a wiring substrate including a plurality of wiring layers and a plurality of insulating layers and incorporating an electrode forming member made of a conductive material; and</claim-text>
<claim-text>a cutting step for cutting the wiring substrate such that a part of the electrode forming member is exposed on a side surface.</claim-text></claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The manufacturing method for the wiring board according to claim 6, further comprising, after the cutting step, a polishing step for polishing a cut surface.<!-- EPO <DP n="15"> --></claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>The manufacturing method for the wiring board according to claim 7, further comprising a plating step for forming a plating film on an exposed section of the electrode forming member exposed on the cut surface.</claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>The manufacturing method for the wiring board according to claim 8, wherein, in the substrate manufacturing step, an electronic component is incorporated in the wiring board.</claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>An image pickup apparatus comprising:
<claim-text>an image pickup device chip including an image pickup device on a first principal plane and including an electrode for external connection on a second principal plane;</claim-text>
<claim-text>a wiring cable; and</claim-text>
<claim-text>a wiring board including a plurality of wiring layers, a plurality of insulating layers, and a plurality of electrode members made of a conductive material, the plurality of electrode members being incorporated in the image pickup apparatus in a state in which the plurality of electrode members include exposed sections on side surfaces that cross the plurality of wiring layers and the plurality of insulating layers, the exposed section of one of the electrode members being joined to the electrode for external connection of the image pickup device chip, and the exposed section of another one of the electrode members being connected to the wiring cable.</claim-text></claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>The image pickup apparatus according to claim 10, further comprising a joining protection member configured to reinforce joining strength of the image pickup device chip and the wiring board.</claim-text></claim><claim id="c-en-0012" num="0012"><claim-text>The image pickup apparatus according to claim 11, wherein the electrode for external connection is exposed on the side surface formed by cutting.<!-- EPO <DP n="16"> --></claim-text></claim><claim id="c-en-0013" num="0013"><claim-text>The image pickup apparatus according to claim 12, wherein the exposed section of the electrode member is polished.</claim-text></claim><claim id="c-en-0014" num="0014"><claim-text>The image pickup apparatus according to claim 13, wherein a plating film is formed on the exposed section of the electrode member.</claim-text></claim><claim id="c-en-0015" num="0015"><claim-text>The image pickup apparatus according to claim 14, wherein an electronic component is incorporated in the wiring board.</claim-text></claim></claims><drawings mxw-id="PDW16671019" load-source="patent-office"><!-- EPO <DP n="17"> --><figure id="f0001" num="1,2"><img id="if0001" file="imgf0001.tif" wi="143" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="18"> --><figure id="f0002" num="3,4"><img id="if0002" file="imgf0002.tif" wi="93" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="19"> --><figure id="f0003" num="5A,5B,5C,5D,5E,5F"><img id="if0003" file="imgf0003.tif" wi="165" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="20"> --><figure id="f0004" num="6,7"><img id="if0004" file="imgf0004.tif" wi="146" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="21"> --><figure id="f0005" num="8,9A,9B"><img id="if0005" file="imgf0005.tif" wi="142" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="22"> --><figure id="f0006" num="10,11"><img id="if0006" file="imgf0006.tif" wi="144" he="233" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="162" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="153" he="233" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
