module lab2_three(input clk,input [9:0]a ,input rst ,output reg [3:0]A,output reg [3:0]B,output reg [3:0]C,output reg [3:0]D); reg [2:0]count; reg [3:0]k;  wire f;assign f = always@(posedge clk)beginif (a[0])begin 	k<=4'b0000;count<=count+1'b1;end if (a[1])begin 	k<= 4'b0001;count<=count+1'b1;end if (a[2])begin 	k<= 4'b0010;count<=count+1'b1;end if (a[3])begin 	k<= 4'b0011;count<=count+1'b1;end if (a[4])begin 	k<= 4'b0100;count<=count+1'b1;end if (a[5])begin 	k<= 4'b0101;count<=count+1'b1;end if (a[6])begin 	k<= 4'b0110;count<=count+1'b1;end if (a[7])begin 	k<= 4'b0111;count<=count+1'b1;end if (a[8])begin 	k<=4'b1000;count<=count+1'b1;end if (a[9])begin 	k<=4'b1001;count<=count+1'b1;end 	if(rst)	begin 						A<=4'b0000;			B<=4'b0000;			C<=4'b0000;			D<=4'b0000;		count<=3'b000;	end 	else if(count==3'b001)	begin 			A<=k;			end	else if(count==3'b010)	begin				B<=A;			A=k;							end	else if(count==3'b011)	begin			C<=B;			B<=A;			A<=k;				end	else if(count==3'b100)	begin			A<=k;			B<=A;			C<=B;			D<=C;				end		else	begin			D<=D;			C<=C;			B<=B;			A<=A;	end end endmodule