{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761576299837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761576299839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 27 23:44:59 2025 " "Processing started: Mon Oct 27 23:44:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761576299839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576299839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cam -c cam " "Command: quartus_map --read_settings_files=on --write_settings_files=off cam -c cam" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576299839 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "10 " "Parallel compilation is enabled and will use up to 10 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1761576300698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer_ram_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file frame_buffer_ram_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer_ram_8bit " "Found entity 1: frame_buffer_ram_8bit" {  } { { "frame_buffer_ram_8bit.v" "" { Text "C:/altera/project/cam/frame_buffer_ram_8bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576307526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576307526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer_ram_11k_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file frame_buffer_ram_11k_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer_ram_11k_8bit " "Found entity 1: frame_buffer_ram_11k_8bit" {  } { { "frame_buffer_ram_11k_8bit.v" "" { Text "C:/altera/project/cam/frame_buffer_ram_11k_8bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576307531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576307531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptive_background.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptive_background.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptive_background " "Found entity 1: adaptive_background" {  } { { "adaptive_background.v" "" { Text "C:/altera/project/cam/adaptive_background.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576307535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576307535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_recever.v 1 1 " "Found 1 design units, including 1 entities, in source file ir_recever.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_RECEVER " "Found entity 1: IR_RECEVER" {  } { { "IR_RECEVER.v" "" { Text "C:/altera/project/cam/IR_RECEVER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576307538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576307538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_tracker.v 1 1 " "Found 1 design units, including 1 entities, in source file color_tracker.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_tracker " "Found entity 1: color_tracker" {  } { { "color_tracker.v" "" { Text "C:/altera/project/cam/color_tracker.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576307541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576307541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_to_hsv.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb_to_hsv.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_to_hsv " "Found entity 1: rgb_to_hsv" {  } { { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576307545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576307545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_640.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_640.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_640 " "Found entity 1: vga_640" {  } { { "vga_640.v" "" { Text "C:/altera/project/cam/vga_640.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576307548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576307548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "canny_3x3_gray8.v 1 1 " "Found 1 design units, including 1 entities, in source file canny_3x3_gray8.v" { { "Info" "ISGN_ENTITY_NAME" "1 canny_3x3_gray8 " "Found entity 1: canny_3x3_gray8" {  } { { "canny_3x3_gray8.v" "" { Text "C:/altera/project/cam/canny_3x3_gray8.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576307551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576307551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel_3x3_gray8.v 1 1 " "Found 1 design units, including 1 entities, in source file sobel_3x3_gray8.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_3x3_gray8 " "Found entity 1: sobel_3x3_gray8" {  } { { "sobel_3x3_gray8.v" "" { Text "C:/altera/project/cam/sobel_3x3_gray8.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576307555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576307555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gaussian_3x3_gray8.v 1 1 " "Found 1 design units, including 1 entities, in source file gaussian_3x3_gray8.v" { { "Info" "ISGN_ENTITY_NAME" "1 gaussian_3x3_gray8 " "Found entity 1: gaussian_3x3_gray8" {  } { { "gaussian_3x3_gray8.v" "" { Text "C:/altera/project/cam/gaussian_3x3_gray8.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576307558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576307558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file ov7670_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.v" "" { Text "C:/altera/project/cam/ov7670_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576307562 ""} { "Info" "ISGN_ENTITY_NAME" "2 i2c_sender " "Found entity 2: i2c_sender" {  } { { "ov7670_controller.v" "" { Text "C:/altera/project/cam/ov7670_controller.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576307562 ""} { "Info" "ISGN_ENTITY_NAME" "3 ov7670_registers " "Found entity 3: ov7670_registers" {  } { { "ov7670_controller.v" "" { Text "C:/altera/project/cam/ov7670_controller.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576307562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576307562 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ov7670_capture.v(65) " "Verilog HDL information at ov7670_capture.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "ov7670_capture.v" "" { Text "C:/altera/project/cam/ov7670_capture.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1761576307566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SRC_H src_h ov7670_capture.v(7) " "Verilog HDL Declaration information at ov7670_capture.v(7): object \"SRC_H\" differs only in case from object \"src_h\" in the same scope" {  } { { "ov7670_capture.v" "" { Text "C:/altera/project/cam/ov7670_capture.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761576307568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SRC_V src_v ov7670_capture.v(8) " "Verilog HDL Declaration information at ov7670_capture.v(8): object \"SRC_V\" differs only in case from object \"src_v\" in the same scope" {  } { { "ov7670_capture.v" "" { Text "C:/altera/project/cam/ov7670_capture.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761576307568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "ov7670_capture.v" "" { Text "C:/altera/project/cam/ov7670_capture.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576307568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576307568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_cam_top.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_cam_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_cam_top " "Found entity 1: digital_cam_top" {  } { { "digital_cam_top.v" "" { Text "C:/altera/project/cam/digital_cam_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576307572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576307572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file my_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_altpll " "Found entity 1: my_altpll" {  } { { "my_altpll.v" "" { Text "C:/altera/project/cam/my_altpll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576307576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576307576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file frame_buffer_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer_ram " "Found entity 1: frame_buffer_ram" {  } { { "frame_buffer_ram.v" "" { Text "C:/altera/project/cam/frame_buffer_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576307579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576307579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer_ram_11k.v 1 1 " "Found 1 design units, including 1 entities, in source file frame_buffer_ram_11k.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer_ram_11k " "Found entity 1: frame_buffer_ram_11k" {  } { { "frame_buffer_ram_11k.v" "" { Text "C:/altera/project/cam/frame_buffer_ram_11k.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576307582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576307582 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_cam_top " "Elaborating entity \"digital_cam_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761576308091 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 digital_cam_top.v(377) " "Verilog HDL assignment warning at digital_cam_top.v(377): truncated value with size 9 to match size of target (8)" {  } { { "digital_cam_top.v" "" { Text "C:/altera/project/cam/digital_cam_top.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761576308100 "|digital_cam_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_RECEVER IR_RECEVER:ir_inst " "Elaborating entity \"IR_RECEVER\" for hierarchy \"IR_RECEVER:ir_inst\"" {  } { { "digital_cam_top.v" "ir_inst" { Text "C:/altera/project/cam/digital_cam_top.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308106 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "received_data IR_RECEVER.v(31) " "Verilog HDL or VHDL warning at IR_RECEVER.v(31): object \"received_data\" assigned a value but never read" {  } { { "IR_RECEVER.v" "" { Text "C:/altera/project/cam/IR_RECEVER.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761576308109 "|digital_cam_top|IR_RECEVER:ir_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IR_RECEVER.v(75) " "Verilog HDL assignment warning at IR_RECEVER.v(75): truncated value with size 32 to match size of target (20)" {  } { { "IR_RECEVER.v" "" { Text "C:/altera/project/cam/IR_RECEVER.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761576308109 "|digital_cam_top|IR_RECEVER:ir_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IR_RECEVER.v(88) " "Verilog HDL assignment warning at IR_RECEVER.v(88): truncated value with size 32 to match size of target (20)" {  } { { "IR_RECEVER.v" "" { Text "C:/altera/project/cam/IR_RECEVER.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761576308109 "|digital_cam_top|IR_RECEVER:ir_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IR_RECEVER.v(101) " "Verilog HDL assignment warning at IR_RECEVER.v(101): truncated value with size 32 to match size of target (20)" {  } { { "IR_RECEVER.v" "" { Text "C:/altera/project/cam/IR_RECEVER.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761576308109 "|digital_cam_top|IR_RECEVER:ir_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 IR_RECEVER.v(118) " "Verilog HDL assignment warning at IR_RECEVER.v(118): truncated value with size 32 to match size of target (5)" {  } { { "IR_RECEVER.v" "" { Text "C:/altera/project/cam/IR_RECEVER.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761576308109 "|digital_cam_top|IR_RECEVER:ir_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IR_RECEVER.v(121) " "Verilog HDL assignment warning at IR_RECEVER.v(121): truncated value with size 32 to match size of target (20)" {  } { { "IR_RECEVER.v" "" { Text "C:/altera/project/cam/IR_RECEVER.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761576308109 "|digital_cam_top|IR_RECEVER:ir_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_3x3_gray8 gaussian_3x3_gray8:gaussian_gray_inst " "Elaborating entity \"gaussian_3x3_gray8\" for hierarchy \"gaussian_3x3_gray8:gaussian_gray_inst\"" {  } { { "digital_cam_top.v" "gaussian_gray_inst" { Text "C:/altera/project/cam/digital_cam_top.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308110 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 gaussian_3x3_gray8.v(114) " "Verilog HDL assignment warning at gaussian_3x3_gray8.v(114): truncated value with size 32 to match size of target (12)" {  } { { "gaussian_3x3_gray8.v" "" { Text "C:/altera/project/cam/gaussian_3x3_gray8.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761576308112 "|digital_cam_top|gaussian_3x3_gray8:gaussian_gray_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_3x3_gray8 sobel_3x3_gray8:sobel_inst " "Elaborating entity \"sobel_3x3_gray8\" for hierarchy \"sobel_3x3_gray8:sobel_inst\"" {  } { { "digital_cam_top.v" "sobel_inst" { Text "C:/altera/project/cam/digital_cam_top.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308113 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pix_d5 sobel_3x3_gray8.v(95) " "Verilog HDL or VHDL warning at sobel_3x3_gray8.v(95): object \"pix_d5\" assigned a value but never read" {  } { { "sobel_3x3_gray8.v" "" { Text "C:/altera/project/cam/sobel_3x3_gray8.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761576308116 "|digital_cam_top|sobel_3x3_gray8:sobel_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "top_sr2 sobel_3x3_gray8.v(122) " "Verilog HDL or VHDL warning at sobel_3x3_gray8.v(122): object \"top_sr2\" assigned a value but never read" {  } { { "sobel_3x3_gray8.v" "" { Text "C:/altera/project/cam/sobel_3x3_gray8.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761576308116 "|digital_cam_top|sobel_3x3_gray8:sobel_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mid_sr2 sobel_3x3_gray8.v(123) " "Verilog HDL or VHDL warning at sobel_3x3_gray8.v(123): object \"mid_sr2\" assigned a value but never read" {  } { { "sobel_3x3_gray8.v" "" { Text "C:/altera/project/cam/sobel_3x3_gray8.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761576308116 "|digital_cam_top|sobel_3x3_gray8:sobel_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_sr2 sobel_3x3_gray8.v(124) " "Verilog HDL or VHDL warning at sobel_3x3_gray8.v(124): object \"cur_sr2\" assigned a value but never read" {  } { { "sobel_3x3_gray8.v" "" { Text "C:/altera/project/cam/sobel_3x3_gray8.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761576308116 "|digital_cam_top|sobel_3x3_gray8:sobel_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g11 sobel_3x3_gray8.v(213) " "Verilog HDL or VHDL warning at sobel_3x3_gray8.v(213): object \"g11\" assigned a value but never read" {  } { { "sobel_3x3_gray8.v" "" { Text "C:/altera/project/cam/sobel_3x3_gray8.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761576308116 "|digital_cam_top|sobel_3x3_gray8:sobel_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "canny_3x3_gray8 canny_3x3_gray8:canny_inst " "Elaborating entity \"canny_3x3_gray8\" for hierarchy \"canny_3x3_gray8:canny_inst\"" {  } { { "digital_cam_top.v" "canny_inst" { Text "C:/altera/project/cam/digital_cam_top.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308117 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_addr canny_3x3_gray8.v(20) " "Verilog HDL or VHDL warning at canny_3x3_gray8.v(20): object \"_unused_addr\" assigned a value but never read" {  } { { "canny_3x3_gray8.v" "" { Text "C:/altera/project/cam/canny_3x3_gray8.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761576308121 "|digital_cam_top|canny_3x3_gray8:canny_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p11 canny_3x3_gray8.v(98) " "Verilog HDL or VHDL warning at canny_3x3_gray8.v(98): object \"p11\" assigned a value but never read" {  } { { "canny_3x3_gray8.v" "" { Text "C:/altera/project/cam/canny_3x3_gray8.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761576308121 "|digital_cam_top|canny_3x3_gray8:canny_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dir_line2 canny_3x3_gray8.v(207) " "Verilog HDL or VHDL warning at canny_3x3_gray8.v(207): object \"dir_line2\" assigned a value but never read" {  } { { "canny_3x3_gray8.v" "" { Text "C:/altera/project/cam/canny_3x3_gray8.v" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761576308121 "|digital_cam_top|canny_3x3_gray8:canny_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dir_mid2 canny_3x3_gray8.v(213) " "Verilog HDL or VHDL warning at canny_3x3_gray8.v(213): object \"dir_mid2\" assigned a value but never read" {  } { { "canny_3x3_gray8.v" "" { Text "C:/altera/project/cam/canny_3x3_gray8.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761576308121 "|digital_cam_top|canny_3x3_gray8:canny_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "col_s3 canny_3x3_gray8.v(215) " "Verilog HDL or VHDL warning at canny_3x3_gray8.v(215): object \"col_s3\" assigned a value but never read" {  } { { "canny_3x3_gray8.v" "" { Text "C:/altera/project/cam/canny_3x3_gray8.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761576308121 "|digital_cam_top|canny_3x3_gray8:canny_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row_s3 canny_3x3_gray8.v(216) " "Verilog HDL or VHDL warning at canny_3x3_gray8.v(216): object \"row_s3\" assigned a value but never read" {  } { { "canny_3x3_gray8.v" "" { Text "C:/altera/project/cam/canny_3x3_gray8.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761576308121 "|digital_cam_top|canny_3x3_gray8:canny_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_to_hsv rgb_to_hsv:rgb_to_hsv_inst " "Elaborating entity \"rgb_to_hsv\" for hierarchy \"rgb_to_hsv:rgb_to_hsv_inst\"" {  } { { "digital_cam_top.v" "rgb_to_hsv_inst" { Text "C:/altera/project/cam/digital_cam_top.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308122 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 rgb_to_hsv.v(168) " "Verilog HDL assignment warning at rgb_to_hsv.v(168): truncated value with size 16 to match size of target (8)" {  } { { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761576308124 "|digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rgb_to_hsv.v(234) " "Verilog HDL assignment warning at rgb_to_hsv.v(234): truncated value with size 32 to match size of target (16)" {  } { { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761576308124 "|digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rgb_to_hsv.v(236) " "Verilog HDL assignment warning at rgb_to_hsv.v(236): truncated value with size 32 to match size of target (16)" {  } { { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761576308124 "|digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rgb_to_hsv.v(238) " "Verilog HDL assignment warning at rgb_to_hsv.v(238): truncated value with size 32 to match size of target (16)" {  } { { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761576308124 "|digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 rgb_to_hsv.v(272) " "Verilog HDL assignment warning at rgb_to_hsv.v(272): truncated value with size 16 to match size of target (9)" {  } { { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761576308124 "|digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rgb_to_hsv.v(283) " "Verilog HDL assignment warning at rgb_to_hsv.v(283): truncated value with size 32 to match size of target (8)" {  } { { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761576308124 "|digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rgb_to_hsv.v(285) " "Verilog HDL assignment warning at rgb_to_hsv.v(285): truncated value with size 32 to match size of target (8)" {  } { { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761576308124 "|digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rgb_to_hsv.v(287) " "Verilog HDL assignment warning at rgb_to_hsv.v(287): truncated value with size 32 to match size of target (8)" {  } { { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761576308124 "|digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_tracker color_tracker:color_tracker_inst " "Elaborating entity \"color_tracker\" for hierarchy \"color_tracker:color_tracker_inst\"" {  } { { "digital_cam_top.v" "color_tracker_inst" { Text "C:/altera/project/cam/digital_cam_top.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308125 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_in_s1 color_tracker.v(63) " "Verilog HDL or VHDL warning at color_tracker.v(63): object \"h_in_s1\" assigned a value but never read" {  } { { "color_tracker.v" "" { Text "C:/altera/project/cam/color_tracker.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761576308126 "|digital_cam_top|color_tracker:color_tracker_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_in_s1 color_tracker.v(63) " "Verilog HDL or VHDL warning at color_tracker.v(63): object \"s_in_s1\" assigned a value but never read" {  } { { "color_tracker.v" "" { Text "C:/altera/project/cam/color_tracker.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761576308126 "|digital_cam_top|color_tracker:color_tracker_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_in_s1 color_tracker.v(63) " "Verilog HDL or VHDL warning at color_tracker.v(63): object \"v_in_s1\" assigned a value but never read" {  } { { "color_tracker.v" "" { Text "C:/altera/project/cam/color_tracker.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761576308126 "|digital_cam_top|color_tracker:color_tracker_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptive_background adaptive_background:adaptive_bg_inst " "Elaborating entity \"adaptive_background\" for hierarchy \"adaptive_background:adaptive_bg_inst\"" {  } { { "digital_cam_top.v" "adaptive_bg_inst" { Text "C:/altera/project/cam/digital_cam_top.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_altpll my_altpll:pll_inst " "Elaborating entity \"my_altpll\" for hierarchy \"my_altpll:pll_inst\"" {  } { { "digital_cam_top.v" "pll_inst" { Text "C:/altera/project/cam/digital_cam_top.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll my_altpll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"my_altpll:pll_inst\|altpll:altpll_component\"" {  } { { "my_altpll.v" "altpll_component" { Text "C:/altera/project/cam/my_altpll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_altpll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"my_altpll:pll_inst\|altpll:altpll_component\"" {  } { { "my_altpll.v" "" { Text "C:/altera/project/cam/my_altpll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_altpll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"my_altpll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_altpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308306 ""}  } { { "my_altpll.v" "" { Text "C:/altera/project/cam/my_altpll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761576308306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_altpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_altpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_altpll_altpll " "Found entity 1: my_altpll_altpll" {  } { { "db/my_altpll_altpll.v" "" { Text "C:/altera/project/cam/db/my_altpll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576308375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576308375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_altpll_altpll my_altpll:pll_inst\|altpll:altpll_component\|my_altpll_altpll:auto_generated " "Elaborating entity \"my_altpll_altpll\" for hierarchy \"my_altpll:pll_inst\|altpll:altpll_component\|my_altpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_640 vga_640:vga_inst " "Elaborating entity \"vga_640\" for hierarchy \"vga_640:vga_inst\"" {  } { { "digital_cam_top.v" "vga_inst" { Text "C:/altera/project/cam/digital_cam_top.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller ov7670_controller:camera_ctrl " "Elaborating entity \"ov7670_controller\" for hierarchy \"ov7670_controller:camera_ctrl\"" {  } { { "digital_cam_top.v" "camera_ctrl" { Text "C:/altera/project/cam/digital_cam_top.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sender ov7670_controller:camera_ctrl\|i2c_sender:i2c_inst " "Elaborating entity \"i2c_sender\" for hierarchy \"ov7670_controller:camera_ctrl\|i2c_sender:i2c_inst\"" {  } { { "ov7670_controller.v" "i2c_inst" { Text "C:/altera/project/cam/ov7670_controller.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_registers ov7670_controller:camera_ctrl\|ov7670_registers:reg_inst " "Elaborating entity \"ov7670_registers\" for hierarchy \"ov7670_controller:camera_ctrl\|ov7670_registers:reg_inst\"" {  } { { "ov7670_controller.v" "reg_inst" { Text "C:/altera/project/cam/ov7670_controller.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_capture ov7670_capture:capture_inst " "Elaborating entity \"ov7670_capture\" for hierarchy \"ov7670_capture:capture_inst\"" {  } { { "digital_cam_top.v" "capture_inst" { Text "C:/altera/project/cam/digital_cam_top.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer_ram frame_buffer_ram:buffer_ram1 " "Elaborating entity \"frame_buffer_ram\" for hierarchy \"frame_buffer_ram:buffer_ram1\"" {  } { { "digital_cam_top.v" "buffer_ram1" { Text "C:/altera/project/cam/digital_cam_top.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frame_buffer_ram:buffer_ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"frame_buffer_ram:buffer_ram1\|altsyncram:altsyncram_component\"" {  } { { "frame_buffer_ram.v" "altsyncram_component" { Text "C:/altera/project/cam/frame_buffer_ram.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_buffer_ram:buffer_ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"frame_buffer_ram:buffer_ram1\|altsyncram:altsyncram_component\"" {  } { { "frame_buffer_ram.v" "" { Text "C:/altera/project/cam/frame_buffer_ram.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_buffer_ram:buffer_ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"frame_buffer_ram:buffer_ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308515 ""}  } { { "frame_buffer_ram.v" "" { Text "C:/altera/project/cam/frame_buffer_ram.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761576308515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2sj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2sj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2sj1 " "Found entity 1: altsyncram_2sj1" {  } { { "db/altsyncram_2sj1.tdf" "" { Text "C:/altera/project/cam/db/altsyncram_2sj1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576308577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576308577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2sj1 frame_buffer_ram:buffer_ram1\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated " "Elaborating entity \"altsyncram_2sj1\" for hierarchy \"frame_buffer_ram:buffer_ram1\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/altera/project/cam/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576308625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576308625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa frame_buffer_ram:buffer_ram1\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"frame_buffer_ram:buffer_ram1\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_2sj1.tdf" "decode2" { Text "C:/altera/project/cam/db/altsyncram_2sj1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/altera/project/cam/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576308669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576308669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a frame_buffer_ram:buffer_ram1\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|decode_k8a:rden_decode_b " "Elaborating entity \"decode_k8a\" for hierarchy \"frame_buffer_ram:buffer_ram1\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|decode_k8a:rden_decode_b\"" {  } { { "db/altsyncram_2sj1.tdf" "rden_decode_b" { Text "C:/altera/project/cam/db/altsyncram_2sj1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/altera/project/cam/db/mux_qob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576308715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576308715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob frame_buffer_ram:buffer_ram1\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|mux_qob:mux3 " "Elaborating entity \"mux_qob\" for hierarchy \"frame_buffer_ram:buffer_ram1\|altsyncram:altsyncram_component\|altsyncram_2sj1:auto_generated\|mux_qob:mux3\"" {  } { { "db/altsyncram_2sj1.tdf" "mux3" { Text "C:/altera/project/cam/db/altsyncram_2sj1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer_ram_11k frame_buffer_ram_11k:buffer_ram2 " "Elaborating entity \"frame_buffer_ram_11k\" for hierarchy \"frame_buffer_ram_11k:buffer_ram2\"" {  } { { "digital_cam_top.v" "buffer_ram2" { Text "C:/altera/project/cam/digital_cam_top.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frame_buffer_ram_11k:buffer_ram2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"frame_buffer_ram_11k:buffer_ram2\|altsyncram:altsyncram_component\"" {  } { { "frame_buffer_ram_11k.v" "altsyncram_component" { Text "C:/altera/project/cam/frame_buffer_ram_11k.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_buffer_ram_11k:buffer_ram2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"frame_buffer_ram_11k:buffer_ram2\|altsyncram:altsyncram_component\"" {  } { { "frame_buffer_ram_11k.v" "" { Text "C:/altera/project/cam/frame_buffer_ram_11k.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_buffer_ram_11k:buffer_ram2\|altsyncram:altsyncram_component " "Instantiated megafunction \"frame_buffer_ram_11k:buffer_ram2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308748 ""}  } { { "frame_buffer_ram_11k.v" "" { Text "C:/altera/project/cam/frame_buffer_ram_11k.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761576308748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_orj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_orj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_orj1 " "Found entity 1: altsyncram_orj1" {  } { { "db/altsyncram_orj1.tdf" "" { Text "C:/altera/project/cam/db/altsyncram_orj1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576308792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576308792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_orj1 frame_buffer_ram_11k:buffer_ram2\|altsyncram:altsyncram_component\|altsyncram_orj1:auto_generated " "Elaborating entity \"altsyncram_orj1\" for hierarchy \"frame_buffer_ram_11k:buffer_ram2\|altsyncram:altsyncram_component\|altsyncram_orj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/altera/project/cam/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576308847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576308847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa frame_buffer_ram_11k:buffer_ram2\|altsyncram:altsyncram_component\|altsyncram_orj1:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"frame_buffer_ram_11k:buffer_ram2\|altsyncram:altsyncram_component\|altsyncram_orj1:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_orj1.tdf" "decode2" { Text "C:/altera/project/cam/db/altsyncram_orj1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/altera/project/cam/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576308901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576308901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a frame_buffer_ram_11k:buffer_ram2\|altsyncram:altsyncram_component\|altsyncram_orj1:auto_generated\|decode_c8a:rden_decode_b " "Elaborating entity \"decode_c8a\" for hierarchy \"frame_buffer_ram_11k:buffer_ram2\|altsyncram:altsyncram_component\|altsyncram_orj1:auto_generated\|decode_c8a:rden_decode_b\"" {  } { { "db/altsyncram_orj1.tdf" "rden_decode_b" { Text "C:/altera/project/cam/db/altsyncram_orj1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "C:/altera/project/cam/db/mux_iob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576308946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576308946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob frame_buffer_ram_11k:buffer_ram2\|altsyncram:altsyncram_component\|altsyncram_orj1:auto_generated\|mux_iob:mux3 " "Elaborating entity \"mux_iob\" for hierarchy \"frame_buffer_ram_11k:buffer_ram2\|altsyncram:altsyncram_component\|altsyncram_orj1:auto_generated\|mux_iob:mux3\"" {  } { { "db/altsyncram_orj1.tdf" "mux3" { Text "C:/altera/project/cam/db/altsyncram_orj1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer_ram_8bit frame_buffer_ram_8bit:bg_buffer_ram1 " "Elaborating entity \"frame_buffer_ram_8bit\" for hierarchy \"frame_buffer_ram_8bit:bg_buffer_ram1\"" {  } { { "digital_cam_top.v" "bg_buffer_ram1" { Text "C:/altera/project/cam/digital_cam_top.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frame_buffer_ram_8bit:bg_buffer_ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"frame_buffer_ram_8bit:bg_buffer_ram1\|altsyncram:altsyncram_component\"" {  } { { "frame_buffer_ram_8bit.v" "altsyncram_component" { Text "C:/altera/project/cam/frame_buffer_ram_8bit.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_buffer_ram_8bit:bg_buffer_ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"frame_buffer_ram_8bit:bg_buffer_ram1\|altsyncram:altsyncram_component\"" {  } { { "frame_buffer_ram_8bit.v" "" { Text "C:/altera/project/cam/frame_buffer_ram_8bit.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576308959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_buffer_ram_8bit:bg_buffer_ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"frame_buffer_ram_8bit:bg_buffer_ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576308959 ""}  } { { "frame_buffer_ram_8bit.v" "" { Text "C:/altera/project/cam/frame_buffer_ram_8bit.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761576308959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4pj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4pj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4pj1 " "Found entity 1: altsyncram_4pj1" {  } { { "db/altsyncram_4pj1.tdf" "" { Text "C:/altera/project/cam/db/altsyncram_4pj1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576309019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576309019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4pj1 frame_buffer_ram_8bit:bg_buffer_ram1\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated " "Elaborating entity \"altsyncram_4pj1\" for hierarchy \"frame_buffer_ram_8bit:bg_buffer_ram1\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576309020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "C:/altera/project/cam/db/mux_bnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576309074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576309074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb frame_buffer_ram_8bit:bg_buffer_ram1\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|mux_bnb:mux3 " "Elaborating entity \"mux_bnb\" for hierarchy \"frame_buffer_ram_8bit:bg_buffer_ram1\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|mux_bnb:mux3\"" {  } { { "db/altsyncram_4pj1.tdf" "mux3" { Text "C:/altera/project/cam/db/altsyncram_4pj1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576309074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer_ram_11k_8bit frame_buffer_ram_11k_8bit:bg_buffer_ram2 " "Elaborating entity \"frame_buffer_ram_11k_8bit\" for hierarchy \"frame_buffer_ram_11k_8bit:bg_buffer_ram2\"" {  } { { "digital_cam_top.v" "bg_buffer_ram2" { Text "C:/altera/project/cam/digital_cam_top.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576309084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frame_buffer_ram_11k_8bit:bg_buffer_ram2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"frame_buffer_ram_11k_8bit:bg_buffer_ram2\|altsyncram:altsyncram_component\"" {  } { { "frame_buffer_ram_11k_8bit.v" "altsyncram_component" { Text "C:/altera/project/cam/frame_buffer_ram_11k_8bit.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576309095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_buffer_ram_11k_8bit:bg_buffer_ram2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"frame_buffer_ram_11k_8bit:bg_buffer_ram2\|altsyncram:altsyncram_component\"" {  } { { "frame_buffer_ram_11k_8bit.v" "" { Text "C:/altera/project/cam/frame_buffer_ram_11k_8bit.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576309100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_buffer_ram_11k_8bit:bg_buffer_ram2\|altsyncram:altsyncram_component " "Instantiated megafunction \"frame_buffer_ram_11k_8bit:bg_buffer_ram2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576309100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576309100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576309100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576309100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576309100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576309100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576309100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 11264 " "Parameter \"numwords_a\" = \"11264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576309100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 11264 " "Parameter \"numwords_b\" = \"11264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576309100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576309100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576309100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576309100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576309100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576309100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576309100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576309100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576309100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576309100 ""}  } { { "frame_buffer_ram_11k_8bit.v" "" { Text "C:/altera/project/cam/frame_buffer_ram_11k_8bit.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761576309100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoj1 " "Found entity 1: altsyncram_aoj1" {  } { { "db/altsyncram_aoj1.tdf" "" { Text "C:/altera/project/cam/db/altsyncram_aoj1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576309154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576309154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoj1 frame_buffer_ram_11k_8bit:bg_buffer_ram2\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated " "Elaborating entity \"altsyncram_aoj1\" for hierarchy \"frame_buffer_ram_11k_8bit:bg_buffer_ram2\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576309154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "C:/altera/project/cam/db/mux_3nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576309201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576309201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3nb frame_buffer_ram_11k_8bit:bg_buffer_ram2\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated\|mux_3nb:mux3 " "Elaborating entity \"mux_3nb\" for hierarchy \"frame_buffer_ram_11k_8bit:bg_buffer_ram2\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated\|mux_3nb:mux3\"" {  } { { "db/altsyncram_aoj1.tdf" "mux3" { Text "C:/altera/project/cam/db/altsyncram_aoj1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576309201 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "10 " "Found 10 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "canny_3x3_gray8:canny_inst\|mag_line2 " "RAM logic \"canny_3x3_gray8:canny_inst\|mag_line2\" is uninferred due to asynchronous read logic" {  } { { "canny_3x3_gray8.v" "mag_line2" { Text "C:/altera/project/cam/canny_3x3_gray8.v" 205 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761576310232 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "canny_3x3_gray8:canny_inst\|mag_line1 " "RAM logic \"canny_3x3_gray8:canny_inst\|mag_line1\" is uninferred due to asynchronous read logic" {  } { { "canny_3x3_gray8.v" "mag_line1" { Text "C:/altera/project/cam/canny_3x3_gray8.v" 204 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761576310232 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sobel_3x3_gray8:sobel_inst\|lb1 " "RAM logic \"sobel_3x3_gray8:sobel_inst\|lb1\" is uninferred due to asynchronous read logic" {  } { { "sobel_3x3_gray8.v" "lb1" { Text "C:/altera/project/cam/sobel_3x3_gray8.v" 118 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761576310232 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sobel_3x3_gray8:sobel_inst\|lb0 " "RAM logic \"sobel_3x3_gray8:sobel_inst\|lb0\" is uninferred due to asynchronous read logic" {  } { { "sobel_3x3_gray8.v" "lb0" { Text "C:/altera/project/cam/sobel_3x3_gray8.v" 117 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761576310232 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "canny_3x3_gray8:canny_inst\|dir_line1 " "RAM logic \"canny_3x3_gray8:canny_inst\|dir_line1\" is uninferred due to asynchronous read logic" {  } { { "canny_3x3_gray8.v" "dir_line1" { Text "C:/altera/project/cam/canny_3x3_gray8.v" 206 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761576310232 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "canny_3x3_gray8:canny_inst\|line2 " "RAM logic \"canny_3x3_gray8:canny_inst\|line2\" is uninferred due to asynchronous read logic" {  } { { "canny_3x3_gray8.v" "line2" { Text "C:/altera/project/cam/canny_3x3_gray8.v" 48 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761576310232 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "canny_3x3_gray8:canny_inst\|line1 " "RAM logic \"canny_3x3_gray8:canny_inst\|line1\" is uninferred due to asynchronous read logic" {  } { { "canny_3x3_gray8.v" "line1" { Text "C:/altera/project/cam/canny_3x3_gray8.v" 47 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761576310232 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gaussian_3x3_gray8:gaussian_gray_inst\|line1 " "RAM logic \"gaussian_3x3_gray8:gaussian_gray_inst\|line1\" is uninferred due to asynchronous read logic" {  } { { "gaussian_3x3_gray8.v" "line1" { Text "C:/altera/project/cam/gaussian_3x3_gray8.v" 49 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761576310232 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gaussian_3x3_gray8:gaussian_gray_inst\|line2 " "RAM logic \"gaussian_3x3_gray8:gaussian_gray_inst\|line2\" is uninferred due to asynchronous read logic" {  } { { "gaussian_3x3_gray8.v" "line2" { Text "C:/altera/project/cam/gaussian_3x3_gray8.v" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761576310232 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ov7670_capture:capture_inst\|hpair_sum_prev " "RAM logic \"ov7670_capture:capture_inst\|hpair_sum_prev\" is uninferred due to asynchronous read logic" {  } { { "ov7670_capture.v" "hpair_sum_prev" { Text "C:/altera/project/cam/ov7670_capture.v" 47 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761576310232 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1761576310232 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1761576310742 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ov7670_controller:camera_ctrl\|ov7670_registers:reg_inst\|WideOr0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ov7670_controller:camera_ctrl\|ov7670_registers:reg_inst\|WideOr0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761576323311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761576323311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761576323311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761576323311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761576323311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761576323311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE cam.digital_cam_top0.rtl.mif " "Parameter INIT_FILE set to cam.digital_cam_top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761576323311 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761576323311 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "bg_load_active_delayed_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"bg_load_active_delayed_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761576323311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761576323311 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761576323311 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761576323311 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1761576323311 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rgb_to_hsv:rgb_to_hsv_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rgb_to_hsv:rgb_to_hsv_inst\|Div1\"" {  } { { "rgb_to_hsv.v" "Div1" { Text "C:/altera/project/cam/rgb_to_hsv.v" 272 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761576323320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rgb_to_hsv:rgb_to_hsv_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rgb_to_hsv:rgb_to_hsv_inst\|Mult2\"" {  } { { "rgb_to_hsv.v" "Mult2" { Text "C:/altera/project/cam/rgb_to_hsv.v" 238 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761576323320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rgb_to_hsv:rgb_to_hsv_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rgb_to_hsv:rgb_to_hsv_inst\|Mult1\"" {  } { { "rgb_to_hsv.v" "Mult1" { Text "C:/altera/project/cam/rgb_to_hsv.v" 236 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761576323320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rgb_to_hsv:rgb_to_hsv_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rgb_to_hsv:rgb_to_hsv_inst\|Mult0\"" {  } { { "rgb_to_hsv.v" "Mult0" { Text "C:/altera/project/cam/rgb_to_hsv.v" 234 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761576323320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rgb_to_hsv:rgb_to_hsv_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rgb_to_hsv:rgb_to_hsv_inst\|Div0\"" {  } { { "rgb_to_hsv.v" "Div0" { Text "C:/altera/project/cam/rgb_to_hsv.v" 168 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761576323320 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1761576323320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7670_controller:camera_ctrl\|ov7670_registers:reg_inst\|altsyncram:WideOr0_rtl_0 " "Elaborated megafunction instantiation \"ov7670_controller:camera_ctrl\|ov7670_registers:reg_inst\|altsyncram:WideOr0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576323346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7670_controller:camera_ctrl\|ov7670_registers:reg_inst\|altsyncram:WideOr0_rtl_0 " "Instantiated megafunction \"ov7670_controller:camera_ctrl\|ov7670_registers:reg_inst\|altsyncram:WideOr0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE cam.digital_cam_top0.rtl.mif " "Parameter \"INIT_FILE\" = \"cam.digital_cam_top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323346 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761576323346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n001.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n001.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n001 " "Found entity 1: altsyncram_n001" {  } { { "db/altsyncram_n001.tdf" "" { Text "C:/altera/project/cam/db/altsyncram_n001.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576323386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576323386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:bg_load_active_delayed_rtl_0 " "Elaborated megafunction instantiation \"altshift_taps:bg_load_active_delayed_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576323471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:bg_load_active_delayed_rtl_0 " "Instantiated megafunction \"altshift_taps:bg_load_active_delayed_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 18 " "Parameter \"WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323471 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761576323471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_s6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_s6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_s6m " "Found entity 1: shift_taps_s6m" {  } { { "db/shift_taps_s6m.tdf" "" { Text "C:/altera/project/cam/db/shift_taps_s6m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576323509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576323509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3e81 " "Found entity 1: altsyncram_3e81" {  } { { "db/altsyncram_3e81.tdf" "" { Text "C:/altera/project/cam/db/altsyncram_3e81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576323550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576323550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "C:/altera/project/cam/db/cntr_4pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576323592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576323592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_to_hsv:rgb_to_hsv_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"rgb_to_hsv:rgb_to_hsv_inst\|lpm_divide:Div1\"" {  } { { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 272 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576323638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_to_hsv:rgb_to_hsv_inst\|lpm_divide:Div1 " "Instantiated megafunction \"rgb_to_hsv:rgb_to_hsv_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323639 ""}  } { { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 272 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761576323639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkm " "Found entity 1: lpm_divide_gkm" {  } { { "db/lpm_divide_gkm.tdf" "" { Text "C:/altera/project/cam/db/lpm_divide_gkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576323676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576323676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "C:/altera/project/cam/db/sign_div_unsign_8nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576323694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576323694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4af " "Found entity 1: alt_u_div_4af" {  } { { "db/alt_u_div_4af.tdf" "" { Text "C:/altera/project/cam/db/alt_u_div_4af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576323720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576323720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/altera/project/cam/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576323763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576323763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/altera/project/cam/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576323802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576323802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2\"" {  } { { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 238 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576323860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576323860 ""}  } { { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 238 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761576323860 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2\|multcore:mult_core rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 238 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576323919 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 238 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576323949 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 238 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576323994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h9h " "Found entity 1: add_sub_h9h" {  } { { "db/add_sub_h9h.tdf" "" { Text "C:/altera/project/cam/db/add_sub_h9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576324033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576324033 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 238 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576324038 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 238 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576324048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkh " "Found entity 1: add_sub_fkh" {  } { { "db/add_sub_fkh.tdf" "" { Text "C:/altera/project/cam/db/add_sub_fkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576324087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576324087 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 238 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576324116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult1\"" {  } { { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 236 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576324128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"rgb_to_hsv:rgb_to_hsv_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576324128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576324128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576324128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576324128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576324128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576324128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576324128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576324128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576324128 ""}  } { { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 236 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761576324128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_to_hsv:rgb_to_hsv_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"rgb_to_hsv:rgb_to_hsv_inst\|lpm_divide:Div0\"" {  } { { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 168 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576324169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_to_hsv:rgb_to_hsv_inst\|lpm_divide:Div0 " "Instantiated megafunction \"rgb_to_hsv:rgb_to_hsv_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576324169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576324169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576324169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761576324169 ""}  } { { "rgb_to_hsv.v" "" { Text "C:/altera/project/cam/rgb_to_hsv.v" 168 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761576324169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "C:/altera/project/cam/db/lpm_divide_6jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576324207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576324207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "C:/altera/project/cam/db/sign_div_unsign_ulh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576324225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576324225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "C:/altera/project/cam/db/alt_u_div_g7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761576324250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576324250 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1761576329286 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "IR_RECEVER.v" "" { Text "C:/altera/project/cam/IR_RECEVER.v" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1761576330264 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1761576330264 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_N VCC " "Pin \"vga_sync_N\" is stuck at VCC" {  } { { "digital_cam_top.v" "" { Text "C:/altera/project/cam/digital_cam_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761576347126 "|digital_cam_top|vga_sync_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov7670_pwdn GND " "Pin \"ov7670_pwdn\" is stuck at GND" {  } { { "digital_cam_top.v" "" { Text "C:/altera/project/cam/digital_cam_top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761576347126 "|digital_cam_top|ov7670_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov7670_reset VCC " "Pin \"ov7670_reset\" is stuck at VCC" {  } { { "digital_cam_top.v" "" { Text "C:/altera/project/cam/digital_cam_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761576347126 "|digital_cam_top|ov7670_reset"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1761576347126 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761576349659 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761576381962 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/project/cam/output_files/cam.map.smsg " "Generated suppressed messages file C:/altera/project/cam/output_files/cam.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576384100 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761576386529 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761576386529 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88004 " "Implemented 88004 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761576390548 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761576390548 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1761576390548 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87680 " "Implemented 87680 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761576390548 ""} { "Info" "ICUT_CUT_TM_RAMS" "274 " "Implemented 274 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1761576390548 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1761576390548 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761576390548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5443 " "Peak virtual memory: 5443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761576390660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 27 23:46:30 2025 " "Processing ended: Mon Oct 27 23:46:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761576390660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761576390660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761576390660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761576390660 ""}
