module wideexpr_00583(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ~&($signed(u1));
  assign y1 = (ctrl[7]?{({(-(1'sb1))^(s7),{(4'sb0011)<<((+(1'sb0))<<<((s7)>>>(6'sb101110)))},s4})^($unsigned((-(-((5'b01010)^(s3))))-(((ctrl[5]?$signed(u3):6'sb101000))>>(((ctrl[2]?4'b0000:u5))|($unsigned(s6)))))),({$unsigned(s2)})<=({3{2'sb10}}),$signed(1'sb0)}:1'sb1);
  assign y2 = {3{(ctrl[7]?2'b01:{4{+(s2)}})}};
  assign y3 = 3'b000;
  assign y4 = ((((((((+(5'sb11001))>>((1'sb0)<<<(u5)))>>(((5'sb01100)<<(s1))+($signed(s0))))>>>(s3))&(1'sb0))>>(s6))+(((ctrl[7]?4'sb1011:(+(s0))^((ctrl[4]?5'sb00100:(ctrl[2]?s7:4'sb0011)))))^(s4)))^(+(~^({2{{((-(s0))>>({3{3'sb101}}))&(+($signed(u2))),s5,$signed((ctrl[7]?(ctrl[7]?5'sb01001:s4):(ctrl[4]?s2:s7))),{s3,s6,(2'sb10)^(+(s7)),(4'b1000)|(1'sb0)}}}}))))<<<(($signed($unsigned(6'sb001011)))>>((ctrl[0]?3'sb001:$signed(((s7)|($signed((ctrl[6]?2'sb01:s3))))<<<({4{($unsigned((2'sb11)|(s3)))+((3'b000)^(1'sb0))}})))));
  assign y5 = +($signed(s1));
  assign y6 = $signed($signed(((ctrl[4]?2'sb01:s3))>>({(2'sb10)<<(s4),$signed(6'sb100111),$signed(5'sb00100),u7})));
  assign y7 = ((ctrl[0]?$unsigned(3'sb101):$signed(s2)))>((|((5'sb10010)|(s5)))<({((ctrl[4]?4'b1110:(u0)<<(((ctrl[3]?+(u7):s3))<<<(~|((ctrl[2]?s1:5'sb00010))))))>=(1'sb1),(ctrl[6]?|(s1):$signed((+(($signed(2'sb11))<<<((4'sb1010)>>(1'sb0))))+((3'sb011)<<<(|(4'b0000)))))}));
endmodule
