#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Dec 20 10:29:10 2021
# Process ID: 6880
# Current directory: C:/Users/Tanjf/Desktop/FPGAOL串口测试程序及说明文档/fpgaol_uart.srcs/sources_1/ip/fifo_32x8bit_0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15144 C:\Users\Tanjf\Desktop\FPGAOL串口测试程序及说明文档\fpgaol_uart.srcs\sources_1\ip\fifo_32x8bit_0\fifo_32x8bit_0.dcp
# Log file: C:/Users/Tanjf/Desktop/FPGAOL串口测试程序及说明文档/fpgaol_uart.srcs/sources_1/ip/fifo_32x8bit_0/vivado.log
# Journal file: C:/Users/Tanjf/Desktop/FPGAOL串口测试程序及说明文档/fpgaol_uart.srcs/sources_1/ip/fifo_32x8bit_0\vivado.jou
#-----------------------------------------------------------
start_gui
open_checkpoint C:/Users/Tanjf/Desktop/FPGAOL串口测试程序及说明文档/fpgaol_uart.srcs/sources_1/ip/fifo_32x8bit_0/fifo_32x8bit_0.dcp
Command: open_checkpoint C:/Users/Tanjf/Desktop/FPGAOL串口测试程序及说明文档/fpgaol_uart.srcs/sources_1/ip/fifo_32x8bit_0/fifo_32x8bit_0.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1012.844 ; gain = 0.000
WARNING: [Vivado 12-8410] Design file 'C:/Users/Tanjf/Desktop/FPGAOL串口测试程序及说明文档/fpgaol_uart.srcs/sources_1/ip/fifo_32x8bit_0/fifo_32x8bit_0.dcp' has failed integrity check (2).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1012.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4397] Generator change detected checking ShapeConfig Enum. shapeDB will be regenerated.
Parsing XDC File [C:/Users/Tanjf/Desktop/FPGAOL串口测试程序及说明文档/fpgaol_uart.srcs/sources_1/ip/fifo_32x8bit_0/fifo_32x8bit_0/fifo_32x8bit_0_early.xdc]
Finished Parsing XDC File [C:/Users/Tanjf/Desktop/FPGAOL串口测试程序及说明文档/fpgaol_uart.srcs/sources_1/ip/fifo_32x8bit_0/fifo_32x8bit_0/fifo_32x8bit_0_early.xdc]
WARNING: [Designutils 20-3624] Found incompatible version of design analysis file contained in checkpoint C:/Users/Tanjf/Desktop/FPGAOL串口测试程序及说明文档/fpgaol_uart.srcs/sources_1/ip/fifo_32x8bit_0/fifo_32x8bit_0.dcp. Use a design checkpoint generated with latest release.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1070.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.2 (64-bit) build 1577090
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1177.020 ; gain = 164.176
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 20 10:35:33 2021...
