[10:41:36.784] <TB3>     INFO: *** Welcome to pxar ***
[10:41:36.784] <TB3>     INFO: *** Today: 2016/06/17
[10:41:36.793] <TB3>     INFO: *** Version: b2a7-dirty
[10:41:36.793] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C15.dat
[10:41:36.793] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:41:36.793] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//defaultMaskFile.dat
[10:41:36.793] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters_C15.dat
[10:41:36.871] <TB3>     INFO:         clk: 4
[10:41:36.871] <TB3>     INFO:         ctr: 4
[10:41:36.871] <TB3>     INFO:         sda: 19
[10:41:36.871] <TB3>     INFO:         tin: 9
[10:41:36.871] <TB3>     INFO:         level: 15
[10:41:36.871] <TB3>     INFO:         triggerdelay: 0
[10:41:36.871] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[10:41:36.871] <TB3>     INFO: Log level: DEBUG
[10:41:36.882] <TB3>     INFO: Found DTB DTB_WRE7QJ
[10:41:36.892] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[10:41:36.895] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[10:41:36.898] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[10:41:38.461] <TB3>     INFO: DUT info: 
[10:41:38.461] <TB3>     INFO: The DUT currently contains the following objects:
[10:41:38.461] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[10:41:38.461] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[10:41:38.461] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[10:41:38.461] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[10:41:38.461] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:38.461] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:38.461] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:38.461] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:38.461] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:38.461] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:38.461] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:38.461] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:38.461] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:38.461] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:38.461] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:38.461] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:38.461] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:38.461] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:38.461] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:38.461] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[10:41:38.462] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[10:41:38.463] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[10:41:38.464] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[10:41:38.477] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28495872
[10:41:38.478] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1598f20
[10:41:38.478] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x150f770
[10:41:38.478] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fbfe5d94010
[10:41:38.478] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fbfebfff510
[10:41:38.478] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28561408 fPxarMemory = 0x7fbfe5d94010
[10:41:38.479] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 375.4mA
[10:41:38.480] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 468.7mA
[10:41:38.480] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.5 C
[10:41:38.481] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[10:41:38.881] <TB3>     INFO: enter 'restricted' command line mode
[10:41:38.881] <TB3>     INFO: enter test to run
[10:41:38.881] <TB3>     INFO:   test: FPIXTest no parameter change
[10:41:38.881] <TB3>     INFO:   running: fpixtest
[10:41:38.882] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[10:41:38.885] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[10:41:38.885] <TB3>     INFO: ######################################################################
[10:41:38.885] <TB3>     INFO: PixTestFPIXTest::doTest()
[10:41:38.885] <TB3>     INFO: ######################################################################
[10:41:38.888] <TB3>     INFO: ######################################################################
[10:41:38.888] <TB3>     INFO: PixTestPretest::doTest()
[10:41:38.888] <TB3>     INFO: ######################################################################
[10:41:38.891] <TB3>     INFO:    ----------------------------------------------------------------------
[10:41:38.891] <TB3>     INFO:    PixTestPretest::programROC() 
[10:41:38.891] <TB3>     INFO:    ----------------------------------------------------------------------
[10:41:56.908] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[10:41:56.908] <TB3>     INFO: IA differences per ROC:  19.3 19.3 18.5 20.9 16.9 18.5 16.1 17.7 18.5 16.9 17.7 19.3 19.3 17.7 20.9 19.3
[10:41:56.979] <TB3>     INFO:    ----------------------------------------------------------------------
[10:41:56.979] <TB3>     INFO:    PixTestPretest::checkIdig() 
[10:41:56.979] <TB3>     INFO:    ----------------------------------------------------------------------
[10:41:58.232] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.5 mA
[10:41:58.734] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.5 mA
[10:41:59.235] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.5 mA
[10:41:59.737] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.5 mA
[10:42:00.238] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.5 mA
[10:42:00.740] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.5 mA
[10:42:01.242] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.5 mA
[10:42:01.743] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.5 mA
[10:42:02.248] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.5 mA
[10:42:02.749] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.5 mA
[10:42:03.251] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.5 mA
[10:42:03.753] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.5 mA
[10:42:04.254] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.7 mA
[10:42:04.756] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.5 mA
[10:42:05.259] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.5 mA
[10:42:05.760] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.5 mA
[10:42:06.014] <TB3>     INFO: Idig [mA/ROC]: 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 1.7 2.5 2.5 2.5 
[10:42:06.014] <TB3>     INFO: Test took 9038 ms.
[10:42:06.014] <TB3>     INFO: PixTestPretest::checkIdig() done.
[10:42:06.042] <TB3>     INFO:    ----------------------------------------------------------------------
[10:42:06.042] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[10:42:06.042] <TB3>     INFO:    ----------------------------------------------------------------------
[10:42:06.145] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[10:42:06.246] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.8187 mA
[10:42:06.347] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  79 Ia 23.8187 mA
[10:42:06.447] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  80 Ia 24.6187 mA
[10:42:06.548] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  77 Ia 23.8187 mA
[10:42:06.649] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  78 Ia 23.8187 mA
[10:42:06.749] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  79 Ia 23.8187 mA
[10:42:06.850] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  80 Ia 24.6187 mA
[10:42:06.951] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  77 Ia 23.8187 mA
[10:42:07.051] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  78 Ia 23.8187 mA
[10:42:07.152] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  79 Ia 23.8187 mA
[10:42:07.252] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  80 Ia 24.6187 mA
[10:42:07.353] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  77 Ia 23.8187 mA
[10:42:07.455] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.8187 mA
[10:42:07.555] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  79 Ia 24.6187 mA
[10:42:07.656] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  76 Ia 23.8187 mA
[10:42:07.757] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  77 Ia 23.8187 mA
[10:42:07.857] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  78 Ia 24.6187 mA
[10:42:07.958] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  75 Ia 23.8187 mA
[10:42:08.058] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  76 Ia 23.8187 mA
[10:42:08.159] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  77 Ia 23.8187 mA
[10:42:08.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  78 Ia 24.6187 mA
[10:42:08.361] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  75 Ia 23.8187 mA
[10:42:08.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  76 Ia 23.8187 mA
[10:42:08.562] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  77 Ia 23.8187 mA
[10:42:08.664] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.0188 mA
[10:42:08.764] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  84 Ia 24.6187 mA
[10:42:08.866] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  81 Ia 23.8187 mA
[10:42:08.967] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  82 Ia 23.8187 mA
[10:42:09.068] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  83 Ia 24.6187 mA
[10:42:09.168] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  80 Ia 23.8187 mA
[10:42:09.269] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  81 Ia 23.8187 mA
[10:42:09.370] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  82 Ia 24.6187 mA
[10:42:09.472] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  79 Ia 23.0188 mA
[10:42:09.572] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  85 Ia 24.6187 mA
[10:42:09.673] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  82 Ia 24.6187 mA
[10:42:09.773] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  79 Ia 23.0188 mA
[10:42:09.875] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 25.4188 mA
[10:42:09.975] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  71 Ia 23.8187 mA
[10:42:10.076] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  72 Ia 23.8187 mA
[10:42:10.177] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  73 Ia 23.8187 mA
[10:42:10.278] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  74 Ia 23.8187 mA
[10:42:10.378] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  75 Ia 24.6187 mA
[10:42:10.480] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  72 Ia 23.8187 mA
[10:42:10.581] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  73 Ia 23.8187 mA
[10:42:10.682] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  74 Ia 23.8187 mA
[10:42:10.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  75 Ia 24.6187 mA
[10:42:10.884] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  72 Ia 23.8187 mA
[10:42:10.985] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  73 Ia 23.8187 mA
[10:42:11.086] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.2188 mA
[10:42:11.186] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  89 Ia 24.6187 mA
[10:42:11.287] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  86 Ia 24.6187 mA
[10:42:11.388] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  83 Ia 23.8187 mA
[10:42:11.489] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  84 Ia 23.8187 mA
[10:42:11.590] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  85 Ia 23.8187 mA
[10:42:11.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  86 Ia 23.8187 mA
[10:42:11.791] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  87 Ia 24.6187 mA
[10:42:11.892] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  84 Ia 23.8187 mA
[10:42:11.992] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  85 Ia 23.8187 mA
[10:42:12.093] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  86 Ia 23.8187 mA
[10:42:12.194] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  87 Ia 24.6187 mA
[10:42:12.296] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.8187 mA
[10:42:12.396] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  79 Ia 23.8187 mA
[10:42:12.497] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  80 Ia 23.8187 mA
[10:42:12.598] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  81 Ia 24.6187 mA
[10:42:12.699] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  78 Ia 23.8187 mA
[10:42:12.799] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  79 Ia 23.8187 mA
[10:42:12.900] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  80 Ia 23.8187 mA
[10:42:12.001] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  81 Ia 24.6187 mA
[10:42:13.102] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  78 Ia 23.8187 mA
[10:42:13.203] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  79 Ia 23.8187 mA
[10:42:13.303] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  80 Ia 23.8187 mA
[10:42:13.404] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  81 Ia 24.6187 mA
[10:42:13.505] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 20.6188 mA
[10:42:13.606] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  98 Ia 24.6187 mA
[10:42:13.706] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  95 Ia 23.8187 mA
[10:42:13.807] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  96 Ia 24.6187 mA
[10:42:13.908] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  93 Ia 23.8187 mA
[10:42:14.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  94 Ia 23.8187 mA
[10:42:14.109] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  95 Ia 24.6187 mA
[10:42:14.210] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  92 Ia 23.8187 mA
[10:42:14.311] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  93 Ia 23.8187 mA
[10:42:14.411] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  94 Ia 23.8187 mA
[10:42:14.512] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  95 Ia 23.8187 mA
[10:42:14.613] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  96 Ia 24.6187 mA
[10:42:14.714] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.2188 mA
[10:42:14.815] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  89 Ia 24.6187 mA
[10:42:14.916] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  86 Ia 24.6187 mA
[10:42:15.017] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  83 Ia 23.8187 mA
[10:42:15.117] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  84 Ia 23.8187 mA
[10:42:15.218] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  85 Ia 23.8187 mA
[10:42:15.318] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  86 Ia 24.6187 mA
[10:42:15.419] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  83 Ia 23.8187 mA
[10:42:15.520] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  84 Ia 23.8187 mA
[10:42:15.620] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  85 Ia 24.6187 mA
[10:42:15.721] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  82 Ia 23.8187 mA
[10:42:15.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  83 Ia 23.8187 mA
[10:42:15.923] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0188 mA
[10:42:16.024] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 25.4188 mA
[10:42:16.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  77 Ia 23.0188 mA
[10:42:16.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  83 Ia 25.4188 mA
[10:42:16.327] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  76 Ia 23.0188 mA
[10:42:16.427] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  82 Ia 24.6187 mA
[10:42:16.528] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  79 Ia 23.8187 mA
[10:42:16.629] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  80 Ia 24.6187 mA
[10:42:16.730] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  77 Ia 23.8187 mA
[10:42:16.831] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  78 Ia 23.0188 mA
[10:42:16.932] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  84 Ia 25.4188 mA
[10:42:17.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  77 Ia 23.0188 mA
[10:42:17.135] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 21.4188 mA
[10:42:17.236] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  94 Ia 25.4188 mA
[10:42:17.336] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  87 Ia 23.8187 mA
[10:42:17.437] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  88 Ia 23.8187 mA
[10:42:17.538] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  89 Ia 23.8187 mA
[10:42:17.639] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  90 Ia 23.8187 mA
[10:42:17.740] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  91 Ia 24.6187 mA
[10:42:17.840] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  88 Ia 23.8187 mA
[10:42:17.942] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  89 Ia 23.8187 mA
[10:42:18.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  90 Ia 24.6187 mA
[10:42:18.143] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  87 Ia 23.8187 mA
[10:42:18.244] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  88 Ia 23.8187 mA
[10:42:18.346] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.2188 mA
[10:42:18.446] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  89 Ia 24.6187 mA
[10:42:18.547] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  86 Ia 24.6187 mA
[10:42:18.648] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  83 Ia 23.8187 mA
[10:42:18.749] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  84 Ia 23.8187 mA
[10:42:18.850] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  85 Ia 23.8187 mA
[10:42:18.950] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  86 Ia 23.8187 mA
[10:42:19.051] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  87 Ia 23.8187 mA
[10:42:19.151] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  88 Ia 23.8187 mA
[10:42:19.252] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  89 Ia 24.6187 mA
[10:42:19.353] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  86 Ia 23.8187 mA
[10:42:19.454] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  87 Ia 23.8187 mA
[10:42:19.556] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.8187 mA
[10:42:19.657] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  79 Ia 23.8187 mA
[10:42:19.758] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  80 Ia 24.6187 mA
[10:42:19.859] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  77 Ia 23.8187 mA
[10:42:19.960] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  78 Ia 23.8187 mA
[10:42:20.061] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  79 Ia 23.8187 mA
[10:42:20.163] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  80 Ia 24.6187 mA
[10:42:20.264] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  77 Ia 23.8187 mA
[10:42:20.366] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  78 Ia 23.8187 mA
[10:42:20.467] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  79 Ia 23.8187 mA
[10:42:20.568] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  80 Ia 24.6187 mA
[10:42:20.668] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  77 Ia 23.8187 mA
[10:42:20.770] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.8187 mA
[10:42:20.871] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  79 Ia 23.8187 mA
[10:42:20.971] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  80 Ia 24.6187 mA
[10:42:21.072] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  77 Ia 23.8187 mA
[10:42:21.173] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  78 Ia 23.8187 mA
[10:42:21.274] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  79 Ia 24.6187 mA
[10:42:21.375] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  76 Ia 23.0188 mA
[10:42:21.475] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  82 Ia 25.4188 mA
[10:42:21.576] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  75 Ia 23.0188 mA
[10:42:21.677] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  81 Ia 24.6187 mA
[10:42:21.778] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  78 Ia 23.8187 mA
[10:42:21.879] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  79 Ia 23.8187 mA
[10:42:21.981] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.2188 mA
[10:42:22.082] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  89 Ia 24.6187 mA
[10:42:22.182] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  86 Ia 23.8187 mA
[10:42:22.283] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  87 Ia 24.6187 mA
[10:42:22.384] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  84 Ia 23.8187 mA
[10:42:22.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  85 Ia 23.8187 mA
[10:42:22.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  86 Ia 23.8187 mA
[10:42:22.687] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  87 Ia 23.8187 mA
[10:42:22.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  88 Ia 23.8187 mA
[10:42:22.887] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  89 Ia 24.6187 mA
[10:42:22.988] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  86 Ia 23.8187 mA
[10:42:23.089] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  87 Ia 24.6187 mA
[10:42:23.191] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 25.4188 mA
[10:42:23.292] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  71 Ia 23.8187 mA
[10:42:23.393] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  72 Ia 23.8187 mA
[10:42:23.494] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  73 Ia 23.8187 mA
[10:42:23.595] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  74 Ia 23.8187 mA
[10:42:23.695] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  75 Ia 23.8187 mA
[10:42:23.797] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  76 Ia 24.6187 mA
[10:42:23.897] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  73 Ia 23.8187 mA
[10:42:23.998] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  74 Ia 24.6187 mA
[10:42:24.100] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  71 Ia 23.8187 mA
[10:42:24.200] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  72 Ia 23.8187 mA
[10:42:24.301] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  73 Ia 23.8187 mA
[10:42:24.403] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.6187 mA
[10:42:24.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  75 Ia 23.8187 mA
[10:42:24.605] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  76 Ia 23.8187 mA
[10:42:24.705] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  77 Ia 23.8187 mA
[10:42:24.806] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  78 Ia 24.6187 mA
[10:42:24.907] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  75 Ia 23.8187 mA
[10:42:25.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  76 Ia 23.8187 mA
[10:42:25.108] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  77 Ia 23.8187 mA
[10:42:25.209] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  78 Ia 24.6187 mA
[10:42:25.310] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  75 Ia 23.8187 mA
[10:42:25.411] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  76 Ia 23.8187 mA
[10:42:25.511] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  77 Ia 23.8187 mA
[10:42:25.538] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  77
[10:42:25.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  77
[10:42:25.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  79
[10:42:25.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  73
[10:42:25.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  87
[10:42:25.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  81
[10:42:25.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  96
[10:42:25.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  83
[10:42:25.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  77
[10:42:25.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  88
[10:42:25.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  87
[10:42:25.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  77
[10:42:25.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  79
[10:42:25.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  87
[10:42:25.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  73
[10:42:25.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  77
[10:42:27.367] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 388.3 mA = 24.2687 mA/ROC
[10:42:27.368] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  20.1  19.3  20.1  20.1  20.1  20.1  19.3  19.3  19.3  20.1  18.5  20.1  20.1  20.1  20.1
[10:42:27.408] <TB3>     INFO:    ----------------------------------------------------------------------
[10:42:27.408] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[10:42:27.408] <TB3>     INFO:    ----------------------------------------------------------------------
[10:42:27.545] <TB3>     INFO: Expecting 231680 events.
[10:42:35.786] <TB3>     INFO: 231680 events read in total (7524ms).
[10:42:35.942] <TB3>     INFO: Test took 8530ms.
[10:42:36.145] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 97 and Delta(CalDel) = 55
[10:42:36.149] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 90 and Delta(CalDel) = 64
[10:42:36.153] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 77 and Delta(CalDel) = 59
[10:42:36.158] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 58
[10:42:36.162] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 105 and Delta(CalDel) = 59
[10:42:36.166] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 103 and Delta(CalDel) = 62
[10:42:36.169] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 91 and Delta(CalDel) = 62
[10:42:36.174] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 98 and Delta(CalDel) = 65
[10:42:36.178] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 99 and Delta(CalDel) = 62
[10:42:36.182] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 80 and Delta(CalDel) = 60
[10:42:36.186] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 90 and Delta(CalDel) = 62
[10:42:36.191] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 79 and Delta(CalDel) = 61
[10:42:36.195] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 83 and Delta(CalDel) = 63
[10:42:36.198] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 84 and Delta(CalDel) = 62
[10:42:36.203] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 65
[10:42:36.207] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 89 and Delta(CalDel) = 64
[10:42:36.251] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[10:42:36.287] <TB3>     INFO:    ----------------------------------------------------------------------
[10:42:36.287] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[10:42:36.287] <TB3>     INFO:    ----------------------------------------------------------------------
[10:42:36.427] <TB3>     INFO: Expecting 231680 events.
[10:42:44.689] <TB3>     INFO: 231680 events read in total (7548ms).
[10:42:44.695] <TB3>     INFO: Test took 8403ms.
[10:42:44.719] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 26.5
[10:42:45.035] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 32.5
[10:42:45.038] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 29.5
[10:42:45.042] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 28
[10:42:45.045] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 29.5
[10:42:45.049] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[10:42:45.053] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 30
[10:42:45.057] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[10:42:45.061] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[10:42:45.064] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[10:42:45.073] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30.5
[10:42:45.076] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[10:42:45.080] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 161 +/- 31.5
[10:42:45.083] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 31.5
[10:42:45.088] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 163 +/- 32
[10:42:45.092] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 150 +/- 32
[10:42:45.127] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[10:42:45.127] <TB3>     INFO: CalDel:      121   149   120   119   116   127   135   143   143   126   130   131   161   149   163   150
[10:42:45.127] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[10:42:45.133] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C0.dat
[10:42:45.133] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C1.dat
[10:42:45.133] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C2.dat
[10:42:45.133] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C3.dat
[10:42:45.133] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C4.dat
[10:42:45.134] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C5.dat
[10:42:45.134] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C6.dat
[10:42:45.134] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C7.dat
[10:42:45.134] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C8.dat
[10:42:45.134] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C9.dat
[10:42:45.134] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C10.dat
[10:42:45.134] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C11.dat
[10:42:45.134] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C12.dat
[10:42:45.135] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C13.dat
[10:42:45.135] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C14.dat
[10:42:45.135] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C15.dat
[10:42:45.135] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//tbmParameters_C0a.dat
[10:42:45.135] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:42:45.135] <TB3>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[10:42:45.135] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[10:42:45.224] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[10:42:45.224] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[10:42:45.224] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[10:42:45.224] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[10:42:45.227] <TB3>     INFO: ######################################################################
[10:42:45.227] <TB3>     INFO: PixTestTiming::doTest()
[10:42:45.227] <TB3>     INFO: ######################################################################
[10:42:45.227] <TB3>     INFO:    ----------------------------------------------------------------------
[10:42:45.227] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[10:42:45.227] <TB3>     INFO:    ----------------------------------------------------------------------
[10:42:45.227] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[10:42:47.125] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[10:42:49.398] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[10:42:51.671] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[10:42:53.944] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[10:42:56.217] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[10:42:58.492] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[10:43:00.764] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[10:43:03.036] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[10:43:05.311] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[10:43:07.585] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[10:43:09.858] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[10:43:12.132] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[10:43:14.406] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[10:43:16.679] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[10:43:18.953] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[10:43:21.227] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[10:43:22.748] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[10:43:25.021] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[10:43:26.540] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[10:43:28.060] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[10:43:29.579] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[10:43:31.098] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[10:43:32.618] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[10:43:34.138] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[10:43:46.534] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[10:43:50.399] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[10:43:53.883] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[10:43:57.929] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[10:44:01.222] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[10:44:04.889] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[10:44:07.807] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[10:44:10.920] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[10:44:23.381] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[10:44:35.830] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[10:44:47.468] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[10:44:59.922] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[10:45:12.341] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[10:45:23.901] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[10:45:36.333] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[10:45:48.728] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[10:45:50.001] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[10:45:53.276] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[10:45:55.549] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[10:45:57.822] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[10:46:00.095] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[10:46:02.368] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[10:46:04.642] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[10:46:06.918] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[10:46:09.192] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[10:46:11.465] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[10:46:13.738] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[10:46:16.011] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[10:46:18.286] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[10:46:20.558] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[10:46:22.831] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[10:46:25.105] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[10:46:27.394] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[10:46:29.669] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[10:46:31.942] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[10:46:34.216] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[10:46:36.489] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[10:46:38.765] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[10:46:41.037] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[10:46:43.311] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[10:46:45.586] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[10:46:47.859] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[10:46:50.133] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[10:46:52.406] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[10:46:54.679] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[10:46:56.954] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[10:46:59.227] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[10:47:01.501] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[10:47:03.020] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[10:47:05.294] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[10:47:07.569] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[10:47:09.842] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[10:47:12.115] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[10:47:14.388] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[10:47:16.662] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[10:47:18.935] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[10:47:20.455] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[10:47:21.975] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[10:47:23.495] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[10:47:25.017] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[10:47:26.537] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[10:47:28.058] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[10:47:29.578] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[10:47:31.099] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[10:47:43.594] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[10:47:47.680] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[10:47:51.758] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[10:47:55.729] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[10:47:59.803] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[10:48:03.881] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[10:48:07.961] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[10:48:12.029] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[10:48:24.493] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[10:48:36.959] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[10:48:49.414] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[10:49:01.865] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[10:49:14.322] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[10:49:25.979] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[10:49:37.642] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[10:49:49.953] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[10:49:52.226] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[10:49:54.504] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[10:49:56.777] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[10:49:59.050] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[10:50:01.323] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[10:50:03.597] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[10:50:05.870] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[10:50:08.143] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[10:50:10.416] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[10:50:12.690] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[10:50:14.963] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[10:50:17.237] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[10:50:19.511] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[10:50:21.784] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[10:50:24.057] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[10:50:26.330] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[10:50:28.604] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[10:50:30.877] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[10:50:33.149] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[10:50:35.423] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[10:50:37.697] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[10:50:39.970] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[10:50:42.243] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[10:50:44.902] <TB3>     INFO: TBM Phase Settings: 240
[10:50:44.902] <TB3>     INFO: 400MHz Phase: 4
[10:50:44.902] <TB3>     INFO: 160MHz Phase: 7
[10:50:44.902] <TB3>     INFO: Functional Phase Area: 5
[10:50:44.905] <TB3>     INFO: Test took 479678 ms.
[10:50:44.905] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[10:50:44.906] <TB3>     INFO:    ----------------------------------------------------------------------
[10:50:44.906] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[10:50:44.906] <TB3>     INFO:    ----------------------------------------------------------------------
[10:50:44.906] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[10:50:47.926] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[10:50:49.447] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[10:50:50.966] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[10:50:52.485] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[10:50:54.005] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[10:50:55.524] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[10:50:57.043] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[10:50:58.939] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[10:51:00.459] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[10:51:01.979] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[10:51:03.499] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[10:51:05.019] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[10:51:06.538] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[10:51:08.058] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[10:51:09.578] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[10:51:11.098] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[10:51:12.617] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[10:51:14.137] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[10:51:15.656] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[10:51:17.930] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[10:51:20.205] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[10:51:22.479] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[10:51:24.752] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[10:51:26.271] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[10:51:27.791] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[10:51:29.311] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[10:51:30.831] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[10:51:33.105] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[10:51:35.379] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[10:51:37.652] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[10:51:39.926] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[10:51:41.446] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[10:51:42.965] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[10:51:44.485] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[10:51:46.004] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[10:51:48.277] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[10:51:50.552] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[10:51:52.827] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[10:51:55.100] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[10:51:56.620] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[10:51:58.140] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[10:51:59.661] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[10:52:01.181] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[10:52:03.454] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[10:52:05.727] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[10:52:07.002] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[10:52:10.275] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[10:52:11.796] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[10:52:13.316] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[10:52:14.843] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[10:52:16.362] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[10:52:18.635] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[10:52:20.908] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[10:52:23.185] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[10:52:25.458] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[10:52:26.978] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[10:52:28.498] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[10:52:30.018] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[10:52:32.291] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[10:52:34.565] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[10:52:36.838] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[10:52:39.110] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[10:52:41.383] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[10:52:43.286] <TB3>     INFO: ROC Delay Settings: 228
[10:52:43.286] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[10:52:43.286] <TB3>     INFO: ROC Port 0 Delay: 4
[10:52:43.286] <TB3>     INFO: ROC Port 1 Delay: 4
[10:52:43.286] <TB3>     INFO: Functional ROC Area: 4
[10:52:43.288] <TB3>     INFO: Test took 118382 ms.
[10:52:43.289] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[10:52:43.289] <TB3>     INFO:    ----------------------------------------------------------------------
[10:52:43.289] <TB3>     INFO:    PixTestTiming::TimingTest()
[10:52:43.289] <TB3>     INFO:    ----------------------------------------------------------------------
[10:52:44.428] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4c09 4c09 4c09 4c09 4c08 4c08 4c08 4c08 e062 c000 a101 80c0 4c08 4c08 4c08 4c09 4c09 4c09 4c09 4c08 e062 c000 
[10:52:44.428] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4c08 4c08 4c08 4c08 4c09 4c09 4c09 4c09 e022 c000 a102 8000 4c08 4c08 4c09 4c09 4c08 4c08 4c09 4c08 e022 c000 
[10:52:44.428] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4c08 4c08 4c08 4c08 4c0b 4c0b 4c0b 4c0b e022 c000 a103 8040 4c08 4c09 4c08 4c08 4c08 4c09 4c09 4c09 e022 c000 
[10:52:44.428] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[10:52:58.463] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:52:58.463] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[10:53:12.331] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:53:12.331] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[10:53:26.375] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:53:26.375] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[10:53:40.370] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:53:40.370] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[10:53:54.252] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:53:54.252] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[10:54:08.270] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:54:08.270] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[10:54:22.233] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:54:22.233] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[10:54:36.124] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:54:36.124] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[10:54:50.111] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:54:50.111] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[10:55:04.127] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:55:04.510] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:55:04.525] <TB3>     INFO: Decoding statistics:
[10:55:04.525] <TB3>     INFO:   General information:
[10:55:04.525] <TB3>     INFO: 	 16bit words read:         240000000
[10:55:04.525] <TB3>     INFO: 	 valid events total:       20000000
[10:55:04.525] <TB3>     INFO: 	 empty events:             20000000
[10:55:04.525] <TB3>     INFO: 	 valid events with pixels: 0
[10:55:04.525] <TB3>     INFO: 	 valid pixel hits:         0
[10:55:04.526] <TB3>     INFO:   Event errors: 	           0
[10:55:04.526] <TB3>     INFO: 	 start marker:             0
[10:55:04.526] <TB3>     INFO: 	 stop marker:              0
[10:55:04.526] <TB3>     INFO: 	 overflow:                 0
[10:55:04.526] <TB3>     INFO: 	 invalid 5bit words:       0
[10:55:04.526] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[10:55:04.526] <TB3>     INFO:   TBM errors: 		           0
[10:55:04.526] <TB3>     INFO: 	 flawed TBM headers:       0
[10:55:04.526] <TB3>     INFO: 	 flawed TBM trailers:      0
[10:55:04.526] <TB3>     INFO: 	 event ID mismatches:      0
[10:55:04.526] <TB3>     INFO:   ROC errors: 		           0
[10:55:04.526] <TB3>     INFO: 	 missing ROC header(s):    0
[10:55:04.526] <TB3>     INFO: 	 misplaced readback start: 0
[10:55:04.526] <TB3>     INFO:   Pixel decoding errors:	   0
[10:55:04.526] <TB3>     INFO: 	 pixel data incomplete:    0
[10:55:04.526] <TB3>     INFO: 	 pixel address:            0
[10:55:04.526] <TB3>     INFO: 	 pulse height fill bit:    0
[10:55:04.526] <TB3>     INFO: 	 buffer corruption:        0
[10:55:04.526] <TB3>     INFO:    ----------------------------------------------------------------------
[10:55:04.526] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[10:55:04.526] <TB3>     INFO:    ----------------------------------------------------------------------
[10:55:04.526] <TB3>     INFO:    ----------------------------------------------------------------------
[10:55:04.526] <TB3>     INFO:    Read back bit status: 1
[10:55:04.526] <TB3>     INFO:    ----------------------------------------------------------------------
[10:55:04.526] <TB3>     INFO:    ----------------------------------------------------------------------
[10:55:04.526] <TB3>     INFO:    Timings are good!
[10:55:04.526] <TB3>     INFO:    ----------------------------------------------------------------------
[10:55:04.526] <TB3>     INFO: Test took 141237 ms.
[10:55:04.526] <TB3>     INFO: PixTestTiming::TimingTest() done.
[10:55:04.526] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//tbmParameters_C0a.dat
[10:55:04.528] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:55:04.528] <TB3>     INFO: PixTestTiming::doTest took 739304 ms.
[10:55:04.528] <TB3>     INFO: PixTestTiming::doTest() done
[10:55:04.528] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[10:55:04.528] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[10:55:04.529] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[10:55:04.529] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[10:55:04.529] <TB3>     INFO: Write out ROCDelayScan3_V0
[10:55:04.529] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[10:55:04.530] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[10:55:04.875] <TB3>     INFO: ######################################################################
[10:55:04.875] <TB3>     INFO: PixTestAlive::doTest()
[10:55:04.875] <TB3>     INFO: ######################################################################
[10:55:04.878] <TB3>     INFO:    ----------------------------------------------------------------------
[10:55:04.878] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:55:04.878] <TB3>     INFO:    ----------------------------------------------------------------------
[10:55:04.880] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:55:05.239] <TB3>     INFO: Expecting 41600 events.
[10:55:09.345] <TB3>     INFO: 41600 events read in total (3392ms).
[10:55:09.345] <TB3>     INFO: Test took 4465ms.
[10:55:09.353] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:55:09.353] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[10:55:09.353] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:55:09.729] <TB3>     INFO: PixTestAlive::aliveTest() done
[10:55:09.729] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:55:09.729] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:55:09.732] <TB3>     INFO:    ----------------------------------------------------------------------
[10:55:09.732] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:55:09.733] <TB3>     INFO:    ----------------------------------------------------------------------
[10:55:09.734] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:55:10.089] <TB3>     INFO: Expecting 41600 events.
[10:55:13.091] <TB3>     INFO: 41600 events read in total (2287ms).
[10:55:13.091] <TB3>     INFO: Test took 3356ms.
[10:55:13.091] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:55:13.092] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[10:55:13.092] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[10:55:13.092] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[10:55:13.512] <TB3>     INFO: PixTestAlive::maskTest() done
[10:55:13.512] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:55:13.516] <TB3>     INFO:    ----------------------------------------------------------------------
[10:55:13.516] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:55:13.516] <TB3>     INFO:    ----------------------------------------------------------------------
[10:55:13.518] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:55:13.930] <TB3>     INFO: Expecting 41600 events.
[10:55:18.087] <TB3>     INFO: 41600 events read in total (3441ms).
[10:55:18.088] <TB3>     INFO: Test took 4570ms.
[10:55:18.102] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:55:18.104] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[10:55:18.104] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[10:55:18.480] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[10:55:18.480] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:55:18.480] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[10:55:18.480] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[10:55:18.490] <TB3>     INFO: ######################################################################
[10:55:18.490] <TB3>     INFO: PixTestTrim::doTest()
[10:55:18.491] <TB3>     INFO: ######################################################################
[10:55:18.497] <TB3>     INFO:    ----------------------------------------------------------------------
[10:55:18.497] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[10:55:18.498] <TB3>     INFO:    ----------------------------------------------------------------------
[10:55:18.585] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[10:55:18.586] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:55:18.620] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:55:18.620] <TB3>     INFO:     run 1 of 1
[10:55:18.623] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:55:18.975] <TB3>     INFO: Expecting 5025280 events.
[10:56:03.720] <TB3>     INFO: 1397656 events read in total (44030ms).
[10:56:47.785] <TB3>     INFO: 2779032 events read in total (88095ms).
[10:57:31.915] <TB3>     INFO: 4169664 events read in total (132226ms).
[10:57:59.108] <TB3>     INFO: 5025280 events read in total (159418ms).
[10:57:59.147] <TB3>     INFO: Test took 160524ms.
[10:57:59.206] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:57:59.333] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:58:00.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:58:02.038] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:58:03.372] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:58:04.767] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:58:06.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:58:07.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:58:08.907] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:58:10.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:58:11.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:58:12.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:58:14.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:58:15.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:58:16.980] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:58:18.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:58:19.597] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:58:20.935] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 194088960
[10:58:20.939] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.1737 minThrLimit = 84.167 minThrNLimit = 107.565 -> result = 84.1737 -> 84
[10:58:20.939] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.1428 minThrLimit = 97.1374 minThrNLimit = 117.636 -> result = 97.1428 -> 97
[10:58:20.940] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.9122 minThrLimit = 87.8848 minThrNLimit = 113.527 -> result = 87.9122 -> 87
[10:58:20.940] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9419 minThrLimit = 94.8914 minThrNLimit = 123.672 -> result = 94.9419 -> 94
[10:58:20.941] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.0681 minThrLimit = 96.0613 minThrNLimit = 122.304 -> result = 96.0681 -> 96
[10:58:20.941] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.473 minThrLimit = 104.472 minThrNLimit = 132.798 -> result = 104.473 -> 104
[10:58:20.942] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3735 minThrLimit = 93.3601 minThrNLimit = 115.944 -> result = 93.3735 -> 93
[10:58:20.942] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.697 minThrLimit = 101.586 minThrNLimit = 121.45 -> result = 101.697 -> 101
[10:58:20.942] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.7221 minThrLimit = 95.6914 minThrNLimit = 120.224 -> result = 95.7221 -> 95
[10:58:20.943] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.9809 minThrLimit = 80.938 minThrNLimit = 104.471 -> result = 80.9809 -> 80
[10:58:20.943] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.4576 minThrLimit = 95.4426 minThrNLimit = 123.35 -> result = 95.4576 -> 95
[10:58:20.944] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.9825 minThrLimit = 84.9793 minThrNLimit = 109.052 -> result = 84.9825 -> 84
[10:58:20.944] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2079 minThrLimit = 88.1708 minThrNLimit = 111.273 -> result = 88.2079 -> 88
[10:58:20.944] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.8176 minThrLimit = 78.7866 minThrNLimit = 103.162 -> result = 78.8176 -> 78
[10:58:20.945] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.0149 minThrLimit = 94.0141 minThrNLimit = 117.087 -> result = 94.0149 -> 94
[10:58:20.945] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0283 minThrLimit = 94.9981 minThrNLimit = 117.077 -> result = 95.0283 -> 95
[10:58:20.945] <TB3>     INFO: ROC 0 VthrComp = 84
[10:58:20.946] <TB3>     INFO: ROC 1 VthrComp = 97
[10:58:20.947] <TB3>     INFO: ROC 2 VthrComp = 87
[10:58:20.947] <TB3>     INFO: ROC 3 VthrComp = 94
[10:58:20.947] <TB3>     INFO: ROC 4 VthrComp = 96
[10:58:20.947] <TB3>     INFO: ROC 5 VthrComp = 104
[10:58:20.948] <TB3>     INFO: ROC 6 VthrComp = 93
[10:58:20.948] <TB3>     INFO: ROC 7 VthrComp = 101
[10:58:20.948] <TB3>     INFO: ROC 8 VthrComp = 95
[10:58:20.948] <TB3>     INFO: ROC 9 VthrComp = 80
[10:58:20.948] <TB3>     INFO: ROC 10 VthrComp = 95
[10:58:20.948] <TB3>     INFO: ROC 11 VthrComp = 84
[10:58:20.948] <TB3>     INFO: ROC 12 VthrComp = 88
[10:58:20.949] <TB3>     INFO: ROC 13 VthrComp = 78
[10:58:20.949] <TB3>     INFO: ROC 14 VthrComp = 94
[10:58:20.949] <TB3>     INFO: ROC 15 VthrComp = 95
[10:58:20.949] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[10:58:20.949] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:58:20.969] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:58:20.969] <TB3>     INFO:     run 1 of 1
[10:58:20.970] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:58:21.312] <TB3>     INFO: Expecting 5025280 events.
[10:58:57.253] <TB3>     INFO: 883688 events read in total (35226ms).
[10:59:33.524] <TB3>     INFO: 1765664 events read in total (71497ms).
[11:00:08.894] <TB3>     INFO: 2646912 events read in total (106867ms).
[11:00:44.093] <TB3>     INFO: 3519592 events read in total (142066ms).
[11:01:19.217] <TB3>     INFO: 4388352 events read in total (177190ms).
[11:01:44.984] <TB3>     INFO: 5025280 events read in total (202957ms).
[11:01:45.060] <TB3>     INFO: Test took 204090ms.
[11:01:45.249] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:01:45.673] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:01:47.233] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:01:48.848] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:01:50.404] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:01:51.954] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:01:53.517] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:01:55.087] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:01:56.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:01:58.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:01:59.873] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:02:01.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:02:02.001] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:02:04.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:02:06.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:02:07.681] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:02:09.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:02:10.793] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277749760
[11:02:10.796] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.2867 for pixel 20/8 mean/min/max = 43.7762/32.0345/55.518
[11:02:10.797] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.6135 for pixel 2/79 mean/min/max = 45.3828/31.1321/59.6335
[11:02:10.797] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.6537 for pixel 7/8 mean/min/max = 44.3959/32.9153/55.8766
[11:02:10.797] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.3692 for pixel 0/1 mean/min/max = 44.181/32.9793/55.3826
[11:02:10.798] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.006 for pixel 10/2 mean/min/max = 43.7452/32.091/55.3993
[11:02:10.798] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.1028 for pixel 18/14 mean/min/max = 46.0459/33.965/58.1267
[11:02:10.798] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 60.9141 for pixel 16/1 mean/min/max = 46.5018/32.0862/60.9174
[11:02:10.799] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.7703 for pixel 1/79 mean/min/max = 46.1925/32.5754/59.8096
[11:02:10.799] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.1583 for pixel 6/73 mean/min/max = 44.3985/32.5264/56.2707
[11:02:10.800] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.9587 for pixel 0/30 mean/min/max = 44.4431/33.8246/55.0615
[11:02:10.800] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.2864 for pixel 32/0 mean/min/max = 44.0208/32.7455/55.2961
[11:02:10.800] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.6039 for pixel 0/49 mean/min/max = 44.399/33.064/55.7339
[11:02:10.801] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.908 for pixel 2/1 mean/min/max = 45.0583/34.1863/55.9302
[11:02:10.801] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.5672 for pixel 18/8 mean/min/max = 45.2656/35.8174/54.7138
[11:02:10.801] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.7286 for pixel 8/77 mean/min/max = 44.0651/32.2898/55.8404
[11:02:10.802] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.398 for pixel 24/73 mean/min/max = 44.2564/32.095/56.4178
[11:02:10.802] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:02:10.937] <TB3>     INFO: Expecting 411648 events.
[11:02:18.579] <TB3>     INFO: 411648 events read in total (6927ms).
[11:02:18.585] <TB3>     INFO: Expecting 411648 events.
[11:02:26.117] <TB3>     INFO: 411648 events read in total (6868ms).
[11:02:26.126] <TB3>     INFO: Expecting 411648 events.
[11:02:33.733] <TB3>     INFO: 411648 events read in total (6941ms).
[11:02:33.744] <TB3>     INFO: Expecting 411648 events.
[11:02:41.318] <TB3>     INFO: 411648 events read in total (6918ms).
[11:02:41.332] <TB3>     INFO: Expecting 411648 events.
[11:02:48.924] <TB3>     INFO: 411648 events read in total (6933ms).
[11:02:48.940] <TB3>     INFO: Expecting 411648 events.
[11:02:56.512] <TB3>     INFO: 411648 events read in total (6919ms).
[11:02:56.531] <TB3>     INFO: Expecting 411648 events.
[11:03:04.065] <TB3>     INFO: 411648 events read in total (6885ms).
[11:03:04.086] <TB3>     INFO: Expecting 411648 events.
[11:03:11.679] <TB3>     INFO: 411648 events read in total (6946ms).
[11:03:11.702] <TB3>     INFO: Expecting 411648 events.
[11:03:19.325] <TB3>     INFO: 411648 events read in total (6970ms).
[11:03:19.350] <TB3>     INFO: Expecting 411648 events.
[11:03:26.947] <TB3>     INFO: 411648 events read in total (6951ms).
[11:03:26.975] <TB3>     INFO: Expecting 411648 events.
[11:03:34.566] <TB3>     INFO: 411648 events read in total (6948ms).
[11:03:34.600] <TB3>     INFO: Expecting 411648 events.
[11:03:42.131] <TB3>     INFO: 411648 events read in total (6898ms).
[11:03:42.167] <TB3>     INFO: Expecting 411648 events.
[11:03:49.712] <TB3>     INFO: 411648 events read in total (6907ms).
[11:03:49.747] <TB3>     INFO: Expecting 411648 events.
[11:03:57.378] <TB3>     INFO: 411648 events read in total (6992ms).
[11:03:57.418] <TB3>     INFO: Expecting 411648 events.
[11:04:04.982] <TB3>     INFO: 411648 events read in total (6938ms).
[11:04:05.025] <TB3>     INFO: Expecting 411648 events.
[11:04:12.620] <TB3>     INFO: 411648 events read in total (6972ms).
[11:04:12.668] <TB3>     INFO: Test took 121866ms.
[11:04:13.180] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4098 < 35 for itrim+1 = 97; old thr = 34.7844 ... break
[11:04:13.206] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5709 < 35 for itrim = 100; old thr = 33.175 ... break
[11:04:13.249] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1609 < 35 for itrim = 105; old thr = 34.6658 ... break
[11:04:13.289] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5097 < 35 for itrim = 106; old thr = 33.5786 ... break
[11:04:13.329] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2053 < 35 for itrim = 99; old thr = 34.1675 ... break
[11:04:13.369] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3231 < 35 for itrim = 105; old thr = 33.5906 ... break
[11:04:13.406] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4421 < 35 for itrim = 109; old thr = 34.2491 ... break
[11:04:13.429] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4599 < 35 for itrim = 102; old thr = 33.9204 ... break
[11:04:13.466] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1293 < 35 for itrim = 100; old thr = 34.6794 ... break
[11:04:13.503] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0889 < 35 for itrim = 97; old thr = 34.6122 ... break
[11:04:13.546] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4995 < 35 for itrim = 98; old thr = 33.8956 ... break
[11:04:13.578] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1122 < 35 for itrim = 96; old thr = 33.3269 ... break
[11:04:13.614] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3591 < 35 for itrim = 93; old thr = 34.6105 ... break
[11:04:13.664] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0379 < 35 for itrim+1 = 100; old thr = 34.1385 ... break
[11:04:13.702] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3397 < 35 for itrim = 108; old thr = 34.38 ... break
[11:04:13.738] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2072 < 35 for itrim = 105; old thr = 33.7407 ... break
[11:04:13.813] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[11:04:13.824] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:04:13.824] <TB3>     INFO:     run 1 of 1
[11:04:13.824] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:04:14.168] <TB3>     INFO: Expecting 5025280 events.
[11:04:50.115] <TB3>     INFO: 870296 events read in total (35233ms).
[11:05:25.767] <TB3>     INFO: 1739320 events read in total (70885ms).
[11:06:00.886] <TB3>     INFO: 2608000 events read in total (106004ms).
[11:06:35.512] <TB3>     INFO: 3467448 events read in total (140630ms).
[11:07:10.281] <TB3>     INFO: 4322576 events read in total (175399ms).
[11:07:38.704] <TB3>     INFO: 5025280 events read in total (203822ms).
[11:07:38.791] <TB3>     INFO: Test took 204967ms.
[11:07:38.981] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:07:39.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:07:40.901] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:07:42.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:07:44.127] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:07:45.628] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:07:47.154] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:07:48.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:07:50.241] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:07:51.826] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:07:53.359] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:07:54.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:07:56.385] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:07:57.881] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:07:59.422] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:08:00.922] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:08:02.448] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:08:03.981] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260186112
[11:08:03.983] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.266176 .. 49.661766
[11:08:04.058] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 59 (-1/-1) hits flags = 528 (plus default)
[11:08:04.068] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:08:04.068] <TB3>     INFO:     run 1 of 1
[11:08:04.068] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:08:04.411] <TB3>     INFO: Expecting 1930240 events.
[11:08:45.658] <TB3>     INFO: 1158160 events read in total (40532ms).
[11:09:12.806] <TB3>     INFO: 1930240 events read in total (67680ms).
[11:09:12.830] <TB3>     INFO: Test took 68761ms.
[11:09:12.872] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:09:12.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:09:13.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:09:14.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:09:15.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:09:16.943] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:09:17.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:09:18.927] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:09:19.915] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:09:20.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:09:21.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:09:22.887] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:09:23.881] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:09:24.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:09:25.870] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:09:26.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:09:27.857] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:09:28.852] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236199936
[11:09:28.936] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.907356 .. 43.722786
[11:09:29.013] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 53 (-1/-1) hits flags = 528 (plus default)
[11:09:29.024] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:09:29.024] <TB3>     INFO:     run 1 of 1
[11:09:29.024] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:09:29.368] <TB3>     INFO: Expecting 1597440 events.
[11:10:10.104] <TB3>     INFO: 1182928 events read in total (40021ms).
[11:10:24.921] <TB3>     INFO: 1597440 events read in total (54838ms).
[11:10:24.943] <TB3>     INFO: Test took 55920ms.
[11:10:24.980] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:10:25.052] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:10:25.996] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:10:26.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:10:27.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:10:28.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:10:29.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:10:30.700] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:10:31.642] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:10:32.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:10:33.519] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:10:34.461] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:10:35.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:10:36.353] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:10:37.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:10:38.248] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:10:39.196] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:10:40.145] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288190464
[11:10:40.235] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.518017 .. 40.585183
[11:10:40.313] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 50 (-1/-1) hits flags = 528 (plus default)
[11:10:40.324] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:10:40.324] <TB3>     INFO:     run 1 of 1
[11:10:40.324] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:10:40.675] <TB3>     INFO: Expecting 1331200 events.
[11:11:21.151] <TB3>     INFO: 1183592 events read in total (39761ms).
[11:11:26.592] <TB3>     INFO: 1331200 events read in total (45202ms).
[11:11:26.609] <TB3>     INFO: Test took 46285ms.
[11:11:26.640] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:11:26.704] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:11:27.629] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:11:28.540] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:11:29.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:11:30.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:11:31.313] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:11:32.228] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:11:33.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:11:34.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:11:34.991] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:11:35.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:11:36.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:11:37.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:11:38.714] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:11:39.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:11:40.565] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:11:41.489] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 307752960
[11:11:41.576] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.957418 .. 40.585183
[11:11:41.653] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 50 (-1/-1) hits flags = 528 (plus default)
[11:11:41.664] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:11:41.664] <TB3>     INFO:     run 1 of 1
[11:11:41.664] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:11:42.013] <TB3>     INFO: Expecting 1264640 events.
[11:12:23.949] <TB3>     INFO: 1164568 events read in total (41222ms).
[11:12:27.814] <TB3>     INFO: 1264640 events read in total (45087ms).
[11:12:27.824] <TB3>     INFO: Test took 46160ms.
[11:12:27.851] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:12:27.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:12:28.833] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:12:29.740] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:12:30.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:12:31.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:12:32.494] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:12:33.412] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:12:34.330] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:12:35.239] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:12:36.154] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:12:37.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:12:37.989] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:12:38.910] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:12:39.826] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:12:40.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:12:41.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:12:42.582] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248262656
[11:12:42.666] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[11:12:42.666] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[11:12:42.677] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:12:42.677] <TB3>     INFO:     run 1 of 1
[11:12:42.677] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:12:43.021] <TB3>     INFO: Expecting 1364480 events.
[11:13:22.936] <TB3>     INFO: 1075720 events read in total (39200ms).
[11:13:33.785] <TB3>     INFO: 1364480 events read in total (50049ms).
[11:13:33.799] <TB3>     INFO: Test took 51122ms.
[11:13:33.838] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:13:33.913] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:13:34.883] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:13:35.847] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:13:36.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:13:37.790] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:13:38.756] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:13:39.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:13:40.693] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:13:41.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:13:42.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:13:43.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:13:44.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:13:45.535] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:13:46.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:13:47.474] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:13:48.449] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:13:49.424] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248266752
[11:13:49.457] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C0.dat
[11:13:49.457] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C1.dat
[11:13:49.457] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C2.dat
[11:13:49.457] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C3.dat
[11:13:49.457] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C4.dat
[11:13:49.457] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C5.dat
[11:13:49.457] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C6.dat
[11:13:49.457] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C7.dat
[11:13:49.457] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C8.dat
[11:13:49.458] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C9.dat
[11:13:49.458] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C10.dat
[11:13:49.458] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C11.dat
[11:13:49.458] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C12.dat
[11:13:49.458] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C13.dat
[11:13:49.458] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C14.dat
[11:13:49.458] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C15.dat
[11:13:49.458] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C0.dat
[11:13:49.466] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C1.dat
[11:13:49.473] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C2.dat
[11:13:49.480] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C3.dat
[11:13:49.487] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C4.dat
[11:13:49.493] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C5.dat
[11:13:49.500] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C6.dat
[11:13:49.507] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C7.dat
[11:13:49.514] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C8.dat
[11:13:49.521] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C9.dat
[11:13:49.528] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C10.dat
[11:13:49.535] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C11.dat
[11:13:49.542] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C12.dat
[11:13:49.549] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C13.dat
[11:13:49.556] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C14.dat
[11:13:49.562] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C15.dat
[11:13:49.569] <TB3>     INFO: PixTestTrim::trimTest() done
[11:13:49.569] <TB3>     INFO: vtrim:      97 100 105 106  99 105 109 102 100  97  98  96  93 100 108 105 
[11:13:49.569] <TB3>     INFO: vthrcomp:   84  97  87  94  96 104  93 101  95  80  95  84  88  78  94  95 
[11:13:49.569] <TB3>     INFO: vcal mean:  34.97  34.95  34.97  34.98  34.99  34.97  34.98  34.98  34.99  35.02  35.00  34.96  35.02  35.07  34.99  34.97 
[11:13:49.569] <TB3>     INFO: vcal RMS:    0.80   0.89   0.77   0.74   0.82   0.80   0.85   0.88   0.78   0.77   0.76   0.78   0.78   0.75   0.81   0.83 
[11:13:49.569] <TB3>     INFO: bits mean:  10.16   9.59   9.66   9.54  10.16   9.00   9.15   8.98   9.61   9.61   9.92   9.80   9.21   9.20   9.76  10.15 
[11:13:49.569] <TB3>     INFO: bits RMS:    2.54   2.72   2.59   2.63   2.49   2.56   2.72   2.78   2.68   2.47   2.48   2.50   2.61   2.28   2.65   2.51 
[11:13:49.579] <TB3>     INFO:    ----------------------------------------------------------------------
[11:13:49.580] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[11:13:49.581] <TB3>     INFO:    ----------------------------------------------------------------------
[11:13:49.586] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[11:13:49.586] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[11:13:49.596] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:13:49.596] <TB3>     INFO:     run 1 of 1
[11:13:49.596] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:13:49.939] <TB3>     INFO: Expecting 4160000 events.
[11:14:35.347] <TB3>     INFO: 1104980 events read in total (44693ms).
[11:15:19.960] <TB3>     INFO: 2200915 events read in total (89306ms).
[11:16:04.498] <TB3>     INFO: 3285645 events read in total (133844ms).
[11:16:41.256] <TB3>     INFO: 4160000 events read in total (170602ms).
[11:16:41.335] <TB3>     INFO: Test took 171739ms.
[11:16:41.481] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:16:41.786] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:16:43.762] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:16:45.781] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:16:47.765] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:16:49.702] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:16:51.554] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:16:53.473] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:16:55.403] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:16:57.319] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:16:59.213] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:17:01.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:17:02.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:17:04.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:17:06.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:17:08.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:17:10.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:17:12.322] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281452544
[11:17:12.323] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[11:17:12.396] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[11:17:12.396] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[11:17:12.407] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:17:12.407] <TB3>     INFO:     run 1 of 1
[11:17:12.407] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:17:12.751] <TB3>     INFO: Expecting 3577600 events.
[11:17:59.475] <TB3>     INFO: 1141885 events read in total (46009ms).
[11:18:44.949] <TB3>     INFO: 2269440 events read in total (91484ms).
[11:19:31.788] <TB3>     INFO: 3385560 events read in total (138323ms).
[11:19:40.884] <TB3>     INFO: 3577600 events read in total (147418ms).
[11:19:40.972] <TB3>     INFO: Test took 148566ms.
[11:19:41.089] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:19:41.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:19:43.428] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:19:45.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:19:46.985] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:19:48.762] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:19:50.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:19:52.284] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:19:54.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:19:55.788] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:19:57.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:19:59.350] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:20:01.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:20:02.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:20:04.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:20:06.502] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:20:08.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:20:09.980] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 286515200
[11:20:09.981] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[11:20:10.054] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[11:20:10.054] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[11:20:10.066] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:20:10.066] <TB3>     INFO:     run 1 of 1
[11:20:10.066] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:20:10.410] <TB3>     INFO: Expecting 3369600 events.
[11:20:58.318] <TB3>     INFO: 1178520 events read in total (47192ms).
[11:21:47.583] <TB3>     INFO: 2338150 events read in total (96457ms).
[11:22:32.413] <TB3>     INFO: 3369600 events read in total (141287ms).
[11:22:32.470] <TB3>     INFO: Test took 142405ms.
[11:22:32.563] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:22:32.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:22:34.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:22:36.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:22:37.829] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:22:39.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:22:41.225] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:22:42.880] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:22:44.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:22:46.188] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:22:47.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:22:49.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:22:51.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:22:52.000] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:22:54.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:22:56.437] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:22:58.123] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:22:59.802] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276783104
[11:22:59.803] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[11:22:59.876] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[11:22:59.876] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 162 (-1/-1) hits flags = 528 (plus default)
[11:22:59.888] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:22:59.888] <TB3>     INFO:     run 1 of 1
[11:22:59.888] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:23:00.237] <TB3>     INFO: Expecting 3390400 events.
[11:23:48.144] <TB3>     INFO: 1174265 events read in total (47192ms).
[11:24:34.814] <TB3>     INFO: 2329745 events read in total (93862ms).
[11:25:17.608] <TB3>     INFO: 3390400 events read in total (136657ms).
[11:25:17.662] <TB3>     INFO: Test took 137775ms.
[11:25:17.756] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:25:17.974] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:25:19.756] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:25:21.498] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:25:23.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:25:25.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:25:26.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:25:28.535] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:25:30.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:25:31.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:25:33.716] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:25:35.532] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:25:37.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:25:39.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:25:40.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:25:42.765] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:25:44.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:25:46.314] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 285876224
[11:25:46.315] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[11:25:46.389] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[11:25:46.389] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 162 (-1/-1) hits flags = 528 (plus default)
[11:25:46.400] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:25:46.400] <TB3>     INFO:     run 1 of 1
[11:25:46.400] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:25:46.743] <TB3>     INFO: Expecting 3390400 events.
[11:26:34.443] <TB3>     INFO: 1173605 events read in total (46985ms).
[11:27:21.334] <TB3>     INFO: 2328830 events read in total (93876ms).
[11:28:04.308] <TB3>     INFO: 3390400 events read in total (136851ms).
[11:28:04.373] <TB3>     INFO: Test took 137973ms.
[11:28:04.475] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:28:04.673] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:28:06.402] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:28:08.089] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:28:09.823] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:28:11.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:28:13.280] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:28:14.950] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:28:16.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:28:18.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:28:20.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:28:21.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:28:23.469] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:28:25.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:28:26.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:28:28.659] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:28:30.358] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:28:32.044] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 323518464
[11:28:32.045] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.69581, thr difference RMS: 1.21115
[11:28:32.045] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.2571, thr difference RMS: 1.66666
[11:28:32.045] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.51408, thr difference RMS: 1.24099
[11:28:32.046] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.12581, thr difference RMS: 1.26837
[11:28:32.046] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.64284, thr difference RMS: 1.49768
[11:28:32.046] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.69897, thr difference RMS: 1.72573
[11:28:32.046] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.24745, thr difference RMS: 1.82643
[11:28:32.047] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.3128, thr difference RMS: 1.20145
[11:28:32.047] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.4221, thr difference RMS: 1.59819
[11:28:32.047] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.09741, thr difference RMS: 1.23716
[11:28:32.047] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.93051, thr difference RMS: 1.37882
[11:28:32.048] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.7606, thr difference RMS: 1.44934
[11:28:32.048] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.5701, thr difference RMS: 1.45539
[11:28:32.048] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.27938, thr difference RMS: 1.08779
[11:28:32.049] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.64904, thr difference RMS: 1.56688
[11:28:32.049] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.17843, thr difference RMS: 1.59225
[11:28:32.049] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.69221, thr difference RMS: 1.19703
[11:28:32.049] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.2083, thr difference RMS: 1.63856
[11:28:32.050] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.46185, thr difference RMS: 1.21824
[11:28:32.050] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.07391, thr difference RMS: 1.26637
[11:28:32.050] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.77103, thr difference RMS: 1.4973
[11:28:32.051] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.74582, thr difference RMS: 1.72527
[11:28:32.051] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.13604, thr difference RMS: 1.81317
[11:28:32.051] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.0951, thr difference RMS: 1.20574
[11:28:32.051] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.32575, thr difference RMS: 1.5991
[11:28:32.052] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.13435, thr difference RMS: 1.21497
[11:28:32.052] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.93366, thr difference RMS: 1.37519
[11:28:32.052] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.8042, thr difference RMS: 1.32002
[11:28:32.052] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.53482, thr difference RMS: 1.45086
[11:28:32.052] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.27826, thr difference RMS: 1.10106
[11:28:32.053] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.50063, thr difference RMS: 1.57221
[11:28:32.053] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.11801, thr difference RMS: 1.5696
[11:28:32.053] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.77764, thr difference RMS: 1.20392
[11:28:32.053] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.2966, thr difference RMS: 1.66247
[11:28:32.054] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.4878, thr difference RMS: 1.2233
[11:28:32.054] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.12457, thr difference RMS: 1.27681
[11:28:32.054] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.96324, thr difference RMS: 1.4764
[11:28:32.054] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.80754, thr difference RMS: 1.73009
[11:28:32.055] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.07412, thr difference RMS: 1.8356
[11:28:32.055] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.08, thr difference RMS: 1.2104
[11:28:32.055] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.46209, thr difference RMS: 1.58313
[11:28:32.055] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.18747, thr difference RMS: 1.21315
[11:28:32.056] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.02498, thr difference RMS: 1.3611
[11:28:32.056] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.87983, thr difference RMS: 1.25777
[11:28:32.056] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.57635, thr difference RMS: 1.43512
[11:28:32.057] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.37363, thr difference RMS: 1.11226
[11:28:32.057] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.39183, thr difference RMS: 1.59787
[11:28:32.057] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.1764, thr difference RMS: 1.57261
[11:28:32.057] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.8677, thr difference RMS: 1.1893
[11:28:32.057] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.3389, thr difference RMS: 1.67746
[11:28:32.058] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.4742, thr difference RMS: 1.22914
[11:28:32.058] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.10006, thr difference RMS: 1.25796
[11:28:32.058] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.09615, thr difference RMS: 1.47393
[11:28:32.058] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.87208, thr difference RMS: 1.73686
[11:28:32.059] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.11646, thr difference RMS: 1.83277
[11:28:32.059] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.102, thr difference RMS: 1.20961
[11:28:32.059] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.45438, thr difference RMS: 1.58116
[11:28:32.059] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.28505, thr difference RMS: 1.20154
[11:28:32.060] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.047, thr difference RMS: 1.3643
[11:28:32.060] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.01827, thr difference RMS: 1.24839
[11:28:32.060] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.64867, thr difference RMS: 1.43985
[11:28:32.060] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.48956, thr difference RMS: 1.11143
[11:28:32.061] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.38011, thr difference RMS: 1.5735
[11:28:32.061] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.22559, thr difference RMS: 1.57078
[11:28:32.165] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[11:28:32.169] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1993 seconds
[11:28:32.169] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[11:28:32.880] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[11:28:32.880] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[11:28:32.883] <TB3>     INFO: ######################################################################
[11:28:32.883] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[11:28:32.883] <TB3>     INFO: ######################################################################
[11:28:32.883] <TB3>     INFO:    ----------------------------------------------------------------------
[11:28:32.883] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[11:28:32.883] <TB3>     INFO:    ----------------------------------------------------------------------
[11:28:32.884] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[11:28:32.897] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[11:28:32.897] <TB3>     INFO:     run 1 of 1
[11:28:32.898] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:28:33.241] <TB3>     INFO: Expecting 59072000 events.
[11:29:02.346] <TB3>     INFO: 1072200 events read in total (28390ms).
[11:29:30.594] <TB3>     INFO: 2140200 events read in total (56638ms).
[11:29:58.720] <TB3>     INFO: 3208200 events read in total (84764ms).
[11:30:27.348] <TB3>     INFO: 4280200 events read in total (113392ms).
[11:30:55.661] <TB3>     INFO: 5349000 events read in total (141705ms).
[11:31:24.033] <TB3>     INFO: 6417400 events read in total (170077ms).
[11:31:52.561] <TB3>     INFO: 7488800 events read in total (198605ms).
[11:32:21.177] <TB3>     INFO: 8558400 events read in total (227221ms).
[11:32:49.313] <TB3>     INFO: 9626800 events read in total (255357ms).
[11:33:17.974] <TB3>     INFO: 10697600 events read in total (284018ms).
[11:33:46.628] <TB3>     INFO: 11766800 events read in total (312672ms).
[11:34:15.217] <TB3>     INFO: 12834800 events read in total (341261ms).
[11:34:43.876] <TB3>     INFO: 13904400 events read in total (369920ms).
[11:35:12.616] <TB3>     INFO: 14975400 events read in total (398660ms).
[11:35:41.176] <TB3>     INFO: 16043600 events read in total (427220ms).
[11:36:09.701] <TB3>     INFO: 17113200 events read in total (455745ms).
[11:36:38.398] <TB3>     INFO: 18184800 events read in total (484443ms).
[11:37:07.039] <TB3>     INFO: 19253000 events read in total (513083ms).
[11:37:35.760] <TB3>     INFO: 20323200 events read in total (541804ms).
[11:38:04.342] <TB3>     INFO: 21393800 events read in total (570386ms).
[11:38:32.842] <TB3>     INFO: 22462200 events read in total (598886ms).
[11:39:01.629] <TB3>     INFO: 23531800 events read in total (627673ms).
[11:39:30.310] <TB3>     INFO: 24602800 events read in total (656354ms).
[11:39:58.971] <TB3>     INFO: 25671200 events read in total (685015ms).
[11:40:27.626] <TB3>     INFO: 26740200 events read in total (713670ms).
[11:40:56.268] <TB3>     INFO: 27811000 events read in total (742312ms).
[11:41:25.018] <TB3>     INFO: 28879800 events read in total (771062ms).
[11:41:53.630] <TB3>     INFO: 29948400 events read in total (799674ms).
[11:42:22.211] <TB3>     INFO: 31020400 events read in total (828255ms).
[11:42:50.889] <TB3>     INFO: 32088800 events read in total (856933ms).
[11:43:19.401] <TB3>     INFO: 33156800 events read in total (885445ms).
[11:43:48.019] <TB3>     INFO: 34229400 events read in total (914063ms).
[11:44:16.626] <TB3>     INFO: 35297400 events read in total (942670ms).
[11:44:45.277] <TB3>     INFO: 36365400 events read in total (971321ms).
[11:45:13.841] <TB3>     INFO: 37435400 events read in total (999885ms).
[11:45:42.507] <TB3>     INFO: 38505200 events read in total (1028551ms).
[11:46:11.046] <TB3>     INFO: 39573400 events read in total (1057090ms).
[11:46:39.603] <TB3>     INFO: 40642400 events read in total (1085647ms).
[11:47:08.202] <TB3>     INFO: 41713000 events read in total (1114246ms).
[11:47:36.901] <TB3>     INFO: 42781000 events read in total (1142945ms).
[11:48:05.681] <TB3>     INFO: 43848800 events read in total (1171725ms).
[11:48:34.386] <TB3>     INFO: 44919400 events read in total (1200430ms).
[11:49:03.059] <TB3>     INFO: 45988800 events read in total (1229103ms).
[11:49:31.639] <TB3>     INFO: 47056600 events read in total (1257683ms).
[11:50:00.392] <TB3>     INFO: 48124400 events read in total (1286436ms).
[11:50:28.737] <TB3>     INFO: 49195600 events read in total (1314781ms).
[11:50:56.002] <TB3>     INFO: 50263400 events read in total (1343046ms).
[11:51:25.528] <TB3>     INFO: 51331000 events read in total (1371572ms).
[11:51:53.814] <TB3>     INFO: 52399400 events read in total (1399858ms).
[11:52:22.302] <TB3>     INFO: 53470400 events read in total (1428346ms).
[11:52:50.384] <TB3>     INFO: 54538000 events read in total (1456428ms).
[11:53:18.557] <TB3>     INFO: 55605600 events read in total (1484601ms).
[11:53:46.709] <TB3>     INFO: 56674000 events read in total (1512753ms).
[11:54:14.968] <TB3>     INFO: 57744600 events read in total (1541012ms).
[11:54:43.191] <TB3>     INFO: 58812600 events read in total (1569235ms).
[11:54:50.380] <TB3>     INFO: 59072000 events read in total (1576424ms).
[11:54:50.402] <TB3>     INFO: Test took 1577504ms.
[11:54:50.460] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:54:50.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:54:50.603] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:51.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:54:51.830] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:53.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:54:53.069] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:54.304] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:54:54.304] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:55.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:54:55.514] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:56.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:54:56.697] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:57.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:54:57.865] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:54:59.034] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:54:59.034] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:55:00.215] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:55:00.215] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:55:01.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:55:01.384] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:55:02.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:55:02.530] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:55:03.706] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:55:03.706] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:55:04.872] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:55:04.872] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:55:06.038] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:55:06.038] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:55:07.230] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:55:07.230] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:55:08.439] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:55:08.439] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[11:55:09.626] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 494948352
[11:55:09.657] <TB3>     INFO: PixTestScurves::scurves() done 
[11:55:09.657] <TB3>     INFO: Vcal mean:  35.06  35.03  35.02  35.05  35.05  35.06  35.12  35.13  35.08  35.11  35.04  35.04  35.01  35.03  35.02  35.04 
[11:55:09.657] <TB3>     INFO: Vcal RMS:    0.66   0.76   0.66   0.62   0.70   0.66   0.72   0.73   0.65   0.63   0.63   0.66   0.64   0.60   0.69   0.69 
[11:55:09.657] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[11:55:09.730] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[11:55:09.730] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[11:55:09.730] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[11:55:09.730] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[11:55:09.730] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[11:55:09.730] <TB3>     INFO: ######################################################################
[11:55:09.730] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[11:55:09.730] <TB3>     INFO: ######################################################################
[11:55:09.735] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:55:10.080] <TB3>     INFO: Expecting 41600 events.
[11:55:14.172] <TB3>     INFO: 41600 events read in total (3360ms).
[11:55:14.173] <TB3>     INFO: Test took 4438ms.
[11:55:14.180] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:55:14.180] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[11:55:14.180] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:55:14.193] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[11:55:14.193] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[11:55:14.194] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[11:55:14.194] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[11:55:14.528] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[11:55:14.873] <TB3>     INFO: Expecting 41600 events.
[11:55:19.023] <TB3>     INFO: 41600 events read in total (3433ms).
[11:55:19.024] <TB3>     INFO: Test took 4496ms.
[11:55:19.032] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:55:19.032] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[11:55:19.032] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[11:55:19.037] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.085
[11:55:19.037] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 169
[11:55:19.038] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.543
[11:55:19.038] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 166
[11:55:19.038] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.54
[11:55:19.038] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 166
[11:55:19.038] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.165
[11:55:19.038] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,15] phvalue 182
[11:55:19.038] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.795
[11:55:19.038] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[11:55:19.038] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.441
[11:55:19.038] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 175
[11:55:19.038] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.561
[11:55:19.038] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[11:55:19.038] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.511
[11:55:19.039] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 174
[11:55:19.039] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.827
[11:55:19.039] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,16] phvalue 166
[11:55:19.039] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.855
[11:55:19.039] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[11:55:19.039] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.938
[11:55:19.039] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 164
[11:55:19.039] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.501
[11:55:19.039] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 173
[11:55:19.039] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.741
[11:55:19.039] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 172
[11:55:19.040] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.256
[11:55:19.040] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[11:55:19.040] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.732
[11:55:19.040] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[11:55:19.040] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.818
[11:55:19.040] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[11:55:19.040] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[11:55:19.040] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[11:55:19.040] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[11:55:19.124] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[11:55:19.468] <TB3>     INFO: Expecting 41600 events.
[11:55:23.602] <TB3>     INFO: 41600 events read in total (3419ms).
[11:55:23.602] <TB3>     INFO: Test took 4478ms.
[11:55:23.610] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:55:23.610] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[11:55:23.610] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[11:55:23.614] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[11:55:23.615] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 46minph_roc = 2
[11:55:23.615] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8293
[11:55:23.615] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,66] phvalue 73
[11:55:23.615] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.7668
[11:55:23.615] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 63
[11:55:23.616] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.0887
[11:55:23.616] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 52
[11:55:23.616] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.1098
[11:55:23.616] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 82
[11:55:23.616] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.8357
[11:55:23.616] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,50] phvalue 90
[11:55:23.616] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8131
[11:55:23.616] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 64
[11:55:23.616] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.8176
[11:55:23.616] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 61
[11:55:23.616] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.5624
[11:55:23.616] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,42] phvalue 74
[11:55:23.617] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.8288
[11:55:23.617] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 61
[11:55:23.617] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.9978
[11:55:23.617] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 80
[11:55:23.617] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.7923
[11:55:23.617] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 57
[11:55:23.617] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.6542
[11:55:23.617] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,50] phvalue 72
[11:55:23.617] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0249
[11:55:23.617] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 73
[11:55:23.618] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.0516
[11:55:23.618] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 90
[11:55:23.618] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.4372
[11:55:23.618] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,6] phvalue 71
[11:55:23.618] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.1541
[11:55:23.618] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 65
[11:55:23.619] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 66, 0 0
[11:55:24.024] <TB3>     INFO: Expecting 2560 events.
[11:55:24.984] <TB3>     INFO: 2560 events read in total (245ms).
[11:55:24.985] <TB3>     INFO: Test took 1366ms.
[11:55:24.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:24.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 1 1
[11:55:25.492] <TB3>     INFO: Expecting 2560 events.
[11:55:26.449] <TB3>     INFO: 2560 events read in total (242ms).
[11:55:26.450] <TB3>     INFO: Test took 1465ms.
[11:55:26.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:26.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 2 2
[11:55:26.957] <TB3>     INFO: Expecting 2560 events.
[11:55:27.914] <TB3>     INFO: 2560 events read in total (242ms).
[11:55:27.915] <TB3>     INFO: Test took 1465ms.
[11:55:27.915] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:27.915] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 3 3
[11:55:28.422] <TB3>     INFO: Expecting 2560 events.
[11:55:29.380] <TB3>     INFO: 2560 events read in total (243ms).
[11:55:29.381] <TB3>     INFO: Test took 1466ms.
[11:55:29.381] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:29.381] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 50, 4 4
[11:55:29.888] <TB3>     INFO: Expecting 2560 events.
[11:55:30.845] <TB3>     INFO: 2560 events read in total (242ms).
[11:55:30.845] <TB3>     INFO: Test took 1464ms.
[11:55:30.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:30.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[11:55:31.353] <TB3>     INFO: Expecting 2560 events.
[11:55:32.312] <TB3>     INFO: 2560 events read in total (244ms).
[11:55:32.312] <TB3>     INFO: Test took 1466ms.
[11:55:32.312] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:32.313] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 6 6
[11:55:32.820] <TB3>     INFO: Expecting 2560 events.
[11:55:33.777] <TB3>     INFO: 2560 events read in total (243ms).
[11:55:33.778] <TB3>     INFO: Test took 1465ms.
[11:55:33.778] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:33.779] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 42, 7 7
[11:55:34.285] <TB3>     INFO: Expecting 2560 events.
[11:55:35.243] <TB3>     INFO: 2560 events read in total (243ms).
[11:55:35.243] <TB3>     INFO: Test took 1464ms.
[11:55:35.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:35.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[11:55:35.754] <TB3>     INFO: Expecting 2560 events.
[11:55:36.711] <TB3>     INFO: 2560 events read in total (243ms).
[11:55:36.712] <TB3>     INFO: Test took 1469ms.
[11:55:36.712] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:36.712] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 9 9
[11:55:37.220] <TB3>     INFO: Expecting 2560 events.
[11:55:38.177] <TB3>     INFO: 2560 events read in total (242ms).
[11:55:38.178] <TB3>     INFO: Test took 1466ms.
[11:55:38.178] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:38.178] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 10 10
[11:55:38.687] <TB3>     INFO: Expecting 2560 events.
[11:55:39.644] <TB3>     INFO: 2560 events read in total (242ms).
[11:55:39.645] <TB3>     INFO: Test took 1467ms.
[11:55:39.645] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:39.645] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 50, 11 11
[11:55:40.153] <TB3>     INFO: Expecting 2560 events.
[11:55:41.112] <TB3>     INFO: 2560 events read in total (244ms).
[11:55:41.112] <TB3>     INFO: Test took 1467ms.
[11:55:41.112] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:41.112] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 12 12
[11:55:41.620] <TB3>     INFO: Expecting 2560 events.
[11:55:42.577] <TB3>     INFO: 2560 events read in total (242ms).
[11:55:42.578] <TB3>     INFO: Test took 1466ms.
[11:55:42.578] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:42.578] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 13 13
[11:55:43.086] <TB3>     INFO: Expecting 2560 events.
[11:55:44.045] <TB3>     INFO: 2560 events read in total (244ms).
[11:55:44.045] <TB3>     INFO: Test took 1467ms.
[11:55:44.045] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:44.046] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 6, 14 14
[11:55:44.553] <TB3>     INFO: Expecting 2560 events.
[11:55:45.510] <TB3>     INFO: 2560 events read in total (242ms).
[11:55:45.510] <TB3>     INFO: Test took 1464ms.
[11:55:45.510] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:45.510] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 15 15
[11:55:46.017] <TB3>     INFO: Expecting 2560 events.
[11:55:46.978] <TB3>     INFO: 2560 events read in total (243ms).
[11:55:46.979] <TB3>     INFO: Test took 1469ms.
[11:55:46.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:55:46.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[11:55:46.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[11:55:46.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[11:55:46.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[11:55:46.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[11:55:46.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[11:55:46.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[11:55:46.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[11:55:46.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[11:55:46.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[11:55:46.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC10
[11:55:46.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[11:55:46.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[11:55:46.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[11:55:46.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[11:55:46.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[11:55:46.982] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:55:47.488] <TB3>     INFO: Expecting 655360 events.
[11:55:59.232] <TB3>     INFO: 655360 events read in total (11029ms).
[11:55:59.243] <TB3>     INFO: Expecting 655360 events.
[11:56:10.948] <TB3>     INFO: 655360 events read in total (11148ms).
[11:56:10.963] <TB3>     INFO: Expecting 655360 events.
[11:56:22.517] <TB3>     INFO: 655360 events read in total (10998ms).
[11:56:22.539] <TB3>     INFO: Expecting 655360 events.
[11:56:34.102] <TB3>     INFO: 655360 events read in total (11011ms).
[11:56:34.128] <TB3>     INFO: Expecting 655360 events.
[11:56:45.786] <TB3>     INFO: 655360 events read in total (11116ms).
[11:56:45.816] <TB3>     INFO: Expecting 655360 events.
[11:56:57.381] <TB3>     INFO: 655360 events read in total (11031ms).
[11:56:57.415] <TB3>     INFO: Expecting 655360 events.
[11:57:09.099] <TB3>     INFO: 655360 events read in total (11154ms).
[11:57:09.139] <TB3>     INFO: Expecting 655360 events.
[11:57:20.752] <TB3>     INFO: 655360 events read in total (11087ms).
[11:57:20.795] <TB3>     INFO: Expecting 655360 events.
[11:57:32.428] <TB3>     INFO: 655360 events read in total (11104ms).
[11:57:32.475] <TB3>     INFO: Expecting 655360 events.
[11:57:44.138] <TB3>     INFO: 655360 events read in total (11136ms).
[11:57:44.191] <TB3>     INFO: Expecting 655360 events.
[11:57:55.816] <TB3>     INFO: 655360 events read in total (11099ms).
[11:57:55.875] <TB3>     INFO: Expecting 655360 events.
[11:58:07.646] <TB3>     INFO: 655360 events read in total (11244ms).
[11:58:07.718] <TB3>     INFO: Expecting 655360 events.
[11:58:19.392] <TB3>     INFO: 655360 events read in total (11148ms).
[11:58:19.459] <TB3>     INFO: Expecting 655360 events.
[11:58:31.085] <TB3>     INFO: 655360 events read in total (11100ms).
[11:58:31.156] <TB3>     INFO: Expecting 655360 events.
[11:58:42.794] <TB3>     INFO: 655360 events read in total (11112ms).
[11:58:42.869] <TB3>     INFO: Expecting 655360 events.
[11:58:54.498] <TB3>     INFO: 655360 events read in total (11102ms).
[11:58:54.577] <TB3>     INFO: Test took 187595ms.
[11:58:54.679] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:58:54.978] <TB3>     INFO: Expecting 655360 events.
[11:59:06.727] <TB3>     INFO: 655360 events read in total (11034ms).
[11:59:06.739] <TB3>     INFO: Expecting 655360 events.
[11:59:18.280] <TB3>     INFO: 655360 events read in total (10984ms).
[11:59:18.297] <TB3>     INFO: Expecting 655360 events.
[11:59:29.959] <TB3>     INFO: 655360 events read in total (11112ms).
[11:59:29.980] <TB3>     INFO: Expecting 655360 events.
[11:59:41.665] <TB3>     INFO: 655360 events read in total (11133ms).
[11:59:41.690] <TB3>     INFO: Expecting 655360 events.
[11:59:53.328] <TB3>     INFO: 655360 events read in total (11091ms).
[11:59:53.356] <TB3>     INFO: Expecting 655360 events.
[12:00:04.997] <TB3>     INFO: 655360 events read in total (11099ms).
[12:00:05.029] <TB3>     INFO: Expecting 655360 events.
[12:00:16.693] <TB3>     INFO: 655360 events read in total (11125ms).
[12:00:16.731] <TB3>     INFO: Expecting 655360 events.
[12:00:28.249] <TB3>     INFO: 655360 events read in total (10982ms).
[12:00:28.292] <TB3>     INFO: Expecting 655360 events.
[12:00:39.758] <TB3>     INFO: 655360 events read in total (10935ms).
[12:00:39.804] <TB3>     INFO: Expecting 655360 events.
[12:00:51.283] <TB3>     INFO: 655360 events read in total (10951ms).
[12:00:51.337] <TB3>     INFO: Expecting 655360 events.
[12:01:02.785] <TB3>     INFO: 655360 events read in total (10921ms).
[12:01:02.845] <TB3>     INFO: Expecting 655360 events.
[12:01:14.544] <TB3>     INFO: 655360 events read in total (11172ms).
[12:01:14.602] <TB3>     INFO: Expecting 655360 events.
[12:01:26.357] <TB3>     INFO: 655360 events read in total (11228ms).
[12:01:26.422] <TB3>     INFO: Expecting 655360 events.
[12:01:38.139] <TB3>     INFO: 655360 events read in total (11190ms).
[12:01:38.207] <TB3>     INFO: Expecting 655360 events.
[12:01:49.850] <TB3>     INFO: 655360 events read in total (11116ms).
[12:01:49.933] <TB3>     INFO: Expecting 655360 events.
[12:02:01.608] <TB3>     INFO: 655360 events read in total (11149ms).
[12:02:01.738] <TB3>     INFO: Test took 187059ms.
[12:02:01.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:02:01.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[12:02:01.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:02:01.920] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[12:02:01.920] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:02:01.920] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[12:02:01.920] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:02:01.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[12:02:01.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:02:01.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[12:02:01.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:02:01.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[12:02:01.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:02:01.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[12:02:01.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:02:01.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[12:02:01.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:02:01.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[12:02:01.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:02:01.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[12:02:01.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:02:01.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[12:02:01.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:02:01.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[12:02:01.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:02:01.925] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[12:02:01.925] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:02:01.925] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[12:02:01.925] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:02:01.926] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[12:02:01.926] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:02:01.926] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[12:02:01.926] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:02:01.934] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:02:01.942] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:02:01.949] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:02:01.957] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:02:01.965] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:02:01.972] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:02:01.980] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:02:01.987] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:02:01.994] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:02:01.001] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:02:02.008] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:02:02.015] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:02:02.022] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:02:02.030] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:02:02.037] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:02:02.044] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:02:02.051] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:02:02.058] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[12:02:02.066] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[12:02:02.073] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[12:02:02.080] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[12:02:02.087] <TB3>     INFO: safety margin for low PH: adding 8, margin is now 28
[12:02:02.095] <TB3>     INFO: safety margin for low PH: adding 9, margin is now 29
[12:02:02.102] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:02:02.109] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:02:02.116] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:02:02.123] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:02:02.130] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:02:02.137] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:02:02.144] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:02:02.151] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:02:02.158] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[12:02:02.165] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[12:02:02.172] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[12:02:02.179] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:02:02.186] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:02:02.194] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[12:02:02.223] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C0.dat
[12:02:02.224] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C1.dat
[12:02:02.224] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C2.dat
[12:02:02.224] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C3.dat
[12:02:02.224] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C4.dat
[12:02:02.224] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C5.dat
[12:02:02.224] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C6.dat
[12:02:02.225] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C7.dat
[12:02:02.225] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C8.dat
[12:02:02.225] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C9.dat
[12:02:02.225] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C10.dat
[12:02:02.225] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C11.dat
[12:02:02.225] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C12.dat
[12:02:02.225] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C13.dat
[12:02:02.226] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C14.dat
[12:02:02.226] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C15.dat
[12:02:02.571] <TB3>     INFO: Expecting 41600 events.
[12:02:06.427] <TB3>     INFO: 41600 events read in total (3142ms).
[12:02:06.427] <TB3>     INFO: Test took 4199ms.
[12:02:07.075] <TB3>     INFO: Expecting 41600 events.
[12:02:10.920] <TB3>     INFO: 41600 events read in total (3130ms).
[12:02:10.921] <TB3>     INFO: Test took 4192ms.
[12:02:11.572] <TB3>     INFO: Expecting 41600 events.
[12:02:15.431] <TB3>     INFO: 41600 events read in total (3144ms).
[12:02:15.431] <TB3>     INFO: Test took 4206ms.
[12:02:15.728] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:15.860] <TB3>     INFO: Expecting 2560 events.
[12:02:16.819] <TB3>     INFO: 2560 events read in total (245ms).
[12:02:16.820] <TB3>     INFO: Test took 1092ms.
[12:02:16.822] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:17.329] <TB3>     INFO: Expecting 2560 events.
[12:02:18.289] <TB3>     INFO: 2560 events read in total (245ms).
[12:02:18.289] <TB3>     INFO: Test took 1467ms.
[12:02:18.291] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:18.798] <TB3>     INFO: Expecting 2560 events.
[12:02:19.758] <TB3>     INFO: 2560 events read in total (244ms).
[12:02:19.758] <TB3>     INFO: Test took 1467ms.
[12:02:19.760] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:20.267] <TB3>     INFO: Expecting 2560 events.
[12:02:21.227] <TB3>     INFO: 2560 events read in total (245ms).
[12:02:21.228] <TB3>     INFO: Test took 1468ms.
[12:02:21.230] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:21.736] <TB3>     INFO: Expecting 2560 events.
[12:02:22.694] <TB3>     INFO: 2560 events read in total (243ms).
[12:02:22.694] <TB3>     INFO: Test took 1464ms.
[12:02:22.696] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:23.204] <TB3>     INFO: Expecting 2560 events.
[12:02:24.164] <TB3>     INFO: 2560 events read in total (245ms).
[12:02:24.164] <TB3>     INFO: Test took 1468ms.
[12:02:24.166] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:24.674] <TB3>     INFO: Expecting 2560 events.
[12:02:25.633] <TB3>     INFO: 2560 events read in total (244ms).
[12:02:25.633] <TB3>     INFO: Test took 1467ms.
[12:02:25.635] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:26.142] <TB3>     INFO: Expecting 2560 events.
[12:02:27.101] <TB3>     INFO: 2560 events read in total (244ms).
[12:02:27.101] <TB3>     INFO: Test took 1466ms.
[12:02:27.103] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:27.612] <TB3>     INFO: Expecting 2560 events.
[12:02:28.571] <TB3>     INFO: 2560 events read in total (244ms).
[12:02:28.573] <TB3>     INFO: Test took 1470ms.
[12:02:28.575] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:29.081] <TB3>     INFO: Expecting 2560 events.
[12:02:30.040] <TB3>     INFO: 2560 events read in total (244ms).
[12:02:30.040] <TB3>     INFO: Test took 1466ms.
[12:02:30.044] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:30.548] <TB3>     INFO: Expecting 2560 events.
[12:02:31.506] <TB3>     INFO: 2560 events read in total (243ms).
[12:02:31.506] <TB3>     INFO: Test took 1462ms.
[12:02:31.508] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:32.015] <TB3>     INFO: Expecting 2560 events.
[12:02:32.974] <TB3>     INFO: 2560 events read in total (245ms).
[12:02:32.975] <TB3>     INFO: Test took 1467ms.
[12:02:32.976] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:33.484] <TB3>     INFO: Expecting 2560 events.
[12:02:34.443] <TB3>     INFO: 2560 events read in total (245ms).
[12:02:34.444] <TB3>     INFO: Test took 1468ms.
[12:02:34.445] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:34.951] <TB3>     INFO: Expecting 2560 events.
[12:02:35.910] <TB3>     INFO: 2560 events read in total (244ms).
[12:02:35.910] <TB3>     INFO: Test took 1465ms.
[12:02:35.913] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:36.419] <TB3>     INFO: Expecting 2560 events.
[12:02:37.381] <TB3>     INFO: 2560 events read in total (247ms).
[12:02:37.381] <TB3>     INFO: Test took 1469ms.
[12:02:37.383] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:37.890] <TB3>     INFO: Expecting 2560 events.
[12:02:38.848] <TB3>     INFO: 2560 events read in total (243ms).
[12:02:38.849] <TB3>     INFO: Test took 1466ms.
[12:02:38.851] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:39.357] <TB3>     INFO: Expecting 2560 events.
[12:02:40.316] <TB3>     INFO: 2560 events read in total (244ms).
[12:02:40.317] <TB3>     INFO: Test took 1466ms.
[12:02:40.319] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:40.825] <TB3>     INFO: Expecting 2560 events.
[12:02:41.783] <TB3>     INFO: 2560 events read in total (243ms).
[12:02:41.784] <TB3>     INFO: Test took 1465ms.
[12:02:41.789] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:42.302] <TB3>     INFO: Expecting 2560 events.
[12:02:43.264] <TB3>     INFO: 2560 events read in total (247ms).
[12:02:43.265] <TB3>     INFO: Test took 1476ms.
[12:02:43.268] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:43.773] <TB3>     INFO: Expecting 2560 events.
[12:02:44.731] <TB3>     INFO: 2560 events read in total (243ms).
[12:02:44.731] <TB3>     INFO: Test took 1463ms.
[12:02:44.733] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:45.241] <TB3>     INFO: Expecting 2560 events.
[12:02:46.200] <TB3>     INFO: 2560 events read in total (245ms).
[12:02:46.201] <TB3>     INFO: Test took 1468ms.
[12:02:46.204] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:46.710] <TB3>     INFO: Expecting 2560 events.
[12:02:47.671] <TB3>     INFO: 2560 events read in total (247ms).
[12:02:47.671] <TB3>     INFO: Test took 1467ms.
[12:02:47.673] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:48.180] <TB3>     INFO: Expecting 2560 events.
[12:02:49.141] <TB3>     INFO: 2560 events read in total (246ms).
[12:02:49.142] <TB3>     INFO: Test took 1469ms.
[12:02:49.144] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:49.650] <TB3>     INFO: Expecting 2560 events.
[12:02:50.609] <TB3>     INFO: 2560 events read in total (244ms).
[12:02:50.610] <TB3>     INFO: Test took 1466ms.
[12:02:50.613] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:51.119] <TB3>     INFO: Expecting 2560 events.
[12:02:52.079] <TB3>     INFO: 2560 events read in total (245ms).
[12:02:52.079] <TB3>     INFO: Test took 1467ms.
[12:02:52.081] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:52.588] <TB3>     INFO: Expecting 2560 events.
[12:02:53.549] <TB3>     INFO: 2560 events read in total (246ms).
[12:02:53.549] <TB3>     INFO: Test took 1468ms.
[12:02:53.552] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:54.059] <TB3>     INFO: Expecting 2560 events.
[12:02:55.018] <TB3>     INFO: 2560 events read in total (244ms).
[12:02:55.018] <TB3>     INFO: Test took 1467ms.
[12:02:55.022] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:55.531] <TB3>     INFO: Expecting 2560 events.
[12:02:56.490] <TB3>     INFO: 2560 events read in total (244ms).
[12:02:56.490] <TB3>     INFO: Test took 1468ms.
[12:02:56.492] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:56.999] <TB3>     INFO: Expecting 2560 events.
[12:02:57.957] <TB3>     INFO: 2560 events read in total (244ms).
[12:02:57.957] <TB3>     INFO: Test took 1466ms.
[12:02:57.959] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:58.466] <TB3>     INFO: Expecting 2560 events.
[12:02:59.425] <TB3>     INFO: 2560 events read in total (244ms).
[12:02:59.425] <TB3>     INFO: Test took 1466ms.
[12:02:59.427] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:02:59.933] <TB3>     INFO: Expecting 2560 events.
[12:03:00.891] <TB3>     INFO: 2560 events read in total (243ms).
[12:03:00.892] <TB3>     INFO: Test took 1465ms.
[12:03:00.894] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:03:01.400] <TB3>     INFO: Expecting 2560 events.
[12:03:02.358] <TB3>     INFO: 2560 events read in total (243ms).
[12:03:02.359] <TB3>     INFO: Test took 1465ms.
[12:03:03.380] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[12:03:03.380] <TB3>     INFO: PH scale (per ROC):    76  69  92  83  79  82  73  64  76  80  80  81  78  80  70  71
[12:03:03.380] <TB3>     INFO: PH offset (per ROC):  176 189 184 165 159 179 189 179 188 169 187 176 176 160 179 186
[12:03:03.552] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[12:03:03.556] <TB3>     INFO: ######################################################################
[12:03:03.556] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[12:03:03.556] <TB3>     INFO: ######################################################################
[12:03:03.556] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[12:03:03.567] <TB3>     INFO: scanning low vcal = 10
[12:03:03.909] <TB3>     INFO: Expecting 41600 events.
[12:03:07.629] <TB3>     INFO: 41600 events read in total (3005ms).
[12:03:07.629] <TB3>     INFO: Test took 4062ms.
[12:03:07.630] <TB3>     INFO: scanning low vcal = 20
[12:03:08.137] <TB3>     INFO: Expecting 41600 events.
[12:03:11.884] <TB3>     INFO: 41600 events read in total (3032ms).
[12:03:11.884] <TB3>     INFO: Test took 4254ms.
[12:03:11.888] <TB3>     INFO: scanning low vcal = 30
[12:03:12.396] <TB3>     INFO: Expecting 41600 events.
[12:03:16.116] <TB3>     INFO: 41600 events read in total (3005ms).
[12:03:16.117] <TB3>     INFO: Test took 4229ms.
[12:03:16.118] <TB3>     INFO: scanning low vcal = 40
[12:03:16.622] <TB3>     INFO: Expecting 41600 events.
[12:03:21.013] <TB3>     INFO: 41600 events read in total (3676ms).
[12:03:21.013] <TB3>     INFO: Test took 4895ms.
[12:03:21.017] <TB3>     INFO: scanning low vcal = 50
[12:03:21.397] <TB3>     INFO: Expecting 41600 events.
[12:03:25.719] <TB3>     INFO: 41600 events read in total (3604ms).
[12:03:25.720] <TB3>     INFO: Test took 4703ms.
[12:03:25.724] <TB3>     INFO: scanning low vcal = 60
[12:03:26.139] <TB3>     INFO: Expecting 41600 events.
[12:03:30.435] <TB3>     INFO: 41600 events read in total (3581ms).
[12:03:30.436] <TB3>     INFO: Test took 4711ms.
[12:03:30.450] <TB3>     INFO: scanning low vcal = 70
[12:03:30.844] <TB3>     INFO: Expecting 41600 events.
[12:03:35.081] <TB3>     INFO: 41600 events read in total (3522ms).
[12:03:35.081] <TB3>     INFO: Test took 4630ms.
[12:03:35.085] <TB3>     INFO: scanning low vcal = 80
[12:03:35.505] <TB3>     INFO: Expecting 41600 events.
[12:03:39.733] <TB3>     INFO: 41600 events read in total (3513ms).
[12:03:39.733] <TB3>     INFO: Test took 4648ms.
[12:03:39.737] <TB3>     INFO: scanning low vcal = 90
[12:03:40.156] <TB3>     INFO: Expecting 41600 events.
[12:03:44.395] <TB3>     INFO: 41600 events read in total (3524ms).
[12:03:44.396] <TB3>     INFO: Test took 4659ms.
[12:03:44.401] <TB3>     INFO: scanning low vcal = 100
[12:03:44.819] <TB3>     INFO: Expecting 41600 events.
[12:03:49.238] <TB3>     INFO: 41600 events read in total (3704ms).
[12:03:49.239] <TB3>     INFO: Test took 4838ms.
[12:03:49.242] <TB3>     INFO: scanning low vcal = 110
[12:03:49.662] <TB3>     INFO: Expecting 41600 events.
[12:03:53.937] <TB3>     INFO: 41600 events read in total (3561ms).
[12:03:53.938] <TB3>     INFO: Test took 4696ms.
[12:03:53.941] <TB3>     INFO: scanning low vcal = 120
[12:03:54.356] <TB3>     INFO: Expecting 41600 events.
[12:03:58.606] <TB3>     INFO: 41600 events read in total (3535ms).
[12:03:58.606] <TB3>     INFO: Test took 4665ms.
[12:03:58.610] <TB3>     INFO: scanning low vcal = 130
[12:03:59.027] <TB3>     INFO: Expecting 41600 events.
[12:04:03.325] <TB3>     INFO: 41600 events read in total (3583ms).
[12:04:03.326] <TB3>     INFO: Test took 4716ms.
[12:04:03.329] <TB3>     INFO: scanning low vcal = 140
[12:04:03.748] <TB3>     INFO: Expecting 41600 events.
[12:04:08.008] <TB3>     INFO: 41600 events read in total (3545ms).
[12:04:08.009] <TB3>     INFO: Test took 4680ms.
[12:04:08.012] <TB3>     INFO: scanning low vcal = 150
[12:04:08.431] <TB3>     INFO: Expecting 41600 events.
[12:04:12.733] <TB3>     INFO: 41600 events read in total (3587ms).
[12:04:12.734] <TB3>     INFO: Test took 4721ms.
[12:04:12.737] <TB3>     INFO: scanning low vcal = 160
[12:04:13.151] <TB3>     INFO: Expecting 41600 events.
[12:04:17.420] <TB3>     INFO: 41600 events read in total (3555ms).
[12:04:17.421] <TB3>     INFO: Test took 4684ms.
[12:04:17.424] <TB3>     INFO: scanning low vcal = 170
[12:04:17.842] <TB3>     INFO: Expecting 41600 events.
[12:04:22.107] <TB3>     INFO: 41600 events read in total (3550ms).
[12:04:22.107] <TB3>     INFO: Test took 4683ms.
[12:04:22.112] <TB3>     INFO: scanning low vcal = 180
[12:04:22.527] <TB3>     INFO: Expecting 41600 events.
[12:04:26.801] <TB3>     INFO: 41600 events read in total (3559ms).
[12:04:26.802] <TB3>     INFO: Test took 4690ms.
[12:04:26.807] <TB3>     INFO: scanning low vcal = 190
[12:04:27.221] <TB3>     INFO: Expecting 41600 events.
[12:04:31.490] <TB3>     INFO: 41600 events read in total (3554ms).
[12:04:31.491] <TB3>     INFO: Test took 4684ms.
[12:04:31.494] <TB3>     INFO: scanning low vcal = 200
[12:04:31.911] <TB3>     INFO: Expecting 41600 events.
[12:04:36.175] <TB3>     INFO: 41600 events read in total (3549ms).
[12:04:36.175] <TB3>     INFO: Test took 4681ms.
[12:04:36.178] <TB3>     INFO: scanning low vcal = 210
[12:04:36.595] <TB3>     INFO: Expecting 41600 events.
[12:04:40.860] <TB3>     INFO: 41600 events read in total (3550ms).
[12:04:40.860] <TB3>     INFO: Test took 4682ms.
[12:04:40.863] <TB3>     INFO: scanning low vcal = 220
[12:04:41.280] <TB3>     INFO: Expecting 41600 events.
[12:04:45.548] <TB3>     INFO: 41600 events read in total (3553ms).
[12:04:45.549] <TB3>     INFO: Test took 4686ms.
[12:04:45.553] <TB3>     INFO: scanning low vcal = 230
[12:04:45.966] <TB3>     INFO: Expecting 41600 events.
[12:04:50.257] <TB3>     INFO: 41600 events read in total (3572ms).
[12:04:50.257] <TB3>     INFO: Test took 4704ms.
[12:04:50.260] <TB3>     INFO: scanning low vcal = 240
[12:04:50.679] <TB3>     INFO: Expecting 41600 events.
[12:04:54.940] <TB3>     INFO: 41600 events read in total (3546ms).
[12:04:54.941] <TB3>     INFO: Test took 4681ms.
[12:04:54.944] <TB3>     INFO: scanning low vcal = 250
[12:04:55.361] <TB3>     INFO: Expecting 41600 events.
[12:04:59.652] <TB3>     INFO: 41600 events read in total (3576ms).
[12:04:59.652] <TB3>     INFO: Test took 4708ms.
[12:04:59.656] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[12:05:00.076] <TB3>     INFO: Expecting 41600 events.
[12:05:04.343] <TB3>     INFO: 41600 events read in total (3551ms).
[12:05:04.344] <TB3>     INFO: Test took 4687ms.
[12:05:04.347] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[12:05:04.764] <TB3>     INFO: Expecting 41600 events.
[12:05:09.023] <TB3>     INFO: 41600 events read in total (3544ms).
[12:05:09.024] <TB3>     INFO: Test took 4677ms.
[12:05:09.027] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[12:05:09.446] <TB3>     INFO: Expecting 41600 events.
[12:05:13.724] <TB3>     INFO: 41600 events read in total (3564ms).
[12:05:13.724] <TB3>     INFO: Test took 4697ms.
[12:05:13.728] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[12:05:14.144] <TB3>     INFO: Expecting 41600 events.
[12:05:18.416] <TB3>     INFO: 41600 events read in total (3557ms).
[12:05:18.417] <TB3>     INFO: Test took 4689ms.
[12:05:18.420] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[12:05:18.835] <TB3>     INFO: Expecting 41600 events.
[12:05:23.097] <TB3>     INFO: 41600 events read in total (3548ms).
[12:05:23.099] <TB3>     INFO: Test took 4679ms.
[12:05:23.645] <TB3>     INFO: PixTestGainPedestal::measure() done 
[12:05:23.648] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[12:05:23.649] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[12:05:23.649] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[12:05:23.649] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[12:05:23.649] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[12:05:23.650] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[12:05:23.650] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[12:05:23.650] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[12:05:23.650] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[12:05:23.651] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[12:05:23.651] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[12:05:23.651] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[12:05:23.651] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[12:05:23.651] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[12:05:23.652] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[12:05:23.652] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[12:06:01.937] <TB3>     INFO: PixTestGainPedestal::fit() done
[12:06:01.937] <TB3>     INFO: non-linearity mean:  0.958 0.958 0.964 0.964 0.957 0.961 0.956 0.960 0.955 0.957 0.956 0.965 0.958 0.961 0.962 0.961
[12:06:01.937] <TB3>     INFO: non-linearity RMS:   0.005 0.006 0.005 0.005 0.005 0.004 0.006 0.005 0.006 0.006 0.005 0.003 0.005 0.005 0.005 0.005
[12:06:01.937] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[12:06:01.960] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[12:06:01.983] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[12:06:02.005] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[12:06:02.027] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[12:06:02.050] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[12:06:02.072] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[12:06:02.095] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[12:06:02.117] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[12:06:02.139] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[12:06:02.162] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[12:06:02.186] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[12:06:02.208] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[12:06:02.231] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[12:06:02.253] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[12:06:02.275] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-06_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[12:06:02.298] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[12:06:02.298] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[12:06:02.305] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[12:06:02.305] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[12:06:02.309] <TB3>     INFO: ######################################################################
[12:06:02.309] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[12:06:02.309] <TB3>     INFO: ######################################################################
[12:06:02.314] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[12:06:02.326] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:06:02.326] <TB3>     INFO:     run 1 of 1
[12:06:02.327] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:06:02.671] <TB3>     INFO: Expecting 3120000 events.
[12:06:53.405] <TB3>     INFO: 1284195 events read in total (50019ms).
[12:07:43.484] <TB3>     INFO: 2564070 events read in total (100098ms).
[12:08:05.354] <TB3>     INFO: 3120000 events read in total (121969ms).
[12:08:05.574] <TB3>     INFO: Test took 123248ms.
[12:08:05.654] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:08:05.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:08:07.175] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:08:08.605] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:08:09.001] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:08:11.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:08:12.982] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:08:14.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:08:15.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:08:17.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:08:18.978] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:08:20.374] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:08:21.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:08:23.254] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:08:24.669] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:08:26.056] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:08:27.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:08:28.943] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382279680
[12:08:28.977] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[12:08:28.978] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4953, RMS = 1.13978
[12:08:28.978] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:08:28.978] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[12:08:28.978] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4384, RMS = 1.33079
[12:08:28.978] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:08:28.979] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[12:08:28.979] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3653, RMS = 1.47551
[12:08:28.979] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:08:28.979] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[12:08:28.979] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5409, RMS = 1.78964
[12:08:28.979] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:08:28.980] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[12:08:28.980] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0841, RMS = 1.19616
[12:08:28.980] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[12:08:28.980] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[12:08:28.980] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9505, RMS = 1.47557
[12:08:28.980] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:08:28.982] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[12:08:28.982] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4781, RMS = 1.39269
[12:08:28.982] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[12:08:28.982] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[12:08:28.982] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5647, RMS = 1.08482
[12:08:28.982] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:08:28.983] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[12:08:28.983] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7931, RMS = 1.5275
[12:08:28.983] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[12:08:28.983] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[12:08:28.983] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1752, RMS = 1.38772
[12:08:28.983] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[12:08:28.985] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[12:08:28.985] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.7649, RMS = 1.91301
[12:08:28.985] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[12:08:28.985] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[12:08:28.985] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.4093, RMS = 1.88633
[12:08:28.985] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[12:08:28.986] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[12:08:28.986] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0361, RMS = 1.08021
[12:08:28.986] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:08:28.986] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[12:08:28.986] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2929, RMS = 1.27164
[12:08:28.986] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:08:28.987] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[12:08:28.987] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0634, RMS = 1.87798
[12:08:28.987] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[12:08:28.987] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[12:08:28.987] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8683, RMS = 1.72273
[12:08:28.987] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[12:08:28.989] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[12:08:28.989] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7799, RMS = 1.30078
[12:08:28.989] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[12:08:28.989] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[12:08:28.989] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9695, RMS = 1.08162
[12:08:28.989] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:08:28.990] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[12:08:28.990] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.5699, RMS = 1.98934
[12:08:28.990] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[12:08:28.990] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[12:08:28.990] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.6804, RMS = 2.16187
[12:08:28.990] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[12:08:28.991] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[12:08:28.991] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.2944, RMS = 2.01354
[12:08:28.991] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[12:08:28.991] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[12:08:28.991] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.2445, RMS = 1.70128
[12:08:28.991] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[12:08:28.992] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[12:08:28.992] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.04, RMS = 0.927362
[12:08:28.992] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:08:28.992] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[12:08:28.992] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3857, RMS = 1.03423
[12:08:28.992] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:08:28.993] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[12:08:28.993] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6805, RMS = 1.17117
[12:08:28.993] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:08:28.993] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[12:08:28.993] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1823, RMS = 1.87213
[12:08:28.993] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:08:28.995] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[12:08:28.995] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.9021, RMS = 1.90221
[12:08:28.995] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[12:08:28.995] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[12:08:28.995] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.0818, RMS = 1.90868
[12:08:28.995] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[12:08:28.996] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[12:08:28.996] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9679, RMS = 1.69201
[12:08:28.996] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[12:08:28.996] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[12:08:28.996] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.0466, RMS = 2.03659
[12:08:28.996] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[12:08:28.997] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[12:08:28.997] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.2847, RMS = 1.92737
[12:08:28.997] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[12:08:28.997] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[12:08:28.997] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.0836, RMS = 1.78502
[12:08:28.997] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[12:08:28.000] <TB3>     INFO: PixTestBB3Map::doTest() done with 1588 decoding errors: , duration: 146 seconds
[12:08:28.000] <TB3>     INFO: number of dead bumps (per ROC):     1    9    0    2    6    1    0    1    0    0    0    0    0    0    0    0
[12:08:28.000] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[12:08:29.100] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[12:08:29.100] <TB3>     INFO: enter test to run
[12:08:29.100] <TB3>     INFO:   test:  no parameter change
[12:08:29.101] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 390.7mA
[12:08:29.102] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 473.5mA
[12:08:29.102] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[12:08:29.102] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[12:08:29.651] <TB3>    QUIET: Connection to board 24 closed.
[12:08:29.652] <TB3>     INFO: pXar: this is the end, my friend
[12:08:29.652] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
