// Seed: 3725480208
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output wand id_2
    , id_17,
    input uwire id_3,
    input tri1 id_4,
    input wire id_5,
    input supply1 id_6,
    input tri1 id_7,
    output tri1 id_8,
    input tri1 id_9
    , id_18,
    output wire id_10,
    input uwire id_11,
    output wor id_12,
    input wire id_13,
    input supply0 id_14,
    input wand id_15
);
  id_19 :
  assert property (@(1'h0) id_9)
  else begin
    id_2 = 1;
  end
  wire id_20;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input wand id_2
);
  wire id_4;
  module_0(
      id_2, id_2, id_0, id_2, id_2, id_1, id_2, id_1, id_0, id_2, id_0, id_1, id_0, id_2, id_1, id_2
  );
endmodule
