// Seed: 1352306681
module module_0 (
    output tri sample,
    output tri0 id_1,
    output tri0 id_2,
    input tri1 id_3,
    output wire id_4,
    output tri id_5,
    output wire id_6,
    output wand id_7,
    input supply0 id_8,
    input uwire id_9,
    output tri0 id_10,
    input wand module_0
);
  wire id_13;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wor id_2,
    input uwire id_3,
    output supply1 id_4,
    input tri id_5
);
  tri0 id_7;
  wire id_8;
  always @(id_2 or negedge 1'b0) id_7 = id_5;
  assign id_4 = 1;
  wire id_9;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_4,
      id_0,
      id_4,
      id_4,
      id_7,
      id_7,
      id_3,
      id_2,
      id_4,
      id_0
  );
  wire id_10;
  id_11 :
  assert property (@(negedge id_5) (id_2))
  else $display(id_2);
  always @(*) id_11 = id_7;
endmodule
