module part4 (

module D_latch (Clk, D, Q);
	input D, Clk;
	output reg Q;
	always @ (D, Clk)
		if (Clk)
			Q = D;
endmodule

module D_ff (Clk, D, Q);
	input Clk, D;
	output Q;
	
	wire Qm;
	
	D_latch master (~Clk, D, Qm);
	D_latch slave (Clk, Qm, Q);
endmodule