#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jan 15 14:04:24 2019
# Process ID: 614160
# Current directory: D:/Users/user/Documents/GitHub/Final_4/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent614004 D:\Users\user\Documents\GitHub\Final_4\final\final.xpr
# Log file: D:/Users/user/Documents/GitHub/Final_4/final/vivado.log
# Journal file: D:/Users/user/Documents/GitHub/Final_4/final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/user/Documents/GitHub/Final_4/final/final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/user/Documents/GitHub/Final_4/ip_repo/Final_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/user/Documents/GitHub/Final_4/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/Users/user/Documents/GitHub/Final_4/ip_repo/Final_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/user/Documents/GitHub/Final_4/ip_repo/Final_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_Final_0_0

open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 770.852 ; gain = 95.793
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
export_ip_user_files -of_objects  [get_files D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/design_1.bd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/user/Documents/GitHub/Final_4/ip_repo/Final_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/user/Documents/GitHub/Final_4/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/Users/user/Documents/GitHub/Final_4/ip_repo/Final_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/user/Documents/GitHub/Final_4/ip_repo/Final_1.0'.
update_ip_catalog
create_bd_design "design_1"
Wrote  : <D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 875.777 ; gain = 75.133
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 932.879 ; gain = 57.102
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Final:1.0 Final_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/Final_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins Final_0/S00_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</Final_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
startgroup
create_bd_port -dir O -from 3 -to 0 led
connect_bd_net [get_bd_pins /Final_0/led] [get_bd_ports led]
endgroup
startgroup
create_bd_port -dir O led4_r
connect_bd_net [get_bd_pins /Final_0/led4_r] [get_bd_ports led4_r]
endgroup
startgroup
create_bd_port -dir O led4_g
connect_bd_net [get_bd_pins /Final_0/led4_g] [get_bd_ports led4_g]
endgroup
startgroup
create_bd_port -dir O led4_b
connect_bd_net [get_bd_pins /Final_0/led4_b] [get_bd_ports led4_b]
endgroup
startgroup
create_bd_port -dir O led5_r
connect_bd_net [get_bd_pins /Final_0/led5_r] [get_bd_ports led5_r]
endgroup
startgroup
create_bd_port -dir O led5_g
connect_bd_net [get_bd_pins /Final_0/led5_g] [get_bd_ports led5_g]
endgroup
startgroup
create_bd_port -dir O led5_b
connect_bd_net [get_bd_pins /Final_0/led5_b] [get_bd_ports led5_b]
endgroup
startgroup
create_bd_port -dir I -from 1 -to 0 sw
connect_bd_net [get_bd_pins /Final_0/sw] [get_bd_ports sw]
endgroup
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
make_wrapper -files [get_files D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
close_bd_design [get_bd_designs design_1]
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Final_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0_6/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_processing_system7_0_0, cache-ID = 5dd357fda6d261fa; cache size = 3.397 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps7_0_100M_0, cache-ID = da56856f582a29df; cache size = 3.397 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 10815dbb95871d39; cache size = 3.397 MB.
[Tue Jan 15 14:11:03 2019] Launched design_1_Final_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_Final_0_0_synth_1: D:/Users/user/Documents/GitHub/Final_4/final/final.runs/design_1_Final_0_0_synth_1/runme.log
synth_1: D:/Users/user/Documents/GitHub/Final_4/final/final.runs/synth_1/runme.log
[Tue Jan 15 14:11:03 2019] Launched impl_1...
Run output will be captured here: D:/Users/user/Documents/GitHub/Final_4/final/final.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 1148.453 ; gain = 80.348
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/Users/user/Documents/GitHub/Final_4/final/final.sdk -hwspec D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Users/user/Documents/GitHub/Final_4/final/final.sdk -hwspec D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force D:/Users/user/Documents/GitHub/Final_4/final/final.runs/impl_1/design_1_wrapper.sysdef D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Users/user/Documents/GitHub/Final_4/final/final.sdk -hwspec D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Users/user/Documents/GitHub/Final_4/final/final.sdk -hwspec D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
