# LSP Final Exam - 2015å¹´1æœˆ7æ—¥
> ğŸ§  **AIæ¨æ¼”ç‰ˆæœ¬** - ä»¥ä¸‹ä¸ºè§£æå‚è€ƒ

---

## é¢˜ç›®1: ç”µè·¯çœŸå€¼è¡¨ä¸å¡è¯ºå›¾

**é¢˜ç›®**: æ ¹æ®ç»™å®šçš„ç”µè·¯å›¾ï¼Œåˆ›å»ºçœŸå€¼è¡¨ã€‚å°†è¾“å‡ºYã€ZæŒ‰YZé¡ºåºå†™å…¥å¡è¯ºå›¾ã€‚
**[English]** Create a truth table based on the given circuit diagram. Write outputs Y, Z into the Karnaugh map in YZ order.

```
è¾“å…¥: A, B, C, D, E
è¾“å‡º: Y, Z
```

| YZ | AB |
|----|-----|
|    | 00 01 10 11 |

---

## é¢˜ç›®2: é¦™å†œå±•å¼€åˆ†è§£

**é¢˜ç›®**: å°†å‡½æ•° `Q:=f(A,B,C,D)` åˆ†è§£ä¸ºä»¥ä¸‹å½¢å¼ï¼š
**[English]** Decompose the function Q:=f(A,B,C,D) into the following form:

```
Q = f(A,B,C,D) := (A or B) and (((A and not B) xor (D and not A)) or (C and not D))
```

åˆ†è§£ä¸ºï¼š
```
Q = CÌ„Â·DÌ„Â·f0(A,B) + CÌ„Â·DÂ·f1(A,B) + CÂ·DÌ„Â·f2(A,B) + CÂ·DÂ·f3(A,B)
```

å†™å‡º f0, f1, f2, f3 çš„å¡è¯ºå›¾ã€‚

### ç­”æ¡ˆ

| f0 | A=0 | A=1 |
|----|-----|-----|
| B=0 | 0 | 1 |
| B=1 | 0 | 0 |

| f1 | A=0 | A=1 |
|----|-----|-----|
| B=0 | 1 | 1 |
| B=1 | 1 | 0 |

| f2 | A=0 | A=1 |
|----|-----|-----|
| B=0 | 0 | 1 |
| B=1 | 0 | 1 |

| f3 | A=0 | A=1 |
|----|-----|-----|
| B=0 | 0 | 1 |
| B=1 | 0 | 0 |

---

## é¢˜ç›®3: ç­‰ä»·é€»è¾‘å‡½æ•° â­å¸¸è€ƒ

**é¢˜ç›®**: æ ‡è®°æ‰€æœ‰ä¸å…¶ä»–å‡½æ•°ç­‰ä»·çš„é€»è¾‘å‡½æ•°ï¼š
**[English]** Mark all logic functions that are equivalent to other functions:

```vhdl
f1 <= (A xor C) or (A and not C);
f2 <= (B or C) and (not A or B or C);
f3 <= ((C and not B) or (B and A));
f4 <= (A or C) and (not A or not C);
f5 <= (A and not B) xor (A and C);
f6 <= (A and not C) or (C and not A);
```

### è§£é¢˜æ–¹æ³•
ç”¨å¡è¯ºå›¾åˆ†åˆ«ç”»å‡ºæ¯ä¸ªå‡½æ•°ï¼Œæ‰¾å‡ºç›¸åŒçš„ï¼

---

## é¢˜ç›®4: RSé”å­˜å™¨ç”µè·¯ä»¿çœŸ â­å¸¸è€ƒ

**é¢˜ç›®**: è¾“å…¥A, B, Cåœ¨æ—¶åˆ»t0, t1, t2, t3çš„å€¼å¦‚ä¸‹ï¼Œå†™å‡ºXå’ŒYè¾“å‡ºå€¼ã€‚
**[English]** Given inputs A, B, C values at times t0, t1, t2, t3 as shown, write the X and Y output values.

```
A = ..0..|..1..|..1..|..1..|
B = ..0..|..0..|..0..|..1..|
C = ..1..|..1..|..0..|..0..|

t0   t1   t2   t3

X = _____|_____|_____|_____|
```

å‡è®¾è¾“å…¥å˜åŒ–ä¹‹é—´çš„é—´éš”è¶³å¤Ÿé•¿ï¼Œå¯ä»¥å¿½ç•¥é—¨å»¶è¿Ÿã€‚

---

## é¢˜ç›®5: é¦™å†œå±•å¼€ â­å¸¸è€ƒ

**é¢˜ç›®**: å°†é¢˜ç›®4ä¸­çš„å‡½æ•° `X=f(A,B,C,X)` åˆ†è§£ä¸ºï¼š
**[English]** Decompose the function X=f(A,B,C,X) from question 4 into:

```
X = (not X and f0(A,B,C)) or (X and f1(A,B,C))
```

å†™å‡ºf0å’Œf1çš„å¡è¯ºå›¾ã€‚

---

## é¢˜ç›®6: VHDLç§»ä½å¯„å­˜å™¨

**é¢˜ç›®**: è¡¥å…¨VHDLç¨‹åºï¼Œåˆ›å»º100ä½ç§»ä½å¯„å­˜å™¨ã€‚
**[English]** Complete the VHDL program to create a 100-bit shift register.

- qè¾“å‡ºæ˜¯dè¾“å…¥å»¶è¿Ÿ100ä¸ªclkæ—¶é’Ÿè„‰å†²
- å¯„å­˜å™¨ç”±åŒæ­¥ä¿¡å· `sclrn='0'` æ¸…é›¶
- ä½¿ç”¨æœ€çŸ­ä»£ç ï¼ˆæç¤ºï¼šæœ€çŸ­ä»£ç ä¸åŒ…å«å¾ªç¯ï¼‰

```vhdl
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity pos100 is port (clock, d, sclrn : in std_logic; q: out std_logic) end pos100;

-- åœ¨æ­¤è¡¥å…¨ä»£ç 
architecture rtl of pos100 is
    signal reg : std_logic_vector(99 downto 0);
begin
    process(clock)
    begin
        if rising_edge(clock) then
            if sclrn = '0' then
                reg <= (others => '0');
            else
                reg <= d & reg(99 downto 1);
            end if;
        end if;
    end process;
    q <= reg(0);
end rtl;
```

---

## çŸ¥è¯†ç‚¹æ€»ç»“

1. **çœŸå€¼è¡¨ä¸å¡è¯ºå›¾** - ç”µè·¯åˆ†æ
2. **é¦™å†œå±•å¼€** - å‡½æ•°åˆ†è§£æŠ€æœ¯
3. **ç­‰ä»·é€»è¾‘å‡½æ•°** - ç”¨å¡è¯ºå›¾åˆ¤æ–­
4. **RSé”å­˜å™¨ä»¿çœŸ** - æ—¶åºåˆ†æ
5. **VHDLç¼–ç¨‹** - ç§»ä½å¯„å­˜å™¨è®¾è®¡
