/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  wire [4:0] _04_;
  reg [2:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [26:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [24:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [25:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [11:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [6:0] celloutsig_0_53z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [19:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = celloutsig_0_3z ? celloutsig_0_27z : celloutsig_0_29z;
  assign celloutsig_0_4z = celloutsig_0_0z ? in_data[70] : in_data[2];
  assign celloutsig_0_48z = celloutsig_0_44z ? celloutsig_0_35z : celloutsig_0_0z;
  assign celloutsig_0_10z = celloutsig_0_3z ? _00_ : celloutsig_0_9z[6];
  assign celloutsig_1_19z = ~(celloutsig_1_15z[17] | celloutsig_1_4z[10]);
  assign celloutsig_0_15z = ~(celloutsig_0_4z | celloutsig_0_1z);
  assign celloutsig_1_9z = celloutsig_1_0z | ~(celloutsig_1_6z[2]);
  assign celloutsig_0_19z = celloutsig_0_8z | ~(_01_);
  assign celloutsig_0_0z = in_data[14] | in_data[73];
  reg [6:0] _15_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _15_ <= 7'h00;
    else _15_ <= { in_data[61:58], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z };
  assign { _00_, _03_[5:0] } = _15_;
  reg [4:0] _16_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _16_ <= 5'h00;
    else _16_ <= in_data[90:86];
  assign { _04_[4:3], _01_, _04_[1], _02_ } = _16_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _05_ <= 3'h0;
    else _05_ <= { celloutsig_0_14z[1], celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_1z } / { 1'h1, celloutsig_1_4z[7:2], celloutsig_1_10z };
  assign celloutsig_0_7z = { _00_, _03_[5:1], celloutsig_0_1z, celloutsig_0_3z } == { in_data[51], _00_, _03_[5:0] };
  assign celloutsig_0_18z = { celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_7z, _04_[4:3], _01_, _04_[1], _02_ } == { in_data[73:64], celloutsig_0_9z, celloutsig_0_7z, _00_, _03_[5:0] };
  assign celloutsig_0_13z = { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_1z, _04_[4:3], _01_, _04_[1], _02_, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z } === in_data[64:53];
  assign celloutsig_0_22z = { celloutsig_0_11z[9:1], _00_, _03_[5:0], celloutsig_0_1z } === { in_data[15:8], celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_32z = celloutsig_0_11z[5:3] === _05_;
  assign celloutsig_0_24z = celloutsig_0_17z[5:1] >= celloutsig_0_17z[6:2];
  assign celloutsig_0_38z = { celloutsig_0_21z[5:3], celloutsig_0_32z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_27z } > { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_31z };
  assign celloutsig_0_39z = { _04_[3], _01_, _04_[1], _02_, celloutsig_0_29z } > { _03_[3:0], celloutsig_0_38z };
  assign celloutsig_0_12z = celloutsig_0_9z || { _03_[4:3], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[13:4], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } || in_data[71:58];
  assign celloutsig_1_2z = in_data[188] & ~(celloutsig_1_0z);
  assign celloutsig_0_8z = celloutsig_0_0z & ~(celloutsig_0_7z);
  assign celloutsig_0_1z = celloutsig_0_0z & ~(celloutsig_0_0z);
  assign celloutsig_1_4z = celloutsig_1_1z[6] ? in_data[156:146] : { in_data[129:126], 1'h0, celloutsig_1_1z[5:0] };
  assign celloutsig_0_26z = _05_[2] ? { celloutsig_0_21z[18:10], celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_2z } : { celloutsig_0_21z[9:1], celloutsig_0_23z, _04_[4:3], _01_, _04_[1], _02_, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_1_5z = celloutsig_1_3z != { celloutsig_1_1z[4:2], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_29z = celloutsig_0_26z[23:20] != { celloutsig_0_11z[5:3], celloutsig_0_7z };
  assign celloutsig_0_34z = - { _05_[0], celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_32z };
  assign celloutsig_1_7z = - { celloutsig_1_6z[4:3], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_10z = - celloutsig_1_4z[10:6];
  assign celloutsig_0_53z = ~ { celloutsig_0_44z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_29z, celloutsig_0_19z, celloutsig_0_39z, celloutsig_0_22z };
  assign celloutsig_1_3z = ~ celloutsig_1_1z[4:0];
  assign celloutsig_0_9z = ~ { _03_[5:0], celloutsig_0_3z };
  assign celloutsig_0_21z = ~ { in_data[44:25], celloutsig_0_9z };
  assign celloutsig_0_14z = { _03_[4:0], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_8z, _00_, _03_[5:0], celloutsig_0_1z, celloutsig_0_4z } | { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_52z = & { celloutsig_0_48z, celloutsig_0_17z[3:0] };
  assign celloutsig_1_18z = & celloutsig_1_11z[10:0];
  assign celloutsig_1_0z = in_data[180] & in_data[122];
  assign celloutsig_0_3z = | in_data[12:4];
  assign celloutsig_0_44z = | celloutsig_0_34z[7:4];
  assign celloutsig_0_27z = | celloutsig_0_9z[3:1];
  assign celloutsig_0_23z = ~^ { celloutsig_0_11z[7:5], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_31z = ~^ { celloutsig_0_28z[20:7], celloutsig_0_22z, celloutsig_0_0z };
  assign celloutsig_1_13z = ^ { celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_12z };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_7z } << { in_data[61:53], celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_14z[9:4], celloutsig_0_4z, celloutsig_0_10z } << { celloutsig_0_14z[12:6], celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[165:159] >> { in_data[148:143], celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_3z[4:2], celloutsig_1_0z, celloutsig_1_0z } >> celloutsig_1_3z;
  assign celloutsig_1_12z = { celloutsig_1_11z[7:0], celloutsig_1_9z } >> { in_data[126:119], celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_4z[10:3], celloutsig_1_6z, celloutsig_1_1z } >> { celloutsig_1_12z[8:2], celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_0_17z = { _00_, _03_[5:0] } >> celloutsig_0_14z[12:6];
  assign celloutsig_0_28z = { celloutsig_0_21z[24:0], celloutsig_0_27z } >> { celloutsig_0_21z[12:4], celloutsig_0_14z };
  assign _03_[6] = _00_;
  assign { _04_[2], _04_[0] } = { _01_, _02_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
