// Seed: 4036357462
module module_0 ();
  wire id_1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  module_0 modCall_1 ();
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  xor primCall (id_1, id_2, id_3, id_4, id_6, id_7);
  inout wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_2 (
    input  wire  id_0,
    output uwire id_1,
    input  tri0  id_2
    , id_7,
    input  uwire id_3,
    output uwire id_4,
    input  wor   id_5
);
  wire id_8;
  module_0 modCall_1 ();
endmodule
