{"meta":{"title":"BeenLi's blog","subtitle":"è¶è¿˜å¹´è½», å¤šæŠ˜è…¾å‡ ä¸‹","description":"å¹³å¸¸çˆ±æ‰“çƒ, å¬æ­Œ, çœ‹ä¹¦.<br>å‰æ—å¤§å­¦17çº§å¾®ç”µå­, è¾…ä¿®CS","author":"Wan Li","url":"http://blog.beenli.com","root":"/"},"pages":[{"title":"categories","date":"2020-03-30T15:37:02.000Z","updated":"2020-04-02T11:11:56.647Z","comments":false,"path":"categories/index.html","permalink":"http://blog.beenli.com/categories/","excerpt":"","text":"ç›®å½• document.querySelectorAll('.github-emoji') .forEach(el => { if (!el.dataset.src) { return; } const img = document.createElement('img'); img.style = 'display:none !important;'; img.src = el.dataset.src; img.addEventListener('error', () => { img.remove(); el.style.color = 'inherit'; el.style.backgroundImage = 'none'; el.style.background = 'none'; }); img.addEventListener('load', () => { img.remove(); }); document.body.appendChild(img); });"},{"title":"tags","date":"2020-03-30T15:39:32.000Z","updated":"2020-03-31T11:43:51.021Z","comments":false,"path":"tags/index.html","permalink":"http://blog.beenli.com/tags/","excerpt":"","text":"document.querySelectorAll('.github-emoji') .forEach(el => { if (!el.dataset.src) { return; } const img = document.createElement('img'); img.style = 'display:none !important;'; img.src = el.dataset.src; img.addEventListener('error', () => { img.remove(); el.style.color = 'inherit'; el.style.backgroundImage = 'none'; el.style.background = 'none'; }); img.addEventListener('load', () => { img.remove(); }); document.body.appendChild(img); });"},{"title":"about","date":"2020-03-31T11:43:04.000Z","updated":"2020-04-04T02:27:03.039Z","comments":true,"path":"about/index.html","permalink":"http://blog.beenli.com/about/","excerpt":"","text":"ğŸ«17çº§ å‰æ—å¤§å­¦ å¾®ç”µå­ï¼›è¾…ä¿®è®¡ç®—æœº â¤æ‰“çƒï¼Œç¼–ç¨‹ï¼Œçœ‹ä¹¦ï¼Œçœ‹ç”µå½± æ­å»ºè¿™ä¸ªåšå®¢ä¸»è¦æ˜¯ä¸ºäº†è®°å½•å­¦ä¹ ã€ç”Ÿæ´»è¿‡ç¨‹ä¸­é‡åˆ°çš„é—®é¢˜å’Œè§£å†³åŠæ³•ã€‚ åšå®¢çš„å†…å®¹éƒ½æ˜¯ä¸ªäººåŸåˆ›ï¼Œæ•´ç†ï¼Œæˆ–è€…è½¬è½½è€Œæˆï¼Œä¸å…ä¼šæœ‰é”™è¯¯çš„åœ°æ–¹ï¼Œå¦‚æœå‘ç°é”™è¯¯æ¬¢è¿æ‚¨ä¸æˆ‘è”ç³»ï¼›å¦‚æœæœ‰ä¾µæƒçš„å†…å®¹ï¼Œæˆ‘å¾ˆæŠ±æ­‰ï¼Œæ¬¢è¿æ‚¨è”ç³»æˆ‘ç«‹é©¬åˆ é™¤ã€‚ document.querySelectorAll('.github-emoji') .forEach(el => { if (!el.dataset.src) { return; } const img = document.createElement('img'); img.style = 'display:none !important;'; img.src = el.dataset.src; img.addEventListener('error', () => { img.remove(); el.style.color = 'inherit'; el.style.backgroundImage = 'none'; el.style.background = 'none'; }); img.addEventListener('load', () => { img.remove(); }); document.body.appendChild(img); });"},{"title":"","date":"2020-03-31T13:03:56.998Z","updated":"2020-03-31T03:35:18.941Z","comments":true,"path":"js/fold_action.js","permalink":"http://blog.beenli.com/js/fold_action.js","excerpt":"","text":"$(document).ready(function(){ $(document).on('click', '.fold_hider', function(){ $('&gt;.fold', this.parentNode).slideToggle(); $('&gt;:first', this).toggleClass('open'); }); //é»˜è®¤æƒ…å†µä¸‹æŠ˜å  $(\"div.fold\").css(\"display\",\"none\"); }); document.querySelectorAll('.github-emoji') .forEach(el => { if (!el.dataset.src) { return; } const img = document.createElement('img'); img.style = 'display:none !important;'; img.src = el.dataset.src; img.addEventListener('error', () => { img.remove(); el.style.color = 'inherit'; el.style.backgroundImage = 'none'; el.style.background = 'none'; }); img.addEventListener('load', () => { img.remove(); }); document.body.appendChild(img); });"}],"posts":[{"title":"Gate-and-switch-level modeling","slug":"Gate-and-switch-level-modeling","date":"2020-04-05T01:54:38.000Z","updated":"2020-04-05T06:22:41.879Z","comments":true,"path":"posts/aff089ac/","link":"","permalink":"http://blog.beenli.com/posts/aff089ac/","excerpt":"","text":"Gate-and-switch-level modeling1ã€verilog-std-1364-20051There are 14 logic gates and 12 switches predefined in the Verilog HDL to provide the gate- and switch-level modeling facility. Modeling with logic gates and switches has the following advantages:â€” Gates provide a much closer one-to-one mapping between the actual circuit and the model.â€” There is no continuous assignment equivalent to the bidirectional transfer gate.Verilog1364-2005æ ‡å‡†è§„å®šäº†26ä¸ªåŸºæœ¬åŸä»¶ï¼Œå…¶ä¸­14ä¸ªé—¨çº§åŸä»¶ï¼Œ12ä¸ªå¼€å…³çº§åŸä»¶ã€‚å¯¹äºè¿™äº›åŸä»¶ä¸éœ€è¦å®šä¹‰ç›´æ¥è°ƒç”¨ã€‚2ã€é—¨çº§å»ºæ¨¡2å¤šè¾“å…¥é—¨ï¼šn_input_gate_instance ::= [ name_of_gate_instance ] ( output_terminal , input_terminal { , input_terminal } ) and A1(out1, in1, in2); or O1(outa, inb, inc, ind); xor X1(outx, inx, iny, inz, inw);å¤šè¾“å‡ºé—¨è°ƒç”¨:n_output_gate_instance ::= [ name_of_gate_instance ] ( output_terminal { , output_terminal } , input_terminal ) buf BUF_1(bufout1, bufout2, bufout3, bufin); not NOT_1(out1, out2, in);ä¸‰æ€é—¨è°ƒç”¨:enable_gate_instance ::= [ name_of_gate_instance ] ( output_terminal , input_terminal , enable_terminal ) bufif1 BF1(data_bus, data, enable);äºŒä¸ªç”µé˜»The instance declaration of a pullup or a pulldown source shall begin with one of the following keywords: pullup , pulldownpull_gate_instance ::= [ name_of_gate_instance ] ( output_terminal ) pullup (strong1) p1 (neta), p2 (netb); In this example, the p1 instance drives neta and the p2 instance drives netb with strong strength.æ³¨æ„: é—¨çº§åŸä»¶çš„ç«¯å£åˆ—è¡¨éƒ½å›ºå®šå¥½äº†ï¼Œå¯ä»¥ä¸ç”¨å®šä¹‰ä¸­é—´è¿æ¥ä¿¡å·ç±»å‹(wire)ç¤ºä¾‹ï¼š// é—¨çº§å»ºæ¨¡å®ç°æœ€å°é¡¹è¡¨è¾¾å¼ // F(a, b, c) = m1 + m2 + m3 + m6 + m7 = (!a)c + b module zuixiaoxiang(out, a, b, c); input a, b, c; output out; wire s1, s2; not U1(s1, a); and U2(s2, s1, c); or U3(out, s2, b); endmodule 3ã€å¼€å…³çº§å»ºæ¨¡MOS switchescmospmosnmosrcmosrnmosrpmosrmos : ä»£è¡¨æ™¶ä½“ç®¡å¯¼é€šæ—¶æºæ¼æœ‰è¾ƒé«˜çš„é˜»æŠ—(impedance)The following example declares a pmos switch: pmos p1 (out, data, control); The output is out , the data input is data , and the control input is control.The instance name is p1 .Bidirectional pass switches(åŒå‘å¼€å…³)trantranif1tranif0rtranrtranif1rtranif0The bidirectional pass switches shall not delay signals propagating through them. When tranif0, tranif1,rtranif0, or rtranif1 devices are turned off, they shall block signals; and when they are turned on, they shall pass signals. The tran and rtran devices cannot be turned off, and they shall always pass signals.(åŒå‘å¼€å…³æ²¡æœ‰ä¼ æ’­å»¶æ—¶)The following example declares an instance of tranif1: tranif1 t1 (inout1,inout2,control); The bidirectional terminals are inout1 and inout2 . The control input is control . The instance name is t1 .ç¤ºä¾‹ï¼š// 2è¾“å…¥ä¸é—¨ // time:2020-04-05 module and2_1(out, a, b); input a,b; output out; wire s1, s2; supply0 Gnd; supply1 Vdd; pmos U1(s1, Vdd, a); pmos U2(s1, Vdd, b); nmos U3(s1, s2, a); nmos U4(s2, Gnd, b); pmos U5(out, Vdd, s1); nmos U6(out, Gnd, s1); endmodulequarter II ç»¼åˆä¸äº†ï¼Œæ²¡åŠæ³•ç›´æ¥çœ‹viewerã€‚åªèƒ½æŠŠä¹¦ä¸Šçš„å›¾æ‰’æ¥äº†ã€‚ç»ˆäºæ‰¾åˆ°äº†ä¸€æ¬¾RTLçº§ï¼Œgateçº§ï¼Œå¼€å…³çº§debuggerå’Œviewerçš„è½¯ä»¶trainsistor-level debugger and viewerä½†æ˜¯ç›®å‰ä¸‹è½½ä¸äº†ï¼Œå¾—æ‰¾å®¢æœè”ç³»ã€‚ä¸çŸ¥æœ‰äººæœ‰ç”¨è¿‡è¿™æ¬¾è½¯ä»¶æ²¡æœ‰ã€‚æœ‰çš„è¯è¯·ä½ ä¸€å®šå‘Šè¯‰æˆ‘ã€‚Renference[1] verilog-std-1364-2005[2] è”¡è§‰å¹³.2015.Verilog HDL æ•°å­—é›†æˆç”µè·¯é«˜çº§ç¨‹åºè®¾è®¡ 31P document.querySelectorAll('.github-emoji') .forEach(el => { if (!el.dataset.src) { return; } const img = document.createElement('img'); img.style = 'display:none !important;'; img.src = el.dataset.src; img.addEventListener('error', () => { img.remove(); el.style.color = 'inherit'; el.style.backgroundImage = 'none'; el.style.background = 'none'; }); img.addEventListener('load', () => { img.remove(); }); document.body.appendChild(img); });","categories":[{"name":"Digital IC","slug":"Digital-IC","permalink":"http://blog.beenli.com/categories/Digital-IC/"}],"tags":[{"name":"verilog","slug":"verilog","permalink":"http://blog.beenli.com/tags/verilog/"}]},{"title":"å›¾åºŠ+è¯„è®º","slug":"å›¾åºŠ-è¯„è®º","date":"2020-04-04T10:11:31.000Z","updated":"2020-04-05T07:48:10.443Z","comments":true,"path":"posts/7928fb24/","link":"","permalink":"http://blog.beenli.com/posts/7928fb24/","excerpt":"","text":"å›¾åºŠ+è¯„è®º1ã€ä»€ä¹ˆæ˜¯å›¾åºŠå›¾åºŠä¸€èˆ¬æ˜¯æŒ‡å‚¨å­˜å›¾ç‰‡çš„æœåŠ¡å™¨ï¼›å°±è·Ÿç™¾åº¦ç½‘ç›˜å·®ä¸å¤šã€‚åªä¸è¿‡å®ƒæ˜¯ä¸“é—¨å­˜å‚¨å›¾ç‰‡çš„ã€‚æœ‰çš„ä¹Ÿå¯ä»¥å­˜å‚¨æ–‡ä»¶ã€‚æœ‰å¾ˆå¤šå…è´¹çš„å›¾åºŠã€‚ä¼šèµ é€10Gå­˜å‚¨ç©ºé—´2ã€ä¸ºä»€ä¹ˆè¦ç”¨å›¾åºŠç”¨å›¾åºŠå¾ˆæ–¹ä¾¿ã€‚æœåŠ¡å™¨ä¼šç”Ÿæˆä¸€ä¸ªå¤–é“¾ã€‚åœ¨äº’è”ç½‘ä»»ä½•åœ°æ–¹éƒ½èƒ½è®¿é—®åˆ°ç”¨å›¾åºŠè®¿é—®é€Ÿåº¦å¾ˆå¿«ã€‚æœåŠ¡å•†ä¼šä½¿ç”¨cdnåŠ é€Ÿç”¨å›¾åºŠå¯ä»¥èŠ‚çœæœ¬åœ°ç©ºé—´ã€‚3ã€ä¸ƒç‰›äº‘å›¾åºŠçš„ä½¿ç”¨æ³¨å†Œä¸€ä¸ªè´¦å·ï¼ˆéœ€è¦èº«ä»½è®¤è¯ï¼‰åˆ›å»ºä¸€ä¸ªå­˜å‚¨ç©ºé—´æ³¨æ„ç©ºé—´åç§°æ˜¯å”¯ä¸€ã€‚è®¿é—®æ§åˆ¶ï¼šé€‰æ‹©ç§æœ‰ï¼šåˆ«äººæ— æ³•è®¿é—®ã€‚å¦‚æœæ˜¯å†™åšå®¢æˆ–è€…å…¬ä¼—å·è¿˜æ˜¯é€‰æ‹©å…¬å¼€å§ï¼è¿™æ ·å¤–é“¾åˆ«äººæ˜¯å¯ä»¥çœ‹å¾—åˆ°çš„ã€‚ç»‘å®šå¤‡æ¡ˆçš„åŸŸåâ€‹ å¯ä»¥çœ‹åˆ°ï¼šå¦‚æœä¸ç»‘å®šè‡ªå·±çš„åŸŸåï¼›ç³»ç»Ÿ30å¤©åå›æ”¶å›ã€‚é‚£ä¹ˆä½ ä¹‹å‰çš„å¤–é“¾éƒ½å¤±æ•ˆäº†â€‹ æ‰€ä»¥æœ€å¥½ç»‘å®šè‡ªå·±çš„åŸŸåæ‰ä¸Šçº¿ã€‚å¦‚æœä½ åªæƒ³è¯•è¯•ï¼Œé‚£ä¹ˆåˆ°è¿™é‡Œä½ å°±å¯ä»¥ç»“æŸäº†ã€‚å¼€å§‹ä½“éªŒå›¾åºŠã€‚ä¸Šä¼ å®Œæ–‡ä»¶ï¼Œç„¶åè¿”å›ã€‚ä½ å°±å¯ä»¥ç‚¹å‡»æ“ä½œâ€”&gt;æ›´å¤šâ€”â€“&gt;å¤åˆ¶å¤–é“¾è¿™æ—¶å€™ä½ å°±å¯ä»¥ç›´æ¥ä»æµè§ˆå™¨è¾“å…¥è¿™ä¸ªå¤–é“¾è®¿é—®åˆ°ä½ åˆšåˆšä¸Šä¼ çš„æ–‡ä»¶ã€‚è¿™é‡Œæ¨èä¸€ä¸ªWindowså¹³å°å›¾åºŠç¥å™¨ï¼›å¤§æ¦‚é•¿è¿™æ ·ã€‚ç™»é™†ä¸Šä½ ä¹‹å‰æ³¨å†Œçš„ä¸ƒç‰›äº‘è´¦å·å°±å¯ä»¥ä½¿ç”¨äº†ã€‚ç”¨å›¾åºŠä¸Šä¼ å›¾ç‰‡é‡åˆ°çš„å‘ï¼šç”±äºä¸ƒç‰›äº‘é»˜è®¤ç”Ÿæˆçš„å¤–é“¾çš„æ˜¯httpçš„ï¼Œæœ‰äº›æµè§ˆå™¨ä¼šé˜»å¡è¿™ç§ä¸å®‰å…¨èµ„æºã€‚æˆ‘åªå¥½å»ä¿®æ”¹åè®®ã€‚è¿™æ—¶é‡åˆ°ç¬¬äºŒä¸ªå‘ã€‚è¦ä½¿ç”¨httpsåè®®ï¼Œä½ ç»‘å®šçš„åŸŸåå¿…é¡»æœ‰è¯ä¹¦ã€‚æˆ‘åœ¨ç½‘ä¸Šåˆ°å¤„æ‰¾ï¼Œä¹°çš„è¯ä¹¦å¤ªè´µï¼Œåˆ’ä¸æ¥ã€‚å…è´¹çš„è¯ä¹¦æˆæƒåˆå¤ªæ…¢ã€‚æœ€åç»ˆäºæ‰¾åˆ°äº†ä¸€æ¬¾å…è´¹è¯ä¹¦sslå‘æ”¾æœºæ„ã€‚freesslå…¶é—´è¦ä¸‹è½½ä¸€ä¸ªè½¯ä»¶ï¼ˆkeymanager)æœ€åç”Ÿæˆè¯ä¹¦çš„è¿‡ç¨‹å¾ˆå¿«å‡ åˆ†é’Ÿå°±æå®šã€‚4ã€Valineè¯„è®ºç³»ç»Ÿhexoçš„å¾ˆå¤šä¸»é¢˜éƒ½å†…åµŒäº†è¿™ä¸ªç³»ç»Ÿï¼Œä½ åªéœ€è¦å»cleancloudæ³¨å†Œä¸ªè´¦å·è·å–idå’Œkeyå¡«å…¥é…ç½®æ–‡ä»¶é‡Œé¢å°±èƒ½ç”¨å¦‚æœä½ æƒ³è¦é‚®ä»¶é€šçŸ¥æˆ–è€…åå°è¯„è®ºç®¡ç†å¯ä»¥ç”¨è¿™ä¸ªæ’ä»¶Valine-Adminé¡¹ç›®éƒ¨ç½²çš„ä¸€å®šè¦æ³¨æ„smtp_passæ˜¯æˆæƒç æˆ–è€…QQç‹¬ç«‹å¯†ç ï¼Œä¸æ˜¯ç™»é™†å¯†ç ã€‚éƒ¨ç½²å®Œæˆæ•ˆæœå¦‚ä¸‹ã€‚â€‹ document.querySelectorAll('.github-emoji') .forEach(el => { if (!el.dataset.src) { return; } const img = document.createElement('img'); img.style = 'display:none !important;'; img.src = el.dataset.src; img.addEventListener('error', () => { img.remove(); el.style.color = 'inherit'; el.style.backgroundImage = 'none'; el.style.background = 'none'; }); img.addEventListener('load', () => { img.remove(); }); document.body.appendChild(img); });","categories":[{"name":"Software skills","slug":"Software-skills","permalink":"http://blog.beenli.com/categories/Software-skills/"}],"tags":[{"name":"Hexo","slug":"Hexo","permalink":"http://blog.beenli.com/tags/Hexo/"}]},{"title":"testbench(1)","slug":"testbench-1","date":"2020-04-04T02:38:11.000Z","updated":"2020-04-05T07:51:32.253Z","comments":true,"path":"posts/26241a85/","link":"","permalink":"http://blog.beenli.com/posts/26241a85/","excerpt":"","text":"Testbench(1)1ã€testbenchçš„ç»“æ„testbenchæ²¡æœ‰è¾“å…¥è¾“å‡ºæ¥å£æµ‹è¯•æ¨¡å—åªè´Ÿè´£å¯¹å¾…æµ‹è¯•ç³»ç»Ÿæ¥å£æä¾›æ¿€åŠ±ä¿¡å·;å¹¶ç›‘æ§è¾“å‡ºtestbenchä»£ç ä¸éœ€è¦å¯ç»¼åˆï¼Œå³ä¸è¢«å®ç°æˆç”µè·¯äº§ç”Ÿé€‚å½“çš„æ¿€åŠ±å¹¶è¾¾åˆ°è¦†ç›–ç‡è¦æ±‚2ã€æµ‹è¯•æ¿€åŠ±çš„æè¿°æ–¹å¼ä¿¡å·çš„åˆå§‹åŒ–ç¬¬ä¸€ç§: initial åˆå§‹åŒ– initial a = 0; ç¬¬äºŒç§: å®šä¹‰ä¿¡å·æ—¶åˆå§‹åŒ– reg[3:0] cnt = 4'b1010;å»¶è¿Ÿæ§åˆ¶å»¶è¿Ÿè¯­å¥å¤–éƒ¨æ—¶é—´æ§åˆ¶initial #5 a = b;(ç­‰å¾…5tickåè®¡ç®—å³ç«¯çš„å€¼å¹¶èµ‹å€¼ç»™å·¦è¾¹ğŸ‘ˆ) ç­‰ä»·äº: initial begin #5; a=b; endå†…éƒ¨æ—¶é—´æ§åˆ¶initial a = #5 b;(å…ˆè®¡ç®—å³ç«¯çš„å€¼ï¼Œç­‰å¾…5tickåå†æŠŠå€¼èµ‹ç»™å·¦è¾¹ğŸ‘ˆ) ç­‰ä»·äº initial begin temp = b; #5; a = temp; endéªŒè¯ç¨‹åºå¦‚ä¸‹ï¼šå¯ä»¥æ¸…æ¥šåœ°çœ‹åˆ°ï¼šâ€‹ ç¬¬ä¸€ç§å»¶æ—¶è¯­å¥ï¼Œåœ¨0-5tickä¹‹é—´åªè¦bå˜åŒ–äº†,é‚£ä¹ˆç¬¬äº”tickæ—¶åˆ»aè¢«èµ‹äºˆçš„å€¼å°±æ˜¯bç¬¬äº”æ—¶åˆ»çš„å€¼ã€‚â€‹ è€Œç¬¬äºŒç§å»¶æ—¶è¯­å¥ï¼šbçš„å€¼åœ¨0æ—¶åˆ»å·²ç»å®šå¥½äº†ï¼Œä¸ç®¡båœ¨è¿™æœŸé—´æ€ä¹ˆå˜åŒ–ï¼Œaæœ€ç»ˆå¾—åˆ°çš„æ˜¯båœ¨0æ—¶åˆ»çš„å€¼ã€‚äº‹ä»¶è¯­å¥@(&lt;äº‹ä»¶è¡¨è¾¾å¼&gt;);@(&lt;äº‹ä»¶è¡¨è¾¾å¼&gt;)è¡Œä¸ºè¯­å¥;initial begin # 10 @(posedge en) in = ~in; //ençš„ğŸ‘†ä¸Šå‡æ²¿åˆ°æ¥æ—¶,inå–å endäº‹ä»¶è¯­å¥@å¿…é¡»ç­‰æŒ‡å®šäº‹ä»¶åˆ°æ¥æ‰æ‰§è¡Œç­‰å¾…è¯­å¥wait(&lt;æ¡ä»¶è¡¨è¾¾å¼&gt;) è¡Œä¸ºè¯­å¥always #5 cnt=cnt+1'b1; initial wait(cnt == 4'b1111) $display($time,,,\"cnt = %b\", cnt); endç­‰å¾…è¯­å¥åªæœ‰æ¡ä»¶ä¸ºçœŸæ—¶æ‰æ‰§è¡Œã€‚å¯ä»¥çœ‹åˆ°ç¬¬0æ—¶åˆ»cnt = 0ç¬¬5æ—¶åˆ»cnt = 1ä»¥æ­¤ç±»æ¨ï¼›ç›´åˆ°ç¬¬75æ—¶åˆ» cnt = 15å†è¿‡10tick å°±ç»ˆæ­¢ä»¿çœŸäº†ã€‚æ€»è¿‡æ—¶å¸¸85tick document.querySelectorAll('.github-emoji') .forEach(el => { if (!el.dataset.src) { return; } const img = document.createElement('img'); img.style = 'display:none !important;'; img.src = el.dataset.src; img.addEventListener('error', () => { img.remove(); el.style.color = 'inherit'; el.style.backgroundImage = 'none'; el.style.background = 'none'; }); img.addEventListener('load', () => { img.remove(); }); document.body.appendChild(img); });","categories":[{"name":"Digital IC","slug":"Digital-IC","permalink":"http://blog.beenli.com/categories/Digital-IC/"}],"tags":[{"name":"verilog","slug":"verilog","permalink":"http://blog.beenli.com/tags/verilog/"}]},{"title":"å•é“¾è¡¨ç¿»è½¬","slug":"å•é“¾è¡¨ç¿»è½¬","date":"2020-03-31T15:51:58.000Z","updated":"2020-04-05T01:57:51.816Z","comments":true,"path":"posts/39c22857/","link":"","permalink":"http://blog.beenli.com/posts/39c22857/","excerpt":"å•é“¾è¡¨ç¿»è½¬è§£æ³•ä¸€ã€æ‹†å¸+æ‹¼æ¥struct ListNode *reverseList(struct ListNode* head){ struct ListNOde *newHead = NUll; struct ListNode *node = NULL; while (head != NULL) { //1. å¯¹ä¹‹å‰çš„é“¾è¡¨åšå¤´åˆ  node = head; // nodeå§‹ç»ˆæŒ‡å‘headçš„å‰é©± head = head-&gt;next; //2. å¯¹æ–°é“¾è¡¨åšå¤´æ’ node-&gt;next = newHead; newHead = node; } return newHead; }","text":"å•é“¾è¡¨ç¿»è½¬è§£æ³•ä¸€ã€æ‹†å¸+æ‹¼æ¥struct ListNode *reverseList(struct ListNode* head){ struct ListNOde *newHead = NUll; struct ListNode *node = NULL; while (head != NULL) { //1. å¯¹ä¹‹å‰çš„é“¾è¡¨åšå¤´åˆ  node = head; // nodeå§‹ç»ˆæŒ‡å‘headçš„å‰é©± head = head-&gt;next; //2. å¯¹æ–°é“¾è¡¨åšå¤´æ’ node-&gt;next = newHead; newHead = node; } return newHead; } è§£æ³•äºŒã€ä¸‰æŒ‡é’ˆæ³•struct ListNode *reverseList(struct ListNode* head) { if (head == NULL) { // å¦‚æœä¸ºNULLï¼Œé‚£ä¹ˆåæŒ‡é’ˆè¶Šç•Œã€‚ return NULL; } struct ListNode *p0 = NULL; struct ListNode *p1 = head; struct ListNode *p2 = head-&gt;next; while (p1 != NULL) { p1-&gt;next = p0; p0 = p1; p1 = p2; if (p2 != NULL) { p2 = p2-&gt;next; } } return p0; }å‚è€ƒåšå®¢ document.querySelectorAll('.github-emoji') .forEach(el => { if (!el.dataset.src) { return; } const img = document.createElement('img'); img.style = 'display:none !important;'; img.src = el.dataset.src; img.addEventListener('error', () => { img.remove(); el.style.color = 'inherit'; el.style.backgroundImage = 'none'; el.style.background = 'none'; }); img.addEventListener('load', () => { img.remove(); }); document.body.appendChild(img); });","categories":[{"name":"Data Structure","slug":"Data-Structure","permalink":"http://blog.beenli.com/categories/Data-Structure/"}],"tags":[{"name":"C","slug":"C","permalink":"http://blog.beenli.com/tags/C/"}]},{"title":"å¼€å‘å·¥å…·","slug":"å¼€å‘å·¥å…·","date":"2020-03-31T11:57:08.000Z","updated":"2020-04-05T02:27:32.339Z","comments":true,"path":"posts/bc753b52/","link":"","permalink":"http://blog.beenli.com/posts/bc753b52/","excerpt":"","text":"vim + iverilog + gtkwave1ã€What is Icarus VerilogIcarus Verilog is a Verilog simulation and synthesis tool. It operates as a compiler, compiling source code written in Verilog (IEEE-1364) into some target format. For batch simulation, the compiler can generate an intermediate form called vvp assembly. This intermediate form is executed by the vvpcommand. For synthesis, the compiler generates netlists in the desired format.1â€‹ ä»å®˜ç½‘çš„æè¿°æˆ‘ä»¬å¯ä»¥çœ‹åˆ°: å®ƒæ˜¯ä¸€ä¸ªä»¿çœŸå™¨å’Œç»¼åˆå™¨ã€‚â€‹ æœ‰è¶£çš„æ˜¯ï¼šå¼€å‘è€…æ˜¯ä¸€åè½¯ä»¶å·¥ç¨‹å¸ˆâ€‹ a software engineer specializing in device drivers and embedded systems2ã€Why we choose Icarus Verilogè½¯ä»¶éå¸¸å°ï¼Œæ²¡æœ‰å›¾å½¢ç•Œé¢ã€‚è·‘è·‘å°çš„ç¨‹åºè¶³å¤Ÿäº†è½¯ä»¶æ‰©å±•æ€§ç‰¹åˆ«å¥½ã€‚æˆ‘ç°åœ¨è¿˜æ²¡æœ‰å»æ¢ç´¢ã€‚è¯¦æƒ…è§è½¯ä»¶å®Œå…¨å¼€æºã€‚å¦‚æœæœ‰å…´è¶£å¯ä»¥æ¢ç´¢æ˜¯å¦‚ä½•æŠŠRTLä»£ç è½¬æ¢ä¸ºnetlistçš„3ã€How to use itåƒåœ¨quarter II æˆ–è€…å…¶ä»–IDEä¸€æ ·ï¼Œä½ å¯ä»¥åœ¨ä»»æ„ä¸€æ¬¾ç¼–è¾‘å™¨ä¸Šç¼–å†™Verilogæºä»£ç ç„¶ååœ¨ç¼–è¾‘å™¨é‡Œä¸€é”®è¿è¡Œè„šæœ¬ï¼Œæˆ–è€…åœ¨ç»ˆç«¯è¿è¡Œã€‚ç»ˆç«¯ä¸»è¦è®°ä½å‡ ä¸ªå‘½ä»¤å³å¯: (åé¢å¾ˆä¼šè¯¦ç»†è¯´æ˜)iverilog -o filename filename.v // ç¼–è¯‘æºæ–‡ä»¶ ã€-o æŒ‡å®šç”Ÿæˆçš„æ–‡ä»¶åç§°ã€‘ vvp filename // ä»¿çœŸtestbench gtkwave filename.vcd // æŸ¥çœ‹ä»¿çœŸçš„æ³¢å½¢å›¾4ã€Instance caseç¼–å†™æºä»£ç (æœ€å¥½ç”¨æœ‰é«˜äº®çš„ç¼–è¾‘å™¨notepadã€sublimeã€VScodeã€VIM)// æ¨¡8è®¡æ•°å™¨ã€‚å­˜å‚¨ä¸ºcount8.v module count8(clk, rst_n, cnt); input clk, rst_n; output[3:0] cnt; reg[3:0] cnt; always @ (posedge clk or negedge rst_n) begin if(!rst_n) cnt &lt;= 4'b0000; else if(cnt[3]) cnt &lt;=4'b0000; else cnt &lt;= cnt + 1'b1; end endmoduleç¼–è¯‘ä¸€ä¸‹ iverilog -o counter8 counter8.vâ€‹ â€‹ å¯ä»¥çœ‹åˆ°å·²ç»ç¼–è¯‘æˆåŠŸï¼Œç”Ÿæˆäº†count8æ–‡ä»¶ã€‚å³ä¸Šè¿°å‘½ä»¤-oåé¢æŒ‡å®šçš„ã€‚å¦‚æœæƒ³æŸ¥çœ‹ç”µè·¯å›¾ã€‚å¥½åƒåªèƒ½åœ¨quarter IIé‡Œé¢viewerä¸€ä¸‹äº†ã€‚è¿˜æ²¡å‘ç°ä¸“é—¨ä»netlistç”Ÿæˆç”µè·¯å›¾çš„ç¨‹åºã€‚ç¼–å†™æµ‹è¯•ä»£ç `include \"count8.v\" `timescale 1ns/1ns module count8_tb; // æ•°æ®ç»“æ„å£°æ˜ reg clk; reg rst_n; wire[3:0] cnt; // å®ä¾‹åŒ–å¾…æµ‹è¯•æ¨¡å— count8 U1(clk, rst_n, cnt); // æµ‹è¯•æ¿€åŠ±ä¿¡å· always #50 clk = ~ clk; initial begin clk = 1'b0; rst_n = 1'b0; #20 rst_n = 1'b0; #200 rst_n = 1'b1; end // è¾“å‡ºå“åº” initial begin wait(cnt == 4'b1000) $display($time,,,\"cnt = %b\", cnt); $dumpfile(\"count8_tb.vcd\"); // å¾ˆå…³é”®ï¼ŒæŠŠä»¿çœŸçš„æ•°æ®å­˜å‚¨åˆ°æ–‡ä»¶,å¾…ä¼šæ³¢å½¢å›¾è¦ç”¨ $dumpvars(0, count8_tb); // è®¾ç½®è¦è§‚å¯Ÿçš„å˜é‡ end endmodule ç¼–è¯‘ï¼Œä»¿çœŸï¼Œç”Ÿæˆæ³¢å½¢å›¾iverilog -o count8_tb count8_tb.v &amp; vvp count8_tb &amp; gtkwave count8_tb.vcdæ³¨æ„:ç”±äºä»¿çœŸç¨‹åºæ²¡æœ‰è®¾å®šåœæ­¢æ—¶é—´ã€‚ç¨‹åºä¼šä¸€ç›´æ‰§è¡Œã€‚å¦‚æœä½ æƒ³è‡ªåŠ¨åœæ­¢ï¼ˆå¯ä»¥åœ¨testbenchä¸ŠåŠ ä¸Š# 500$stop,é‚£ä¹ˆç¨‹åºä»¿çœŸ500ä¸ªtickå°±åœæ­¢)å¦‚æœä½ æ²¡æœ‰åŠ åœæ­¢æŒ‡ä»¤ã€‚åªèƒ½æ‰‹åŠ¨åœæ­¢ctrl+cç„¶åä½ å¯ä»¥æ‰“å°å½“å‰ä»¿çœŸçš„æ—¶é—´ã€‚å¦‚æœä¸å¤Ÿä½ å¯ä»¥ç»§ç»­ä»¿çœŸã€‚å¦‚æœå¯ä»¥äº†å°±finishæœ€åç”¨gtkwave æŸ¥çœ‹ä½ åˆšåˆšä»¿çœŸç”Ÿæˆçš„count8_tb.vcdæ–‡ä»¶ã€‚å¦‚æœä½ å–œæ¬¢ç”¨modelsimä¹Ÿå¯ä»¥ã€‚ä¹Ÿå¾ˆç®€å•ï¼Œåªéœ€è¦å»ºä¸ªé¡¹ç›®ï¼ŒæŠŠä½ å†™çš„æºæ–‡ä»¶æ”¾è¿›å»ç¼–è¯‘ï¼Œä»¿çœŸä¸€ä¸‹å°±å¯ä»¥äº†ã€‚å…·ä½“æ•™ç¨‹è§references[1] iverilog document.querySelectorAll('.github-emoji') .forEach(el => { if (!el.dataset.src) { return; } const img = document.createElement('img'); img.style = 'display:none !important;'; img.src = el.dataset.src; img.addEventListener('error', () => { img.remove(); el.style.color = 'inherit'; el.style.backgroundImage = 'none'; el.style.background = 'none'; }); img.addEventListener('load', () => { img.remove(); }); document.body.appendChild(img); });","categories":[{"name":"Digital IC","slug":"Digital-IC","permalink":"http://blog.beenli.com/categories/Digital-IC/"}],"tags":[{"name":"verilog","slug":"verilog","permalink":"http://blog.beenli.com/tags/verilog/"}]}],"categories":[{"name":"Digital IC","slug":"Digital-IC","permalink":"http://blog.beenli.com/categories/Digital-IC/"},{"name":"Software skills","slug":"Software-skills","permalink":"http://blog.beenli.com/categories/Software-skills/"},{"name":"Data Structure","slug":"Data-Structure","permalink":"http://blog.beenli.com/categories/Data-Structure/"}],"tags":[{"name":"verilog","slug":"verilog","permalink":"http://blog.beenli.com/tags/verilog/"},{"name":"Hexo","slug":"Hexo","permalink":"http://blog.beenli.com/tags/Hexo/"},{"name":"C","slug":"C","permalink":"http://blog.beenli.com/tags/C/"}]}