Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Thu Sep  5 16:52:38 2024
| Host              : prince-ThinkPad-E14-Gen-5 running 64-bit Ubuntu 24.04.1 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.723        0.000                      0                50809        0.011        0.000                      0                50809        3.656        0.000                       0                 21929  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.156}      10.312          96.974          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.723        0.000                      0                50809        0.011        0.000                      0                50809        3.656        0.000                       0                 21929  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.965ns  (logic 3.249ns (46.646%)  route 3.716ns (53.354%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 11.918 - 10.312 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.591ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.533ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.712     1.911    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/ap_clk
    RAMB18_X0Y22         RAMB18E2                                     r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.215     2.126 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/DOUTADOUT[5]
                         net (fo=8, routed)           0.310     2.436    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/out[0]
    SLICE_X2Y59          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.559 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0_i_11__1/O
                         net (fo=7, routed)           0.097     2.657    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/x_msb_ind_2_reg_894_pp0_iter1_reg_reg[1]
    SLICE_X1Y59          LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     2.694 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0_i_10__1/O
                         net (fo=6, routed)           0.222     2.915    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/DSP_A_B_DATA_INST
    SLICE_X4Y59          LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     3.040 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0_i_1/O
                         net (fo=3, routed)           0.643     3.683    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/B[15]
    DSP48E2_X1Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     3.834 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     3.834    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X1Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     3.907 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     3.907    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X1Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     4.516 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     4.516    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_MULTIPLIER.V<43>
    DSP48E2_X1Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     4.562 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     4.562    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X1Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     5.133 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.133    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.255 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.269    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/PCIN[47]
    DSP48E2_X1Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.546     5.815 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     5.815    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X1Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     5.924 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_OUTPUT_INST/P[6]
                         net (fo=5, routed)           0.619     6.543    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_n_211
    SLICE_X5Y55          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     6.633 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_i_5__1/O
                         net (fo=1, routed)           0.278     6.911    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_i_5__1_n_112
    SLICE_X6Y55          CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101     7.012 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     7.038    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_n_112
    SLICE_X6Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     7.120 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__5/O[3]
                         net (fo=3, routed)           0.381     7.501    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U/zext_ln429_fu_484_p1[25]
    SLICE_X2Y57          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     7.536 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U/add_ln429_1_fu_507_p2__1_carry__3_i_7/O
                         net (fo=1, routed)           0.209     7.745    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U_n_178
    SLICE_X3Y57          CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     7.862 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     7.888    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__3_n_112
    SLICE_X3Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.903 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     7.929    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__4_n_112
    SLICE_X3Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     8.011 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__5/O[3]
                         net (fo=3, routed)           0.865     8.876    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/A[11]
    DSP48E2_X1Y27        DSP_A_B_DATA                                 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.446    11.918    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/CLK
    DSP48E2_X1Y27        DSP_A_B_DATA                                 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.101    12.019    
                         clock uncertainty           -0.159    11.860    
    DSP48E2_X1Y27        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.261    11.599    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.599    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  2.723    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 3.234ns (46.876%)  route 3.665ns (53.124%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 11.919 - 10.312 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.591ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.533ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.712     1.911    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/ap_clk
    RAMB18_X0Y22         RAMB18E2                                     r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.215     2.126 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/DOUTADOUT[5]
                         net (fo=8, routed)           0.310     2.436    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/out[0]
    SLICE_X2Y59          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.559 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0_i_11__1/O
                         net (fo=7, routed)           0.097     2.657    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/x_msb_ind_2_reg_894_pp0_iter1_reg_reg[1]
    SLICE_X1Y59          LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     2.694 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0_i_10__1/O
                         net (fo=6, routed)           0.222     2.915    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/DSP_A_B_DATA_INST
    SLICE_X4Y59          LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     3.040 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0_i_1/O
                         net (fo=3, routed)           0.643     3.683    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/B[15]
    DSP48E2_X1Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     3.834 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     3.834    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X1Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     3.907 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     3.907    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X1Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     4.516 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     4.516    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_MULTIPLIER.V<43>
    DSP48E2_X1Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     4.562 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     4.562    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X1Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     5.133 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.133    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.255 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.269    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/PCIN[47]
    DSP48E2_X1Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.546     5.815 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     5.815    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X1Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     5.924 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_OUTPUT_INST/P[6]
                         net (fo=5, routed)           0.619     6.543    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_n_211
    SLICE_X5Y55          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     6.633 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_i_5__1/O
                         net (fo=1, routed)           0.278     6.911    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_i_5__1_n_112
    SLICE_X6Y55          CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101     7.012 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     7.038    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_n_112
    SLICE_X6Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     7.120 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__5/O[3]
                         net (fo=3, routed)           0.381     7.501    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U/zext_ln429_fu_484_p1[25]
    SLICE_X2Y57          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     7.536 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U/add_ln429_1_fu_507_p2__1_carry__3_i_7/O
                         net (fo=1, routed)           0.209     7.745    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U_n_178
    SLICE_X3Y57          CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     7.862 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     7.888    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__3_n_112
    SLICE_X3Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.903 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     7.929    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__4_n_112
    SLICE_X3Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     7.996 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__5/O[2]
                         net (fo=3, routed)           0.814     8.810    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/B[10]
    DSP48E2_X1Y26        DSP_A_B_DATA                                 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.447    11.919    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/CLK
    DSP48E2_X1Y26        DSP_A_B_DATA                                 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.101    12.020    
                         clock uncertainty           -0.159    11.861    
    DSP48E2_X1Y26        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[10])
                                                     -0.288    11.573    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.573    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST/A[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 3.270ns (47.253%)  route 3.650ns (52.747%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 11.918 - 10.312 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.591ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.533ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.712     1.911    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/ap_clk
    RAMB18_X0Y22         RAMB18E2                                     r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.215     2.126 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/DOUTADOUT[5]
                         net (fo=8, routed)           0.310     2.436    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/out[0]
    SLICE_X2Y59          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.559 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0_i_11__1/O
                         net (fo=7, routed)           0.097     2.657    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/x_msb_ind_2_reg_894_pp0_iter1_reg_reg[1]
    SLICE_X1Y59          LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     2.694 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0_i_10__1/O
                         net (fo=6, routed)           0.222     2.915    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/DSP_A_B_DATA_INST
    SLICE_X4Y59          LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     3.040 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0_i_1/O
                         net (fo=3, routed)           0.643     3.683    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/B[15]
    DSP48E2_X1Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     3.834 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     3.834    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X1Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     3.907 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     3.907    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X1Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     4.516 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     4.516    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_MULTIPLIER.V<43>
    DSP48E2_X1Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     4.562 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     4.562    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X1Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     5.133 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.133    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.255 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.269    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/PCIN[47]
    DSP48E2_X1Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.546     5.815 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     5.815    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X1Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     5.924 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_OUTPUT_INST/P[6]
                         net (fo=5, routed)           0.619     6.543    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_n_211
    SLICE_X5Y55          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     6.633 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_i_5__1/O
                         net (fo=1, routed)           0.278     6.911    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_i_5__1_n_112
    SLICE_X6Y55          CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101     7.012 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     7.038    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_n_112
    SLICE_X6Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     7.120 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__5/O[3]
                         net (fo=3, routed)           0.381     7.501    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U/zext_ln429_fu_484_p1[25]
    SLICE_X2Y57          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     7.536 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U/add_ln429_1_fu_507_p2__1_carry__3_i_7/O
                         net (fo=1, routed)           0.209     7.745    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U_n_178
    SLICE_X3Y57          CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     7.862 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     7.888    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__3_n_112
    SLICE_X3Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.903 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     7.929    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__4_n_112
    SLICE_X3Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     8.032 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__5/O[6]
                         net (fo=3, routed)           0.799     8.831    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/A[14]
    DSP48E2_X1Y27        DSP_A_B_DATA                                 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.446    11.918    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/CLK
    DSP48E2_X1Y27        DSP_A_B_DATA                                 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.101    12.019    
                         clock uncertainty           -0.159    11.860    
    DSP48E2_X1Y27        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[14])
                                                     -0.264    11.596    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST/A[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 3.255ns (47.174%)  route 3.645ns (52.826%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 11.918 - 10.312 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.591ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.533ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.712     1.911    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/ap_clk
    RAMB18_X0Y22         RAMB18E2                                     r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.215     2.126 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/DOUTADOUT[5]
                         net (fo=8, routed)           0.310     2.436    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/out[0]
    SLICE_X2Y59          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.559 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0_i_11__1/O
                         net (fo=7, routed)           0.097     2.657    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/x_msb_ind_2_reg_894_pp0_iter1_reg_reg[1]
    SLICE_X1Y59          LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     2.694 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0_i_10__1/O
                         net (fo=6, routed)           0.222     2.915    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/DSP_A_B_DATA_INST
    SLICE_X4Y59          LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     3.040 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0_i_1/O
                         net (fo=3, routed)           0.643     3.683    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/B[15]
    DSP48E2_X1Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     3.834 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     3.834    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X1Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     3.907 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     3.907    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X1Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     4.516 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     4.516    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_MULTIPLIER.V<43>
    DSP48E2_X1Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     4.562 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     4.562    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X1Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     5.133 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.133    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.255 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.269    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/PCIN[47]
    DSP48E2_X1Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.546     5.815 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     5.815    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X1Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     5.924 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_OUTPUT_INST/P[6]
                         net (fo=5, routed)           0.619     6.543    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_n_211
    SLICE_X5Y55          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     6.633 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_i_5__1/O
                         net (fo=1, routed)           0.278     6.911    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_i_5__1_n_112
    SLICE_X6Y55          CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101     7.012 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     7.038    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_n_112
    SLICE_X6Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     7.120 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__5/O[3]
                         net (fo=3, routed)           0.381     7.501    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U/zext_ln429_fu_484_p1[25]
    SLICE_X2Y57          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     7.536 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U/add_ln429_1_fu_507_p2__1_carry__3_i_7/O
                         net (fo=1, routed)           0.209     7.745    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U_n_178
    SLICE_X3Y57          CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     7.862 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     7.888    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__3_n_112
    SLICE_X3Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     7.991 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__4/O[6]
                         net (fo=3, routed)           0.820     8.811    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/A[6]
    DSP48E2_X1Y27        DSP_A_B_DATA                                 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.446    11.918    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/CLK
    DSP48E2_X1Y27        DSP_A_B_DATA                                 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.101    12.019    
                         clock uncertainty           -0.159    11.860    
    DSP48E2_X1Y27        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[6])
                                                     -0.272    11.588    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.588    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 3.223ns (46.763%)  route 3.669ns (53.237%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 11.919 - 10.312 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.591ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.533ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.712     1.911    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/ap_clk
    RAMB18_X0Y22         RAMB18E2                                     r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.215     2.126 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/DOUTADOUT[5]
                         net (fo=8, routed)           0.310     2.436    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/out[0]
    SLICE_X2Y59          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.559 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0_i_11__1/O
                         net (fo=7, routed)           0.097     2.657    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/x_msb_ind_2_reg_894_pp0_iter1_reg_reg[1]
    SLICE_X1Y59          LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     2.694 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0_i_10__1/O
                         net (fo=6, routed)           0.222     2.915    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/DSP_A_B_DATA_INST
    SLICE_X4Y59          LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     3.040 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0_i_1/O
                         net (fo=3, routed)           0.643     3.683    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/B[15]
    DSP48E2_X1Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     3.834 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     3.834    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X1Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     3.907 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     3.907    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X1Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     4.516 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     4.516    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_MULTIPLIER.V<43>
    DSP48E2_X1Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     4.562 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     4.562    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X1Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     5.133 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.133    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.255 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.269    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/PCIN[47]
    DSP48E2_X1Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.546     5.815 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     5.815    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X1Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     5.924 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_OUTPUT_INST/P[6]
                         net (fo=5, routed)           0.619     6.543    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_n_211
    SLICE_X5Y55          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     6.633 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_i_5__1/O
                         net (fo=1, routed)           0.278     6.911    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_i_5__1_n_112
    SLICE_X6Y55          CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101     7.012 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     7.038    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_n_112
    SLICE_X6Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     7.120 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__5/O[3]
                         net (fo=3, routed)           0.381     7.501    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U/zext_ln429_fu_484_p1[25]
    SLICE_X2Y57          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     7.536 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U/add_ln429_1_fu_507_p2__1_carry__3_i_7/O
                         net (fo=1, routed)           0.209     7.745    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U_n_178
    SLICE_X3Y57          CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     7.862 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     7.888    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__3_n_112
    SLICE_X3Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.903 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     7.929    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__4_n_112
    SLICE_X3Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.985 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__5/O[0]
                         net (fo=3, routed)           0.818     8.803    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/B[8]
    DSP48E2_X1Y26        DSP_A_B_DATA                                 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.447    11.919    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/CLK
    DSP48E2_X1Y26        DSP_A_B_DATA                                 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.101    12.020    
                         clock uncertainty           -0.159    11.861    
    DSP48E2_X1Y26        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[8])
                                                     -0.276    11.585    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/DSP_A_B_DATA_INST/B[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 3.283ns (47.498%)  route 3.629ns (52.502%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 11.919 - 10.312 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.591ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.533ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.712     1.911    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/ap_clk
    RAMB18_X0Y22         RAMB18E2                                     r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.215     2.126 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/DOUTADOUT[5]
                         net (fo=8, routed)           0.310     2.436    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/out[0]
    SLICE_X2Y59          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.559 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0_i_11__1/O
                         net (fo=7, routed)           0.097     2.657    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/x_msb_ind_2_reg_894_pp0_iter1_reg_reg[1]
    SLICE_X1Y59          LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     2.694 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0_i_10__1/O
                         net (fo=6, routed)           0.222     2.915    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/DSP_A_B_DATA_INST
    SLICE_X4Y59          LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     3.040 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0_i_1/O
                         net (fo=3, routed)           0.643     3.683    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/B[15]
    DSP48E2_X1Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     3.834 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     3.834    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X1Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     3.907 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     3.907    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X1Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     4.516 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     4.516    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_MULTIPLIER.V<43>
    DSP48E2_X1Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     4.562 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     4.562    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X1Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     5.133 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.133    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.255 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.269    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/PCIN[47]
    DSP48E2_X1Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.546     5.815 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     5.815    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X1Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     5.924 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_OUTPUT_INST/P[6]
                         net (fo=5, routed)           0.619     6.543    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_n_211
    SLICE_X5Y55          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     6.633 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_i_5__1/O
                         net (fo=1, routed)           0.278     6.911    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_i_5__1_n_112
    SLICE_X6Y55          CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101     7.012 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     7.038    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_n_112
    SLICE_X6Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     7.120 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__5/O[3]
                         net (fo=3, routed)           0.381     7.501    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U/zext_ln429_fu_484_p1[25]
    SLICE_X2Y57          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     7.536 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U/add_ln429_1_fu_507_p2__1_carry__3_i_7/O
                         net (fo=1, routed)           0.209     7.745    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U_n_178
    SLICE_X3Y57          CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     7.862 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     7.888    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__3_n_112
    SLICE_X3Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.903 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     7.929    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__4_n_112
    SLICE_X3Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     8.045 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__5/O[7]
                         net (fo=3, routed)           0.777     8.823    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/B[15]
    DSP48E2_X1Y26        DSP_A_B_DATA                                 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/DSP_A_B_DATA_INST/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.447    11.919    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/CLK
    DSP48E2_X1Y26        DSP_A_B_DATA                                 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.101    12.020    
                         clock uncertainty           -0.159    11.861    
    DSP48E2_X1Y26        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[15])
                                                     -0.249    11.612    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.612    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST/A[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 3.234ns (47.156%)  route 3.624ns (52.844%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 11.918 - 10.312 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.591ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.533ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.712     1.911    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/ap_clk
    RAMB18_X0Y22         RAMB18E2                                     r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.215     2.126 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/DOUTADOUT[5]
                         net (fo=8, routed)           0.310     2.436    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/out[0]
    SLICE_X2Y59          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.559 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0_i_11__1/O
                         net (fo=7, routed)           0.097     2.657    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/x_msb_ind_2_reg_894_pp0_iter1_reg_reg[1]
    SLICE_X1Y59          LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     2.694 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0_i_10__1/O
                         net (fo=6, routed)           0.222     2.915    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/DSP_A_B_DATA_INST
    SLICE_X4Y59          LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     3.040 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0_i_1/O
                         net (fo=3, routed)           0.643     3.683    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/B[15]
    DSP48E2_X1Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     3.834 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     3.834    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X1Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     3.907 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     3.907    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X1Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     4.516 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     4.516    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_MULTIPLIER.V<43>
    DSP48E2_X1Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     4.562 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     4.562    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X1Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     5.133 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.133    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.255 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.269    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/PCIN[47]
    DSP48E2_X1Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.546     5.815 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     5.815    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X1Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     5.924 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_OUTPUT_INST/P[6]
                         net (fo=5, routed)           0.619     6.543    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_n_211
    SLICE_X5Y55          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     6.633 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_i_5__1/O
                         net (fo=1, routed)           0.278     6.911    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_i_5__1_n_112
    SLICE_X6Y55          CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101     7.012 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     7.038    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_n_112
    SLICE_X6Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     7.120 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__5/O[3]
                         net (fo=3, routed)           0.381     7.501    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U/zext_ln429_fu_484_p1[25]
    SLICE_X2Y57          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     7.536 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U/add_ln429_1_fu_507_p2__1_carry__3_i_7/O
                         net (fo=1, routed)           0.209     7.745    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U_n_178
    SLICE_X3Y57          CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     7.862 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     7.888    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__3_n_112
    SLICE_X3Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.903 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     7.929    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__4_n_112
    SLICE_X3Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     7.996 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__5/O[2]
                         net (fo=3, routed)           0.773     8.769    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/A[10]
    DSP48E2_X1Y27        DSP_A_B_DATA                                 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.446    11.918    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/CLK
    DSP48E2_X1Y27        DSP_A_B_DATA                                 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.101    12.019    
                         clock uncertainty           -0.159    11.860    
    DSP48E2_X1Y27        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[10])
                                                     -0.280    11.580    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST/A[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 3.283ns (47.840%)  route 3.579ns (52.160%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 11.918 - 10.312 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.591ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.533ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.712     1.911    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/ap_clk
    RAMB18_X0Y22         RAMB18E2                                     r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.215     2.126 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/DOUTADOUT[5]
                         net (fo=8, routed)           0.310     2.436    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/out[0]
    SLICE_X2Y59          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.559 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0_i_11__1/O
                         net (fo=7, routed)           0.097     2.657    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/x_msb_ind_2_reg_894_pp0_iter1_reg_reg[1]
    SLICE_X1Y59          LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     2.694 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0_i_10__1/O
                         net (fo=6, routed)           0.222     2.915    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/DSP_A_B_DATA_INST
    SLICE_X4Y59          LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     3.040 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0_i_1/O
                         net (fo=3, routed)           0.643     3.683    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/B[15]
    DSP48E2_X1Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     3.834 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     3.834    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X1Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     3.907 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     3.907    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X1Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     4.516 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     4.516    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_MULTIPLIER.V<43>
    DSP48E2_X1Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     4.562 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     4.562    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X1Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     5.133 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.133    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.255 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.269    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/PCIN[47]
    DSP48E2_X1Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.546     5.815 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     5.815    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X1Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     5.924 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_OUTPUT_INST/P[6]
                         net (fo=5, routed)           0.619     6.543    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_n_211
    SLICE_X5Y55          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     6.633 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_i_5__1/O
                         net (fo=1, routed)           0.278     6.911    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_i_5__1_n_112
    SLICE_X6Y55          CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101     7.012 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     7.038    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_n_112
    SLICE_X6Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     7.120 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__5/O[3]
                         net (fo=3, routed)           0.381     7.501    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U/zext_ln429_fu_484_p1[25]
    SLICE_X2Y57          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     7.536 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U/add_ln429_1_fu_507_p2__1_carry__3_i_7/O
                         net (fo=1, routed)           0.209     7.745    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U_n_178
    SLICE_X3Y57          CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     7.862 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     7.888    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__3_n_112
    SLICE_X3Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.903 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     7.929    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__4_n_112
    SLICE_X3Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     8.045 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__5/O[7]
                         net (fo=3, routed)           0.728     8.773    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/A[15]
    DSP48E2_X1Y27        DSP_A_B_DATA                                 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.446    11.918    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/CLK
    DSP48E2_X1Y27        DSP_A_B_DATA                                 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.101    12.019    
                         clock uncertainty           -0.159    11.860    
    DSP48E2_X1Y27        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[15])
                                                     -0.271    11.589    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST/A[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 3.283ns (47.849%)  route 3.578ns (52.151%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 11.918 - 10.312 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.591ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.533ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.712     1.911    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/ap_clk
    RAMB18_X0Y22         RAMB18E2                                     r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.215     2.126 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/DOUTADOUT[5]
                         net (fo=8, routed)           0.310     2.436    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/out[0]
    SLICE_X2Y59          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.559 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0_i_11__1/O
                         net (fo=7, routed)           0.097     2.657    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/x_msb_ind_2_reg_894_pp0_iter1_reg_reg[1]
    SLICE_X1Y59          LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     2.694 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0_i_10__1/O
                         net (fo=6, routed)           0.222     2.915    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/DSP_A_B_DATA_INST
    SLICE_X4Y59          LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     3.040 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0_i_1/O
                         net (fo=3, routed)           0.643     3.683    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/B[15]
    DSP48E2_X1Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     3.834 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     3.834    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X1Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     3.907 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     3.907    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X1Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     4.516 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     4.516    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_MULTIPLIER.V<43>
    DSP48E2_X1Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     4.562 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     4.562    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X1Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     5.133 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.133    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.255 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.269    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/PCIN[47]
    DSP48E2_X1Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.546     5.815 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     5.815    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X1Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     5.924 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_OUTPUT_INST/P[6]
                         net (fo=5, routed)           0.619     6.543    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_n_211
    SLICE_X5Y55          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     6.633 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_i_5__1/O
                         net (fo=1, routed)           0.278     6.911    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_i_5__1_n_112
    SLICE_X6Y55          CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101     7.012 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     7.038    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_n_112
    SLICE_X6Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     7.120 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__5/O[3]
                         net (fo=3, routed)           0.381     7.501    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U/zext_ln429_fu_484_p1[25]
    SLICE_X2Y57          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     7.536 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U/add_ln429_1_fu_507_p2__1_carry__3_i_7/O
                         net (fo=1, routed)           0.209     7.745    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U_n_178
    SLICE_X3Y57          CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     7.862 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     7.888    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__3_n_112
    SLICE_X3Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.903 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     7.929    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__4_n_112
    SLICE_X3Y59          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     8.045 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__5/O[5]
                         net (fo=3, routed)           0.727     8.772    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/A[13]
    DSP48E2_X1Y27        DSP_A_B_DATA                                 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.446    11.918    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/CLK
    DSP48E2_X1Y27        DSP_A_B_DATA                                 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.101    12.019    
                         clock uncertainty           -0.159    11.860    
    DSP48E2_X1Y27        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[13])
                                                     -0.272    11.588    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.588    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/DSP_A_B_DATA_INST/B[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 3.255ns (47.546%)  route 3.591ns (52.454%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 11.919 - 10.312 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.591ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.533ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.712     1.911    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/ap_clk
    RAMB18_X0Y22         RAMB18E2                                     r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.215     2.126 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/x_msb_ind_2_reg_894_reg_rep_1/DOUTADOUT[5]
                         net (fo=8, routed)           0.310     2.436    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/out[0]
    SLICE_X2Y59          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.559 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0_i_11__1/O
                         net (fo=7, routed)           0.097     2.657    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/x_msb_ind_2_reg_894_pp0_iter1_reg_reg[1]
    SLICE_X1Y59          LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     2.694 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0_i_10__1/O
                         net (fo=6, routed)           0.222     2.915    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/DSP_A_B_DATA_INST
    SLICE_X4Y59          LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     3.040 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0_i_1/O
                         net (fo=3, routed)           0.643     3.683    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/B[15]
    DSP48E2_X1Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     3.834 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     3.834    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X1Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     3.907 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     3.907    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X1Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     4.516 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     4.516    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_MULTIPLIER.V<43>
    DSP48E2_X1Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     4.562 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     4.562    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X1Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     5.133 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.133    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.255 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.269    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/PCIN[47]
    DSP48E2_X1Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.546     5.815 f  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     5.815    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X1Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     5.924 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/DSP_OUTPUT_INST/P[6]
                         net (fo=5, routed)           0.619     6.543    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_n_211
    SLICE_X5Y55          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     6.633 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_i_5__1/O
                         net (fo=1, routed)           0.278     6.911    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_i_5__1_n_112
    SLICE_X6Y55          CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101     7.012 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     7.038    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__4_n_112
    SLICE_X6Y56          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     7.120 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1_carry__5/O[3]
                         net (fo=3, routed)           0.381     7.501    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U/zext_ln429_fu_484_p1[25]
    SLICE_X2Y57          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     7.536 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U/add_ln429_1_fu_507_p2__1_carry__3_i_7/O
                         net (fo=1, routed)           0.209     7.745    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/f_x_msb_2_table_U_n_178
    SLICE_X3Y57          CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     7.862 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     7.888    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__3_n_112
    SLICE_X3Y58          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     7.991 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/add_ln429_1_fu_507_p2__1_carry__4/O[6]
                         net (fo=3, routed)           0.766     8.757    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/B[6]
    DSP48E2_X1Y26        DSP_A_B_DATA                                 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/DSP_A_B_DATA_INST/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.447    11.919    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/CLK
    DSP48E2_X1Y26        DSP_A_B_DATA                                 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.101    12.020    
                         clock uncertainty           -0.159    11.861    
    DSP48E2_X1Y26        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[6])
                                                     -0.269    11.592    design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.592    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  2.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_42ns_20ns_42_46_1_U45/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/divisor_tmp_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_42ns_20ns_42_46_1_U45/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/loop[0].divisor_tmp_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.058ns (35.642%)  route 0.105ns (64.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.480ns (routing 0.533ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.591ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.480     1.640    design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_42ns_20ns_42_46_1_U45/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/ap_clk
    SLICE_X26Y120        FDRE                                         r  design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_42ns_20ns_42_46_1_U45/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/divisor_tmp_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.698 r  design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_42ns_20ns_42_46_1_U45/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/divisor_tmp_reg[0][6]/Q
                         net (fo=2, routed)           0.105     1.803    design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_42ns_20ns_42_46_1_U45/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/divisor_tmp_reg[0]_178[6]
    SLICE_X26Y117        FDRE                                         r  design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_42ns_20ns_42_46_1_U45/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/loop[0].divisor_tmp_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.628     1.827    design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_42ns_20ns_42_46_1_U45/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/ap_clk
    SLICE_X26Y117        FDRE                                         r  design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_42ns_20ns_42_46_1_U45/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/loop[0].divisor_tmp_reg[1][6]/C
                         clock pessimism             -0.097     1.730    
    SLICE_X26Y117        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.792    design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_42ns_20ns_42_46_1_U45/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/loop[0].divisor_tmp_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/gesture_model_0/inst/batch_normalization_1_U0/output_2_fu_138_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/batch_normalization_1_U0/ap_return_2_preg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.060ns (46.835%)  route 0.068ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.431ns (routing 0.533ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.646ns (routing 0.591ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.431     1.591    design_1_i/gesture_model_0/inst/batch_normalization_1_U0/ap_clk
    SLICE_X8Y3           FDRE                                         r  design_1_i/gesture_model_0/inst/batch_normalization_1_U0/output_2_fu_138_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.651 r  design_1_i/gesture_model_0/inst/batch_normalization_1_U0/output_2_fu_138_reg[4]/Q
                         net (fo=2, routed)           0.068     1.719    design_1_i/gesture_model_0/inst/batch_normalization_1_U0/output_2_fu_138[4]
    SLICE_X8Y2           FDRE                                         r  design_1_i/gesture_model_0/inst/batch_normalization_1_U0/ap_return_2_preg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.646     1.845    design_1_i/gesture_model_0/inst/batch_normalization_1_U0/ap_clk
    SLICE_X8Y2           FDRE                                         r  design_1_i/gesture_model_0/inst/batch_normalization_1_U0/ap_return_2_preg_reg[4]/C
                         clock pessimism             -0.199     1.646    
    SLICE_X8Y2           FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.708    design_1_i/gesture_model_0/inst/batch_normalization_1_U0/ap_return_2_preg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[38].divisor_tmp_reg[39][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[39].divisor_tmp_reg[40][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.059ns (45.382%)  route 0.071ns (54.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.418ns (routing 0.533ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.591ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.418     1.578    design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/ap_clk
    SLICE_X7Y43          FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[38].divisor_tmp_reg[39][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.637 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[38].divisor_tmp_reg[39][2]/Q
                         net (fo=2, routed)           0.071     1.708    design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[38].divisor_tmp_reg[39]_91[2]
    SLICE_X7Y42          FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[39].divisor_tmp_reg[40][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.633     1.832    design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/ap_clk
    SLICE_X7Y42          FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[39].divisor_tmp_reg[40][2]/C
                         clock pessimism             -0.197     1.635    
    SLICE_X7Y42          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.697    design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[39].divisor_tmp_reg[40][2]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_42ns_20ns_42_46_1_U45/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/divisor_tmp_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_42ns_20ns_42_46_1_U45/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/loop[0].divisor_tmp_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.059ns (36.068%)  route 0.105ns (63.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.480ns (routing 0.533ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.591ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.480     1.640    design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_42ns_20ns_42_46_1_U45/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/ap_clk
    SLICE_X26Y120        FDRE                                         r  design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_42ns_20ns_42_46_1_U45/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/divisor_tmp_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y120        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.699 r  design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_42ns_20ns_42_46_1_U45/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/divisor_tmp_reg[0][1]/Q
                         net (fo=2, routed)           0.105     1.803    design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_42ns_20ns_42_46_1_U45/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/divisor_tmp_reg[0]_178[1]
    SLICE_X26Y117        FDRE                                         r  design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_42ns_20ns_42_46_1_U45/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/loop[0].divisor_tmp_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.628     1.827    design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_42ns_20ns_42_46_1_U45/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/ap_clk
    SLICE_X26Y117        FDRE                                         r  design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_42ns_20ns_42_46_1_U45/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/loop[0].divisor_tmp_reg[1][1]/C
                         clock pessimism             -0.097     1.730    
    SLICE_X26Y117        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.792    design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_42ns_20ns_42_46_1_U45/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/loop[0].divisor_tmp_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[21].divisor_tmp_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[22].divisor_tmp_reg[23][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.821%)  route 0.071ns (55.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.405ns (routing 0.533ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.591ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.405     1.565    design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/ap_clk
    SLICE_X12Y63         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[21].divisor_tmp_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.623 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[21].divisor_tmp_reg[22][1]/Q
                         net (fo=2, routed)           0.071     1.694    design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[21].divisor_tmp_reg[22]_57[1]
    SLICE_X12Y62         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[22].divisor_tmp_reg[23][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.617     1.816    design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/ap_clk
    SLICE_X12Y62         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[22].divisor_tmp_reg[23][1]/C
                         clock pessimism             -0.196     1.620    
    SLICE_X12Y62         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.682    design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[22].divisor_tmp_reg[23][1]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/gesture_model_0/inst/batch_normalization_1_U0/sdiv_42ns_20ns_42_46_1_U65/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/loop[7].divisor_tmp_reg[8][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/batch_normalization_1_U0/sdiv_42ns_20ns_42_46_1_U65/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/loop[8].divisor_tmp_reg[9][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.059ns (45.382%)  route 0.071ns (54.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.404ns (routing 0.533ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.591ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.404     1.564    design_1_i/gesture_model_0/inst/batch_normalization_1_U0/sdiv_42ns_20ns_42_46_1_U65/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/ap_clk
    SLICE_X10Y32         FDRE                                         r  design_1_i/gesture_model_0/inst/batch_normalization_1_U0/sdiv_42ns_20ns_42_46_1_U65/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/loop[7].divisor_tmp_reg[8][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.623 r  design_1_i/gesture_model_0/inst/batch_normalization_1_U0/sdiv_42ns_20ns_42_46_1_U65/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/loop[7].divisor_tmp_reg[8][8]/Q
                         net (fo=2, routed)           0.071     1.694    design_1_i/gesture_model_0/inst/batch_normalization_1_U0/sdiv_42ns_20ns_42_46_1_U65/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/loop[7].divisor_tmp_reg[8]_275[8]
    SLICE_X10Y31         FDRE                                         r  design_1_i/gesture_model_0/inst/batch_normalization_1_U0/sdiv_42ns_20ns_42_46_1_U65/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/loop[8].divisor_tmp_reg[9][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.618     1.817    design_1_i/gesture_model_0/inst/batch_normalization_1_U0/sdiv_42ns_20ns_42_46_1_U65/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/ap_clk
    SLICE_X10Y31         FDRE                                         r  design_1_i/gesture_model_0/inst/batch_normalization_1_U0/sdiv_42ns_20ns_42_46_1_U65/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/loop[8].divisor_tmp_reg[9][8]/C
                         clock pessimism             -0.198     1.619    
    SLICE_X10Y31         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.681    design_1_i/gesture_model_0/inst/batch_normalization_1_U0/sdiv_42ns_20ns_42_46_1_U65/gesture_model_sdiv_42ns_20ns_42_46_1_divider_u/loop[8].divisor_tmp_reg[9][8]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[32].divisor_tmp_reg[33][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[33].divisor_tmp_reg[34][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.059ns (45.949%)  route 0.069ns (54.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.421ns (routing 0.533ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.591ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.421     1.581    design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/ap_clk
    SLICE_X12Y54         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[32].divisor_tmp_reg[33][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.640 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[32].divisor_tmp_reg[33][22]/Q
                         net (fo=2, routed)           0.069     1.709    design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[32].divisor_tmp_reg[33]_79[22]
    SLICE_X12Y53         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[33].divisor_tmp_reg[34][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.632     1.831    design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/ap_clk
    SLICE_X12Y53         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[33].divisor_tmp_reg[34][22]/C
                         clock pessimism             -0.197     1.634    
    SLICE_X12Y53         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.696    design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_277/sdiv_42ns_24s_24_46_1_U138/gesture_model_sdiv_42ns_24s_24_46_1_divider_u/loop[33].divisor_tmp_reg[34][22]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.060ns (24.590%)  route 0.184ns (75.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.456ns (routing 0.533ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.591ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.456     1.616    design_1_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X11Y125        FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.676 r  design_1_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][26]/Q
                         net (fo=1, routed)           0.184     1.860    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/DIG0
    SLICE_X5Y122         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.721     1.920    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X5Y122         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG/CLK
                         clock pessimism             -0.151     1.769    
    SLICE_X5Y122         RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     1.847    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/gesture_model_0/inst/batch_norm_out_1_6_U/U_gesture_model_fifo_w24_d2_S_ShiftReg/SRL_SIG_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/batch_norm_out_1_6_U/U_gesture_model_fifo_w24_d2_S_ShiftReg/SRL_SIG_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.059ns (46.833%)  route 0.067ns (53.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      1.444ns (routing 0.533ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.591ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.444     1.604    design_1_i/gesture_model_0/inst/batch_norm_out_1_6_U/U_gesture_model_fifo_w24_d2_S_ShiftReg/ap_clk
    SLICE_X2Y8           FDRE                                         r  design_1_i/gesture_model_0/inst/batch_norm_out_1_6_U/U_gesture_model_fifo_w24_d2_S_ShiftReg/SRL_SIG_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.663 r  design_1_i/gesture_model_0/inst/batch_norm_out_1_6_U/U_gesture_model_fifo_w24_d2_S_ShiftReg/SRL_SIG_reg[0][20]/Q
                         net (fo=2, routed)           0.067     1.730    design_1_i/gesture_model_0/inst/batch_norm_out_1_6_U/U_gesture_model_fifo_w24_d2_S_ShiftReg/SRL_SIG_reg[0]_170[20]
    SLICE_X2Y9           FDRE                                         r  design_1_i/gesture_model_0/inst/batch_norm_out_1_6_U/U_gesture_model_fifo_w24_d2_S_ShiftReg/SRL_SIG_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.655     1.854    design_1_i/gesture_model_0/inst/batch_norm_out_1_6_U/U_gesture_model_fifo_w24_d2_S_ShiftReg/ap_clk
    SLICE_X2Y9           FDRE                                         r  design_1_i/gesture_model_0/inst/batch_norm_out_1_6_U/U_gesture_model_fifo_w24_d2_S_ShiftReg/SRL_SIG_reg[1][20]/C
                         clock pessimism             -0.200     1.655    
    SLICE_X2Y9           FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.717    design_1_i/gesture_model_0/inst/batch_norm_out_1_6_U/U_gesture_model_fifo_w24_d2_S_ShiftReg/SRL_SIG_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINADIN[24]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.059ns (18.730%)  route 0.256ns (81.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.400ns (routing 0.533ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.591ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.400     1.560    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X6Y94          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.619 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[24]/Q
                         net (fo=1, routed)           0.256     1.875    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[24]
    RAMB36_X0Y24         RAMB36E2                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINADIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.787     1.986    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y24         RAMB36E2                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.097     1.889    
    RAMB36_X0Y24         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[24])
                                                     -0.028     1.861    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.156 }
Period(ns):         10.312
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.312      7.312      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP6RCLK     n/a            3.000         10.312      7.312      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Min Period        n/a     PS8/SAXIGP6WCLK     n/a            3.000         10.312      7.312      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.312      8.743      RAMB36_X1Y19  design_1_i/gesture_model_0/inst/batch_norm_out_0_U/gen_buffer[0].gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.312      8.743      RAMB18_X1Y34  design_1_i/gesture_model_0/inst/batch_norm_out_0_U/gen_buffer[0].gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.312      8.743      RAMB36_X1Y18  design_1_i/gesture_model_0/inst/batch_norm_out_0_U/gen_buffer[1].gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.312      8.743      RAMB18_X1Y35  design_1_i/gesture_model_0/inst/batch_norm_out_0_U/gen_buffer[1].gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.312      8.743      RAMB36_X1Y21  design_1_i/gesture_model_0/inst/conv1d_out_0_U/gesture_model_conv1d_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.312      8.743      RAMB36_X1Y22  design_1_i/gesture_model_0/inst/conv1d_out_0_U/gesture_model_conv1d_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.312      8.743      RAMB36_X1Y20  design_1_i/gesture_model_0/inst/conv1d_out_0_U/gesture_model_conv1d_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP6RCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Low Pulse Width   Fast    PS8/SAXIGP6RCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Low Pulse Width   Slow    PS8/SAXIGP6WCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Low Pulse Width   Fast    PS8/SAXIGP6WCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB36_X1Y24  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB36_X1Y24  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X1Y24  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X1Y24  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP6RCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Fast    PS8/SAXIGP6RCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Slow    PS8/SAXIGP6WCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
High Pulse Width  Fast    PS8/SAXIGP6WCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB36_X1Y24  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB36_X1Y24  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X1Y24  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X1Y24  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.157ns  (logic 0.123ns (10.631%)  route 1.034ns (89.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.388ns (routing 0.533ns, distribution 0.855ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.884     0.884    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y91          LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.007 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.150     1.157    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y91          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.388     1.548    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.050ns (8.929%)  route 0.510ns (91.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.984ns (routing 0.365ns, distribution 0.619ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.461     0.461    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y91          LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.050     0.511 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.049     0.560    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y91          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       0.984     1.122    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y91          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.881ns  (logic 0.080ns (4.253%)  route 1.801ns (95.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.577ns (routing 0.591ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.533ns, distribution 0.904ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.577     1.776    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X0Y92          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.856 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1206, routed)        1.801     3.657    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X0Y156         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.437     1.597    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/m_axi_mm2s_aclk
    SLICE_X0Y156         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.810ns  (logic 0.080ns (4.420%)  route 1.730ns (95.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.577ns (routing 0.591ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.533ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.577     1.776    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X0Y92          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.856 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1206, routed)        1.730     3.586    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X6Y163         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.451     1.611    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/m_axi_mm2s_aclk
    SLICE_X6Y163         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.734ns  (logic 0.117ns (6.747%)  route 1.617ns (93.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.577ns (routing 0.591ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.533ns, distribution 0.905ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.577     1.776    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X0Y92          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.856 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1206, routed)        1.333     3.189    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X14Y149        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     3.226 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.284     3.510    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X14Y149        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.438     1.598    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X14Y149        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.258ns  (logic 0.079ns (6.277%)  route 1.179ns (93.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.591ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.533ns, distribution 0.873ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.629     1.828    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y146        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.907 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.179     3.087    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y112         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.406     1.566    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y112         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.258ns  (logic 0.079ns (6.277%)  route 1.179ns (93.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.591ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.533ns, distribution 0.873ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.629     1.828    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y146        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.907 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.179     3.087    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y112         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.406     1.566    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y112         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.258ns  (logic 0.079ns (6.277%)  route 1.179ns (93.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.591ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.533ns, distribution 0.873ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.629     1.828    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y146        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.907 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.179     3.087    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y112         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.406     1.566    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y112         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.107ns  (logic 0.079ns (7.136%)  route 1.028ns (92.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.591ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.533ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.629     1.828    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y146        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.907 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.028     2.935    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X15Y133        FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.458     1.618    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y133        FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.107ns  (logic 0.079ns (7.136%)  route 1.028ns (92.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.591ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.533ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.629     1.828    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y146        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.907 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.028     2.935    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X15Y133        FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.458     1.618    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y133        FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.107ns  (logic 0.079ns (7.136%)  route 1.028ns (92.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.591ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.533ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.629     1.828    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y146        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.907 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.028     2.935    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X15Y133        FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.458     1.618    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y133        FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.091ns  (logic 0.079ns (7.238%)  route 1.012ns (92.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.591ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.533ns, distribution 0.876ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.629     1.828    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y146        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.907 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.012     2.920    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y118         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.409     1.569    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y118         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.039ns (11.156%)  route 0.311ns (88.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.895ns (routing 0.324ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.365ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       0.895     1.006    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y146        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.045 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.311     1.355    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y145        FDCE                                         f  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.021     1.159    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X12Y145        FDCE                                         r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.039ns (11.156%)  route 0.311ns (88.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.895ns (routing 0.324ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.365ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       0.895     1.006    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y146        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.045 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.311     1.355    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y145        FDCE                                         f  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.021     1.159    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X12Y145        FDCE                                         r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.039ns (11.156%)  route 0.311ns (88.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.895ns (routing 0.324ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.365ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       0.895     1.006    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y146        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.045 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.311     1.355    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y145        FDCE                                         f  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.021     1.159    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X12Y145        FDCE                                         r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.039ns (10.719%)  route 0.325ns (89.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.895ns (routing 0.324ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.365ns, distribution 0.666ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       0.895     1.006    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y146        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.045 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.325     1.369    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X11Y136        FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.031     1.169    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y136        FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.039ns (10.719%)  route 0.325ns (89.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.895ns (routing 0.324ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.365ns, distribution 0.666ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       0.895     1.006    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y146        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.045 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.325     1.369    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X11Y136        FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.031     1.169    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y136        FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.039ns (10.719%)  route 0.325ns (89.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.895ns (routing 0.324ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.365ns, distribution 0.666ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       0.895     1.006    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y146        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.045 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.325     1.369    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X11Y136        FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.031     1.169    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y136        FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.039ns (10.613%)  route 0.328ns (89.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.895ns (routing 0.324ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.365ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       0.895     1.006    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y146        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.045 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.328     1.373    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y133        FDCE                                         f  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.034     1.172    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y133        FDCE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.039ns (10.613%)  route 0.328ns (89.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.895ns (routing 0.324ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.365ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       0.895     1.006    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y146        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.045 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.328     1.373    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y133        FDCE                                         f  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.034     1.172    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y133        FDCE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.039ns (10.613%)  route 0.328ns (89.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.895ns (routing 0.324ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.365ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       0.895     1.006    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y146        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.045 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.328     1.373    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y133        FDCE                                         f  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.034     1.172    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y133        FDCE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.039ns (10.047%)  route 0.349ns (89.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.895ns (routing 0.324ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.365ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       0.895     1.006    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y146        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.045 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.349     1.394    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y141        FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=22201, routed)       1.024     1.162    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X12Y141        FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





