{
  "top_module": "mips_pipeline",
  "modules": {
    "mips_pipeline": {
      "annotations": {
        "source": [
          "reset",
          "IF_PC_d_out"
        ],
        "sink": [
          "WB_wd_reg"
        ],
        "always_eq": [
          "reset",
          "IF_PC_d_out",
          "MEM_address"
        ],
        "initial_eq": [
          "EX_MemRead",
          "EX_MemWrite",
          "EX_MemtoReg",
          "EX_RegDst",
          "EX_RegWrite",
          "EX_extend",
          "EX_rd",
          "EX_rs",
          "EX_rt",
          "ForwardA",
          "ForwardB",
          "ID_instr",
          "ID_pc4",
          "MEM_MemRead",
          "MEM_MemWrite",
          "MEM_MemtoReg",
          "MEM_RegRd",
          "MEM_RegWrite",
          "Stall",
          "WB_MemtoReg",
          "WB_RegRd",
          "WB_RegWrite"
        ]
      },
      "clock": "clk"
    },
    "control_pipeline": {
      "annotations": {
        "initial_eq": [
          "ALUOp",
          "ALUSrc",
          "MemWrite",
          "RegDst",
          "RegWrite"
        ]
      },
      "inline": false
    },
    "rom32": {
      "annotations": {
        "initial_eq": [
          "data_out"
        ]
      }
    },
    "mem32": {
      "clock": "clk",
      "inline": false
    },
    "reg_file": {
      "clock": "clk",
      "inline": false
    }
  }
}
