set_max_delay 10 -rise -fall -from and1 -rise_from clk1 -fall_through adder1 -to and1 -ignore_clock_latency -probe -reset_path
