`timescale 1ns / 1ps



//module D_FF(q,d,clk);
//input d,clk;
//output reg q;
//always@(posedge clk)
//if(clk)
//q <= d;
//endmodule


////poeitive edge trigger with reset
module D_FF(q,d,clk,rst);
input d,clk,rst;
output reg q;
always@(posedge clk or posedge rst)
if(rst)
q<=1'b0;
else
q<=d;
endmodule

//negative edge trigger with reset
//module D_FF(q,d,clk,rst);
//input d,clk,rst;
//output reg q;
//always@(negedge  clk or posedge rst)
//if(rst)
//q<=1'b0;
//else
//q<=d;
//endmodule