** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=3e-6 W=6e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=1e-6 W=50e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=21e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=21e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=76e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=1e-6 W=141e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=10e-6 W=537e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=1e-6 W=68e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=10e-6 W=537e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=3e-6 W=66e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=3e-6 W=125e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=1e-6 W=107e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=1e-6 W=158e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=1e-6 W=158e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=449e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=65e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=65e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 53 dB
** Power consumption: 8.06501 mW
** Area: 14810 (mu_m)^2
** Transit frequency: 66.9931 MHz
** Transit frequency with error factor: 66.9936 MHz
** Slew rate: 64.2523 V/mu_s
** Phase margin: 55.004Â°
** CMRR: 97 dB
** negPSRR: 96 dB
** posPSRR: 53 dB
** VoutMax: 4.48001 V
** VoutMin: 0.390001 V
** VcmMax: 4.32001 V
** VcmMin: 1.35001 V


** Expected Currents: 
** NormalTransistorNmos: 110.166 muA
** NormalTransistorPmos: -643.944 muA
** DiodeTransistorPmos: -102.279 muA
** DiodeTransistorPmos: -102.279 muA
** NormalTransistorNmos: 204.558 muA
** NormalTransistorNmos: 204.557 muA
** NormalTransistorNmos: 102.28 muA
** NormalTransistorNmos: 102.28 muA
** NormalTransistorNmos: 322.155 muA
** NormalTransistorNmos: 322.154 muA
** NormalTransistorPmos: -322.154 muA
** NormalTransistorNmos: 322.155 muA
** NormalTransistorNmos: 322.154 muA
** NormalTransistorPmos: -322.154 muA
** DiodeTransistorNmos: 643.945 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -110.165 muA


** Expected Voltages: 
** ibias: 0.647001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 0.797001  V
** inSourceStageBiasComplementarySecondStage: 0.560001  V
** inTransconductanceComplementarySecondStage: 3.91201  V
** out: 2.5  V
** outFirstStage: 3.91201  V
** outVoltageBiasXXpXX0: 3.80001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.242001  V
** sourceTransconductance: 1.94501  V
** innerStageBias: 0.155001  V
** inner: 0.227001  V


.END