// Seed: 3230373294
module module_0 (
    input wire id_0,
    output tri0 id_1,
    input tri1 id_2,
    input tri id_3,
    input wand id_4,
    output wor id_5,
    input supply1 id_6,
    output supply0 id_7,
    input wire id_8,
    output wand id_9,
    input tri0 id_10,
    input wor id_11,
    output supply0 id_12,
    input supply1 id_13
    , id_16,
    input wor id_14
);
  assign id_5  = id_16;
  assign id_12 = -1;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output uwire id_2,
    input wire id_3,
    input tri id_4,
    input tri0 id_5,
    output tri id_6,
    output wor id_7,
    output tri0 id_8,
    input supply0 id_9,
    output uwire id_10
    , id_22,
    input wire id_11,
    output tri id_12,
    output uwire id_13,
    input wire id_14,
    input wor id_15,
    output uwire id_16,
    output wor id_17,
    output supply1 id_18,
    input tri id_19
    , id_23,
    input wand id_20
);
  logic id_24, id_25;
  module_0 modCall_1 (
      id_20,
      id_6,
      id_3,
      id_19,
      id_11,
      id_18,
      id_3,
      id_17,
      id_4,
      id_8,
      id_3,
      id_5,
      id_17,
      id_4,
      id_14
  );
  assign modCall_1.id_8 = 0;
endmodule
