
*** Running vivado
    with args -log ArmInstructionAddressRegister.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ArmInstructionAddressRegister.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ArmInstructionAddressRegister.tcl -notrace
Command: link_design -top ArmInstructionAddressRegister -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/tu-berlin.de/home/v/vincenthp2603/irb-ubuntu/HardwarePratikum/HardwarePRK-SoSe20/HWPTI_Master.xdc]
Finished Parsing XDC File [/afs/tu-berlin.de/home/v/vincenthp2603/irb-ubuntu/HardwarePratikum/HardwarePRK-SoSe20/HWPTI_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 30 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1452.574 ; gain = 296.645 ; free physical = 26547 ; free virtual = 32407
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1527.605 ; gain = 75.031 ; free physical = 26536 ; free virtual = 32401
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1531db6de

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1987.035 ; gain = 0.000 ; free physical = 26118 ; free virtual = 32027
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1531db6de

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1987.035 ; gain = 0.000 ; free physical = 26142 ; free virtual = 32027
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 191fe34f5

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1987.035 ; gain = 0.000 ; free physical = 26141 ; free virtual = 32028
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 191fe34f5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1987.035 ; gain = 0.000 ; free physical = 26141 ; free virtual = 32028
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 191fe34f5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1987.035 ; gain = 0.000 ; free physical = 26141 ; free virtual = 32028
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1987.035 ; gain = 0.000 ; free physical = 26140 ; free virtual = 32028
Ending Logic Optimization Task | Checksum: 191fe34f5

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:01 . Memory (MB): peak = 1987.035 ; gain = 0.000 ; free physical = 26140 ; free virtual = 32028

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 601734af

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1987.035 ; gain = 0.000 ; free physical = 26136 ; free virtual = 32027
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 1987.035 ; gain = 534.461 ; free physical = 26136 ; free virtual = 32027
INFO: [Common 17-1381] The checkpoint '/afs/tu-berlin.de/home/v/vincenthp2603/irb-ubuntu/HardwarePratikum/HardwarePRK-SoSe20/Blatt01/Vivado_WORK/Tutorial/Tutorial_Project/HWP1/HWP1.runs/impl_1/ArmInstructionAddressRegister_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ArmInstructionAddressRegister_drc_opted.rpt -pb ArmInstructionAddressRegister_drc_opted.pb -rpx ArmInstructionAddressRegister_drc_opted.rpx
Command: report_drc -file ArmInstructionAddressRegister_drc_opted.rpt -pb ArmInstructionAddressRegister_drc_opted.pb -rpx ArmInstructionAddressRegister_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/tu-berlin.de/home/v/vincenthp2603/irb-ubuntu/HardwarePratikum/HardwarePRK-SoSe20/Blatt01/Vivado_WORK/Tutorial/Tutorial_Project/HWP1/HWP1.runs/impl_1/ArmInstructionAddressRegister_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2051.066 ; gain = 0.000 ; free physical = 26104 ; free virtual = 32012
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4bf28188

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2051.066 ; gain = 0.000 ; free physical = 26104 ; free virtual = 32012
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2051.066 ; gain = 0.000 ; free physical = 26103 ; free virtual = 32012

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 199ba357f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2051.066 ; gain = 0.000 ; free physical = 26104 ; free virtual = 32005

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c01dbd24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2051.066 ; gain = 0.000 ; free physical = 26103 ; free virtual = 32007

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c01dbd24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2051.066 ; gain = 0.000 ; free physical = 26103 ; free virtual = 32007
Phase 1 Placer Initialization | Checksum: 1c01dbd24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2051.066 ; gain = 0.000 ; free physical = 26103 ; free virtual = 32007

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1ed4524f8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.094 ; gain = 56.027 ; free physical = 26083 ; free virtual = 31990

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ed4524f8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.094 ; gain = 56.027 ; free physical = 26084 ; free virtual = 31990

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c78ca606

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.094 ; gain = 56.027 ; free physical = 26083 ; free virtual = 31990

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a0e8fba2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.094 ; gain = 56.027 ; free physical = 26082 ; free virtual = 31990

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a0e8fba2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.094 ; gain = 56.027 ; free physical = 26082 ; free virtual = 31990

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19f982d48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.094 ; gain = 56.027 ; free physical = 26079 ; free virtual = 31987

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19f982d48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.094 ; gain = 56.027 ; free physical = 26079 ; free virtual = 31987

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19f982d48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.094 ; gain = 56.027 ; free physical = 26079 ; free virtual = 31987
Phase 3 Detail Placement | Checksum: 19f982d48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.094 ; gain = 56.027 ; free physical = 26079 ; free virtual = 31987

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 19f982d48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.094 ; gain = 56.027 ; free physical = 26079 ; free virtual = 31987

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19f982d48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.094 ; gain = 56.027 ; free physical = 26080 ; free virtual = 31989

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19f982d48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.094 ; gain = 56.027 ; free physical = 26080 ; free virtual = 31989

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 19f982d48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.094 ; gain = 56.027 ; free physical = 26080 ; free virtual = 31989
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19f982d48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.094 ; gain = 56.027 ; free physical = 26080 ; free virtual = 31989
Ending Placer Task | Checksum: 147849f27

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.094 ; gain = 56.027 ; free physical = 26088 ; free virtual = 31997
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2107.094 ; gain = 56.027 ; free physical = 26088 ; free virtual = 31997
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2107.094 ; gain = 0.000 ; free physical = 26085 ; free virtual = 31996
INFO: [Common 17-1381] The checkpoint '/afs/tu-berlin.de/home/v/vincenthp2603/irb-ubuntu/HardwarePratikum/HardwarePRK-SoSe20/Blatt01/Vivado_WORK/Tutorial/Tutorial_Project/HWP1/HWP1.runs/impl_1/ArmInstructionAddressRegister_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ArmInstructionAddressRegister_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2107.094 ; gain = 0.000 ; free physical = 26081 ; free virtual = 31992
INFO: [runtcl-4] Executing : report_utilization -file ArmInstructionAddressRegister_utilization_placed.rpt -pb ArmInstructionAddressRegister_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2107.094 ; gain = 0.000 ; free physical = 26087 ; free virtual = 31998
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ArmInstructionAddressRegister_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2107.094 ; gain = 0.000 ; free physical = 26087 ; free virtual = 31998
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-7] CONFIG_VOLTAGE with Config Bank VCCO: The CONFIG_MODE property of current_design specifies a configuration mode (SPIx4) that uses pins in bank 14.  I/O standards used in this bank have a voltage requirement of 1.80.  However, the CONFIG_VOLTAGE for current_design is set to 3.3.  Ensure that your configuration voltage is compatible with the I/O standards in banks used by your configuration mode.  Refer to device configuration user guide for more information.    Pins used by config mode: D18 (IO_L1P_T0_D00_MOSI_14), D19 (IO_L1N_T0_D01_DIN_14), G18 (IO_L2P_T0_D02_14), F18 (IO_L2N_T0_D03_14), E18 (IO_L3P_T0_DQS_PUDC_B_14), and K19 (IO_L6P_T0_FCS_B_14)
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4d7b2ff3 ConstDB: 0 ShapeSum: fa096f34 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 186f1e930

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2122.738 ; gain = 15.645 ; free physical = 25962 ; free virtual = 31884
Post Restoration Checksum: NetGraph: acd734be NumContArr: da1ab472 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 186f1e930

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2130.727 ; gain = 23.633 ; free physical = 25959 ; free virtual = 31854

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 186f1e930

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2130.727 ; gain = 23.633 ; free physical = 25959 ; free virtual = 31854
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 71ef9ffd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2139.727 ; gain = 32.633 ; free physical = 25950 ; free virtual = 31847

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f6c7724a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2139.727 ; gain = 32.633 ; free physical = 25951 ; free virtual = 31848

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1964716ce

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2139.727 ; gain = 32.633 ; free physical = 25950 ; free virtual = 31848
Phase 4 Rip-up And Reroute | Checksum: 1964716ce

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2139.727 ; gain = 32.633 ; free physical = 25950 ; free virtual = 31848

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1964716ce

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2139.727 ; gain = 32.633 ; free physical = 25950 ; free virtual = 31848

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1964716ce

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2139.727 ; gain = 32.633 ; free physical = 25950 ; free virtual = 31848
Phase 6 Post Hold Fix | Checksum: 1964716ce

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2139.727 ; gain = 32.633 ; free physical = 25950 ; free virtual = 31848

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.274575 %
  Global Horizontal Routing Utilization  = 0.319365 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 33.3333%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 24.3243%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1964716ce

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2139.727 ; gain = 32.633 ; free physical = 25950 ; free virtual = 31847

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1964716ce

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2141.727 ; gain = 34.633 ; free physical = 25950 ; free virtual = 31847

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14750eb5b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2141.727 ; gain = 34.633 ; free physical = 25950 ; free virtual = 31848
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2141.727 ; gain = 34.633 ; free physical = 25981 ; free virtual = 31879

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2141.727 ; gain = 34.633 ; free physical = 25981 ; free virtual = 31879
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2141.727 ; gain = 0.000 ; free physical = 25978 ; free virtual = 31879
INFO: [Common 17-1381] The checkpoint '/afs/tu-berlin.de/home/v/vincenthp2603/irb-ubuntu/HardwarePratikum/HardwarePRK-SoSe20/Blatt01/Vivado_WORK/Tutorial/Tutorial_Project/HWP1/HWP1.runs/impl_1/ArmInstructionAddressRegister_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ArmInstructionAddressRegister_drc_routed.rpt -pb ArmInstructionAddressRegister_drc_routed.pb -rpx ArmInstructionAddressRegister_drc_routed.rpx
Command: report_drc -file ArmInstructionAddressRegister_drc_routed.rpt -pb ArmInstructionAddressRegister_drc_routed.pb -rpx ArmInstructionAddressRegister_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/tu-berlin.de/home/v/vincenthp2603/irb-ubuntu/HardwarePratikum/HardwarePRK-SoSe20/Blatt01/Vivado_WORK/Tutorial/Tutorial_Project/HWP1/HWP1.runs/impl_1/ArmInstructionAddressRegister_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ArmInstructionAddressRegister_methodology_drc_routed.rpt -pb ArmInstructionAddressRegister_methodology_drc_routed.pb -rpx ArmInstructionAddressRegister_methodology_drc_routed.rpx
Command: report_methodology -file ArmInstructionAddressRegister_methodology_drc_routed.rpt -pb ArmInstructionAddressRegister_methodology_drc_routed.pb -rpx ArmInstructionAddressRegister_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /afs/tu-berlin.de/home/v/vincenthp2603/irb-ubuntu/HardwarePratikum/HardwarePRK-SoSe20/Blatt01/Vivado_WORK/Tutorial/Tutorial_Project/HWP1/HWP1.runs/impl_1/ArmInstructionAddressRegister_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ArmInstructionAddressRegister_power_routed.rpt -pb ArmInstructionAddressRegister_power_summary_routed.pb -rpx ArmInstructionAddressRegister_power_routed.rpx
Command: report_power -file ArmInstructionAddressRegister_power_routed.rpt -pb ArmInstructionAddressRegister_power_summary_routed.pb -rpx ArmInstructionAddressRegister_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ArmInstructionAddressRegister_route_status.rpt -pb ArmInstructionAddressRegister_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ArmInstructionAddressRegister_timing_summary_routed.rpt -warn_on_violation  -rpx ArmInstructionAddressRegister_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ArmInstructionAddressRegister_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file ArmInstructionAddressRegister_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Thu May 21 23:44:54 2020...
