Warnings in file D:\Documents\School\GitHub\ALU-1D\source\alu.luc:
    Line 2, Column 4 : "clk" was never used
Starting Vivado...

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source {D:\Documents\School\GitHub\ALU-1D\work\project.tcl}
# set projDir "D:/Documents/School/GitHub/ALU-1D/work/vivado"
# set projName "ALU 1D"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "D:/Documents/School/GitHub/ALU-1D/work/verilog/au_top_0.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/reset_conditioner_1.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/initialise_2.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/button_conditioner_3.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/edge_detector_4.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/alu_manual_5.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/tester_6.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/multi_seven_seg_7.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/pipeline_8.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/alu_9.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/boolTest_10.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/compareTester_11.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/shifterTester_12.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/adderTester_13.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/multiplierTester_14.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/modulo_tester_15.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/counter_16.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/seven_seg_17.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/decoder_18.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/shifter_19.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/adder_20.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/boolean_21.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/compare_22.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/multiplier_23.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/modulo_24.v" "D:/Documents/School/GitHub/ALU-1D/work/verilog/counter_25.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "D:/Documents/School/GitHub/ALU-1D/work/constraint/alchitry.xdc" "D:/Documents/School/GitHub/ALU-1D/work/constraint/io.xdc" "D:/Alchitry/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 12
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Mar 16 01:40:13 2022] Launched synth_1...
Run output will be captured here: D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.runs/synth_1/runme.log
# wait_on_run synth_1
[Wed Mar 16 01:40:13 2022] Waiting for synth_1 to finish...


*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13920
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1233.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'initialise_2' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/initialise_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_3' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_8' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/pipeline_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_8' (2#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/pipeline_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_3' (3#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_4' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_4' (4#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu_manual_5' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/alu_manual_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_9' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/alu_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_19' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/shifter_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_19' (5#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/shifter_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_20' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/adder_20.v:7]
INFO: [Synth 8-226] default block is never used [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/adder_20.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_20' (6#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/adder_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_21' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/boolean_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_21' (7#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/boolean_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_22' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/compare_22.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/compare_22.v:23]
INFO: [Synth 8-6155] done synthesizing module 'compare_22' (8#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/compare_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_23' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/multiplier_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_23' (9#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/multiplier_23.v:7]
INFO: [Synth 8-6157] synthesizing module 'modulo_24' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/modulo_24.v:7]
INFO: [Synth 8-6155] done synthesizing module 'modulo_24' (10#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/modulo_24.v:7]
INFO: [Synth 8-226] default block is never used [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/alu_9.v:124]
INFO: [Synth 8-226] default block is never used [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/alu_9.v:142]
INFO: [Synth 8-6155] done synthesizing module 'alu_9' (11#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/alu_9.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/alu_manual_5.v:71]
INFO: [Synth 8-6155] done synthesizing module 'alu_manual_5' (12#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/alu_manual_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'tester_6' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/tester_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolTest_10' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/boolTest_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_25' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/counter_25.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_25' (13#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/counter_25.v:14]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/boolTest_10.v:76]
INFO: [Synth 8-6155] done synthesizing module 'boolTest_10' (14#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/boolTest_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'compareTester_11' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/compareTester_11.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/compareTester_11.v:77]
INFO: [Synth 8-6155] done synthesizing module 'compareTester_11' (15#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/compareTester_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifterTester_12' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/shifterTester_12.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/shifterTester_12.v:74]
INFO: [Synth 8-6155] done synthesizing module 'shifterTester_12' (16#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/shifterTester_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'adderTester_13' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/adderTester_13.v:7]
WARNING: [Synth 8-151] case item 4'b0101 is unreachable [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/adderTester_13.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/adderTester_13.v:76]
INFO: [Synth 8-6155] done synthesizing module 'adderTester_13' (17#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/adderTester_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplierTester_14' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/multiplierTester_14.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/multiplierTester_14.v:77]
INFO: [Synth 8-6155] done synthesizing module 'multiplierTester_14' (18#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/multiplierTester_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'modulo_tester_15' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/modulo_tester_15.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/modulo_tester_15.v:76]
INFO: [Synth 8-6155] done synthesizing module 'modulo_tester_15' (19#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/modulo_tester_15.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/tester_6.v:109]
INFO: [Synth 8-6155] done synthesizing module 'tester_6' (20#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/tester_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_7' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/multi_seven_seg_7.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_16' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/counter_16.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_16' (21#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/counter_16.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_17' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/seven_seg_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_17' (22#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/seven_seg_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_18' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/decoder_18.v:11]
INFO: [Synth 8-6155] done synthesizing module 'decoder_18' (23#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/decoder_18.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_7' (24#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/multi_seven_seg_7.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/initialise_2.v:132]
INFO: [Synth 8-226] default block is never used [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/initialise_2.v:156]
INFO: [Synth 8-6155] done synthesizing module 'initialise_2' (25#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/initialise_2.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (26#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-7129] Port alufn[5] in module compare_22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module compare_22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module compare_22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[0] in module compare_22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module boolean_21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module boolean_21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module shifter_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module shifter_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module shifter_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module shifter_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module alu_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[23] in module initialise_2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1233.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1233.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1233.941 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1233.941 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/School/GitHub/ALU-1D/work/constraint/alchitry.xdc]
Finished Parsing XDC File [D:/Documents/School/GitHub/ALU-1D/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/School/GitHub/ALU-1D/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Documents/School/GitHub/ALU-1D/work/constraint/io.xdc]
Finished Parsing XDC File [D:/Documents/School/GitHub/ALU-1D/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/School/GitHub/ALU-1D/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Alchitry/library/components/au.xdc]
Finished Parsing XDC File [D:/Alchitry/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1233.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1233.941 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1233.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1233.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1233.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'boolTest_10'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'compareTester_11'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'shifterTester_12'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'adderTester_13'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'multiplierTester_14'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'modulo_tester_15'
INFO: [Synth 8-802] inferred FSM for state register 'M_testState_q_reg' in module 'tester_6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
              TEST_state |                               01 |                               01
              PASS_state |                               10 |                               10
              FAIL_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'boolTest_10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
              TEST_state |                               01 |                               01
              PASS_state |                               10 |                               10
              FAIL_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'compareTester_11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
              TEST_state |                               01 |                               01
              FAIL_state |                               10 |                               11
              PASS_state |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'shifterTester_12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
           TESTING_state |                               01 |                               01
              PASS_state |                               10 |                               10
              FAIL_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'adderTester_13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
              TEST_state |                               01 |                               01
              PASS_state |                               10 |                               10
              FAIL_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'multiplierTester_14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
           TESTING_state |                               01 |                               01
              PASS_state |                               10 |                               10
              FAIL_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'modulo_tester_15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          IDLE_testState |                          0000001 |                              000
         ADDER_testState |                          0000010 |                              001
       COMPARE_testState |                          0000100 |                              010
          BOOL_testState |                          0001000 |                              011
         SHIFT_testState |                          0010000 |                              100
      MULTIPLY_testState |                          0100000 |                              101
        MODULO_testState |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_testState_q_reg' using encoding 'one-hot' in module 'tester_6'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1233.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 7     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 7     
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 37    
	   2 Input   16 Bit        Muxes := 10    
	  11 Input   16 Bit        Muxes := 2     
	  13 Input   16 Bit        Muxes := 3     
	  12 Input   16 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	  12 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 4     
	  11 Input    6 Bit        Muxes := 1     
	  13 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    2 Bit        Muxes := 103   
	  12 Input    2 Bit        Muxes := 2     
	  11 Input    2 Bit        Muxes := 2     
	  13 Input    2 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 35    
	   4 Input    1 Bit        Muxes := 13    
	  13 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP alu/modulomod/out0, operation Mode is: C-A*B.
DSP Report: operator alu/modulomod/out0 is absorbed into DSP alu/modulomod/out0.
DSP Report: operator alu/modulomod/out1 is absorbed into DSP alu/modulomod/out0.
DSP Report: Generating DSP alu/multipliermod/out0, operation Mode is: A*B.
DSP Report: operator alu/multipliermod/out0 is absorbed into DSP alu/multipliermod/out0.
DSP Report: Generating DSP alu/modulomod/out0, operation Mode is: C-A*B.
DSP Report: operator alu/modulomod/out0 is absorbed into DSP alu/modulomod/out0.
DSP Report: operator alu/modulomod/out1 is absorbed into DSP alu/modulomod/out0.
DSP Report: Generating DSP alu/multipliermod/out0, operation Mode is: A*B.
DSP Report: operator alu/multipliermod/out0 is absorbed into DSP alu/multipliermod/out0.
DSP Report: Generating DSP alu/modulomod/out0, operation Mode is: C-A*B.
DSP Report: operator alu/modulomod/out0 is absorbed into DSP alu/modulomod/out0.
DSP Report: operator alu/modulomod/out1 is absorbed into DSP alu/modulomod/out0.
DSP Report: Generating DSP alu/multipliermod/out0, operation Mode is: A*B.
DSP Report: operator alu/multipliermod/out0 is absorbed into DSP alu/multipliermod/out0.
DSP Report: Generating DSP alu/modulomod/out0, operation Mode is: C-A*B.
DSP Report: operator alu/modulomod/out0 is absorbed into DSP alu/modulomod/out0.
DSP Report: operator alu/modulomod/out1 is absorbed into DSP alu/modulomod/out0.
DSP Report: Generating DSP alu/multipliermod/out0, operation Mode is: A*B.
DSP Report: operator alu/multipliermod/out0 is absorbed into DSP alu/multipliermod/out0.
DSP Report: Generating DSP init/aluunitM/aluunit/modulomod/out0, operation Mode is: C'-A2*B.
DSP Report: register init/aluunitM/M_regB_q_reg is absorbed into DSP init/aluunitM/aluunit/modulomod/out0.
DSP Report: register init/aluunitM/M_regA_q_reg is absorbed into DSP init/aluunitM/aluunit/modulomod/out0.
DSP Report: operator init/aluunitM/aluunit/modulomod/out0 is absorbed into DSP init/aluunitM/aluunit/modulomod/out0.
DSP Report: operator init/aluunitM/aluunit/modulomod/out1 is absorbed into DSP init/aluunitM/aluunit/modulomod/out0.
DSP Report: Generating DSP init/aluunitM/aluunit/multipliermod/out0, operation Mode is: A2*B2.
DSP Report: register init/aluunitM/M_regB_q_reg is absorbed into DSP init/aluunitM/aluunit/multipliermod/out0.
DSP Report: register init/aluunitM/M_regA_q_reg is absorbed into DSP init/aluunitM/aluunit/multipliermod/out0.
DSP Report: operator init/aluunitM/aluunit/multipliermod/out0 is absorbed into DSP init/aluunitM/aluunit/multipliermod/out0.
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[22] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[21] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[20] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[19] driven by constant 0
WARNING: [Synth 8-7129] Port io_dip[23] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1233.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|modulo_24     | C-A*B       | 16     | 16     | 6      | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier_23 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|modulo_24     | C-A*B       | 16     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier_23 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|modulo_24     | C-A*B       | 16     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier_23 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|modulo_24     | C-A*B       | 16     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier_23 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|au_top_0      | C'-A2*B     | 16     | 16     | 16     | -      | 16     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|au_top_0      | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1242.281 ; gain = 8.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1301.535 ; gain = 67.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1302.602 ; gain = 68.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1310.988 ; gain = 77.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1310.988 ; gain = 77.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1310.988 ; gain = 77.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1310.988 ; gain = 77.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1310.988 ; gain = 77.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1310.988 ; gain = 77.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   318|
|3     |DSP48E1 |     5|
|7     |LUT1    |    79|
|8     |LUT2    |   244|
|9     |LUT3    |   579|
|10    |LUT4    |    85|
|11    |LUT5    |   163|
|12    |LUT6    |   356|
|13    |FDRE    |   397|
|14    |FDSE    |     5|
|15    |IBUF    |    31|
|16    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1310.988 ; gain = 77.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 1310.988 ; gain = 77.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1310.988 ; gain = 77.047
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1323.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 323 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1326.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d1bda4f2
INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1326.734 ; gain = 92.793
INFO: [Common 17-1381] The checkpoint 'D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 16 01:41:10 2022...
[Wed Mar 16 01:41:14 2022] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1234.469 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Mar 16 01:41:14 2022] Launched impl_1...
Run output will be captured here: D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed Mar 16 01:41:14 2022] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1234.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 323 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Documents/School/GitHub/ALU-1D/work/constraint/alchitry.xdc]
Finished Parsing XDC File [D:/Documents/School/GitHub/ALU-1D/work/constraint/alchitry.xdc]
Parsing XDC File [D:/Documents/School/GitHub/ALU-1D/work/constraint/io.xdc]
Finished Parsing XDC File [D:/Documents/School/GitHub/ALU-1D/work/constraint/io.xdc]
Parsing XDC File [D:/Alchitry/library/components/au.xdc]
Finished Parsing XDC File [D:/Alchitry/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1234.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.746 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.971 . Memory (MB): peak = 1234.746 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ab22fb65

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1352.258 ; gain = 117.512

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17ac2e3f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1651.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1430e2297

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1651.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12255f19c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1651.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12255f19c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1651.527 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12255f19c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 1651.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12255f19c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 1651.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1651.527 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17ffa7f6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.342 . Memory (MB): peak = 1651.527 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17ffa7f6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1651.527 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17ffa7f6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.527 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1651.527 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17ffa7f6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1651.527 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1651.527 ; gain = 416.781
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1651.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1691.707 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11a1a01b7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1691.707 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13ff87096

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1caa3c774

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.689 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1caa3c774

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.692 . Memory (MB): peak = 1691.707 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1caa3c774

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.701 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2326aa8e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.858 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14bb2abc3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.942 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14bb2abc3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.946 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 40 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 19 nets or LUTs. Breaked 0 LUT, combined 19 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.707 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             19  |                    19  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             19  |                    19  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 15d12f06b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1691.707 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1367acb02

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1691.707 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1367acb02

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13fb570aa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21b61f6c8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c1492a79

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 245a88d01

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 212cb03a8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1cacf51fa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c5e84d8d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f745489d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: f7147b8e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1691.707 ; gain = 0.000
Phase 3 Detail Placement | Checksum: f7147b8e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1706cf968

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.386 | TNS=-474.672 |
Phase 1 Physical Synthesis Initialization | Checksum: 191542858

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1691.707 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a2ebc375

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1691.707 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1706cf968

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-29.887. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 251516ef4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.707 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.707 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 251516ef4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 251516ef4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 251516ef4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.707 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 251516ef4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1691.707 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.707 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 185dec9fe

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.707 ; gain = 0.000
Ending Placer Task | Checksum: c6e870f7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.707 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1691.707 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.204 . Memory (MB): peak = 1691.707 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1691.707 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1691.707 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.29s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.707 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.887 | TNS=-467.158 |
Phase 1 Physical Synthesis Initialization | Checksum: ecfc92d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 1691.707 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.887 | TNS=-467.158 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: ecfc92d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.887 | TNS=-467.158 |
INFO: [Physopt 32-702] Processed net init/aluunitM/M_result_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net init/aluunitM/M_regB_q[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net init/aluunitM/M_regB_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.885 | TNS=-467.126 |
INFO: [Physopt 32-702] Processed net init/aluunitM/M_regB_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][0]. Critical path length was reduced through logic transformation on cell init/aluunitM/aluunit/multipliermod/M_result_q[0]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/M_result_q[0]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.375 | TNS=-466.501 |
INFO: [Physopt 32-702] Processed net init/aluunitM/M_result_q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][2]. Critical path length was reduced through logic transformation on cell init/aluunitM/aluunit/multipliermod/M_result_q[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/k[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.361 | TNS=-465.521 |
INFO: [Physopt 32-702] Processed net init/aluunitM/M_result_q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][3]. Critical path length was reduced through logic transformation on cell init/aluunitM/aluunit/multipliermod/M_result_q[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/k[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.260 | TNS=-464.694 |
INFO: [Physopt 32-663] Processed net init/aluunitM/aluunit/multipliermod/k[0].  Re-placed instance init/aluunitM/aluunit/multipliermod/M_result_q[0]_i_6
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/k[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.243 | TNS=-464.677 |
INFO: [Physopt 32-710] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][0]. Critical path length was reduced through logic transformation on cell init/aluunitM/aluunit/multipliermod/M_result_q[0]_i_1__0_comp_1.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/k[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.239 | TNS=-464.077 |
INFO: [Physopt 32-702] Processed net init/aluunitM/M_result_q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][6]. Critical path length was reduced through logic transformation on cell init/aluunitM/aluunit/multipliermod/M_result_q[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/k[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.238 | TNS=-463.521 |
INFO: [Physopt 32-702] Processed net init/aluunitM/M_result_q[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][14]. Critical path length was reduced through logic transformation on cell init/aluunitM/aluunit/multipliermod/M_result_q[14]_i_1_comp.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/k[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.225 | TNS=-463.167 |
INFO: [Physopt 32-702] Processed net init/aluunitM/M_result_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][1]. Critical path length was reduced through logic transformation on cell init/aluunitM/aluunit/multipliermod/M_result_q[1]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/k[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.205 | TNS=-462.430 |
INFO: [Physopt 32-702] Processed net init/aluunitM/M_result_q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][5]. Critical path length was reduced through logic transformation on cell init/aluunitM/aluunit/multipliermod/M_result_q[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/k[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.191 | TNS=-461.623 |
INFO: [Physopt 32-702] Processed net init/aluunitM/M_result_q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][4]. Critical path length was reduced through logic transformation on cell init/aluunitM/aluunit/multipliermod/M_result_q[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/k[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.123 | TNS=-460.961 |
INFO: [Physopt 32-702] Processed net init/aluunitM/M_result_q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][9]. Critical path length was reduced through logic transformation on cell init/aluunitM/aluunit/multipliermod/M_result_q[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/k[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.103 | TNS=-460.488 |
INFO: [Physopt 32-702] Processed net init/aluunitM/M_result_q[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][12]. Critical path length was reduced through logic transformation on cell init/aluunitM/aluunit/multipliermod/M_result_q[12]_i_1_comp.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/k[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.087 | TNS=-460.190 |
INFO: [Physopt 32-702] Processed net init/aluunitM/M_result_q[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net init/aluunitM/aluunit/multipliermod/k[10].  Re-placed instance init/aluunitM/aluunit/multipliermod/M_result_q[10]_i_3
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/k[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.084 | TNS=-460.057 |
INFO: [Physopt 32-702] Processed net init/aluunitM/M_result_q[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][15]. Critical path length was reduced through logic transformation on cell init/aluunitM/aluunit/multipliermod/M_result_q[15]_i_2_comp.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/k[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.083 | TNS=-459.627 |
INFO: [Physopt 32-702] Processed net init/aluunitM/M_result_q[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][11]. Critical path length was reduced through logic transformation on cell init/aluunitM/aluunit/multipliermod/M_result_q[11]_i_1_comp.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/k[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.047 | TNS=-459.196 |
INFO: [Physopt 32-702] Processed net init/aluunitM/M_result_q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][7]. Critical path length was reduced through logic transformation on cell init/aluunitM/aluunit/multipliermod/M_result_q[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/k[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.955 | TNS=-458.493 |
INFO: [Physopt 32-710] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][10]. Critical path length was reduced through logic transformation on cell init/aluunitM/aluunit/multipliermod/M_result_q[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/k[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.955 | TNS=-458.178 |
INFO: [Physopt 32-702] Processed net init/aluunitM/M_result_q[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][13]. Critical path length was reduced through logic transformation on cell init/aluunitM/aluunit/multipliermod/M_result_q[13]_i_1_comp.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/k[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.919 | TNS=-457.860 |
INFO: [Physopt 32-702] Processed net init/aluunitM/M_result_q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][8]. Critical path length was reduced through logic transformation on cell init/aluunitM/aluunit/multipliermod/M_result_q[8]_i_1_comp.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/k[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.884 | TNS=-457.551 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.805 | TNS=-457.350 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.683 | TNS=-457.090 |
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_225__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_309_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_366_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_220__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_304_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/modulomod/out0_i_362_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.450 | TNS=-453.362 |
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_362_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_215__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/modulomod/out0_i_303_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.368 | TNS=-452.051 |
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_299_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_359_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_210__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_294_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_356_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_205__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_289_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_353_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_200__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_284_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/modulomod/out0_i_350_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.108 | TNS=-447.890 |
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_348_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_195__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_279_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_106_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_190__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_274_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/modulomod/out0_i_344_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.687 | TNS=-441.155 |
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_344_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_185__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_269_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_180__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_264_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_338_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_175__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_259_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_335_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_170__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_24__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_165__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_249_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_329_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_21__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_76__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/modulomod/out0_i_248_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.674 | TNS=-440.947 |
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_244_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/modulomod/out0_i_325_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.672 | TNS=-440.915 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/modulomod/out0_i_324_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.605 | TNS=-439.842 |
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_326_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_18__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_71__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_155__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_239__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/modulomod/out0_i_323_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.601 | TNS=-439.778 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/modulomod/out0_i_243_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.547 | TNS=-438.914 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net init/aluunitM/aluunit/modulomod/out0_i_321_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.447 | TNS=-437.315 |
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_17__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_62__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_230__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_320_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/P[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/M_result_q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/M_regB_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_366_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_362_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_359_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_356_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_353_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_348_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_344_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_338_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_335_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_329_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_326_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_320_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/P[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.447 | TNS=-437.315 |
Phase 3 Critical Path Optimization | Checksum: ecfc92d1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1691.707 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.447 | TNS=-437.315 |
INFO: [Physopt 32-702] Processed net init/aluunitM/M_result_q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/M_regB_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_225__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_309_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_366_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_220__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_304_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_362_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_215__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_299_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_359_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_210__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_294_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_356_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_205__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_289_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_353_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_200__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_284_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_348_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_195__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_279_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_106_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_190__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_274_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_344_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_185__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_269_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_180__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_264_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_338_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_175__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_259_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_335_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_170__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_24__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_165__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_249_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_329_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_21__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_76__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_244_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_326_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_18__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_71__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_155__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_239__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_17__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_62__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_230__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_320_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/P[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/M_result_q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/M_regB_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/multipliermod/M_regB_q_reg[0][6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_366_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_362_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_359_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_356_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_353_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_348_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_344_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_338_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_335_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_329_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_326_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/B[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/out0_i_320_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net init/aluunitM/aluunit/modulomod/P[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.447 | TNS=-437.315 |
Phase 4 Critical Path Optimization | Checksum: ecfc92d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1691.707 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1691.707 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-27.447 | TNS=-437.315 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          2.440  |         29.843  |            1  |              0  |                    32  |           0  |           2  |  00:00:04  |
|  Total          |          2.440  |         29.843  |            1  |              0  |                    32  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1691.707 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: c927b53b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1691.707 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
459 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1691.707 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.202 . Memory (MB): peak = 1694.449 ; gain = 2.742
INFO: [Common 17-1381] The checkpoint 'D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 46bd7832 ConstDB: 0 ShapeSum: 3271b738 RouteDB: 0
Post Restoration Checksum: NetGraph: bc5c836b NumContArr: d73b84d5 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 193980840

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1778.039 ; gain = 73.531

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 193980840

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1778.059 ; gain = 73.551

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 193980840

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1784.047 ; gain = 79.539

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 193980840

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1784.047 ; gain = 79.539
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: d6502b0d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1792.375 ; gain = 87.867
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-26.455| TNS=-421.443| WHS=-0.102 | THS=-1.705 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00326876 %
  Global Horizontal Routing Utilization  = 0.00286309 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2129
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2123
  Number of Partially Routed Nets     = 6
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 174704a14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1799.500 ; gain = 94.992

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 174704a14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1799.500 ; gain = 94.992
Phase 3 Initial Routing | Checksum: 1198439b0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1799.500 ; gain = 94.992

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 290
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-28.279| TNS=-449.555| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 152669f9f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1799.500 ; gain = 94.992

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 171
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-28.706| TNS=-468.137| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 107f68c38

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1799.500 ; gain = 94.992
Phase 4 Rip-up And Reroute | Checksum: 107f68c38

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1799.500 ; gain = 94.992

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 167b3a388

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1799.500 ; gain = 94.992
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-28.279| TNS=-449.555| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b0ba10f4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1811.883 ; gain = 107.375

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b0ba10f4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1811.883 ; gain = 107.375
Phase 5 Delay and Skew Optimization | Checksum: 1b0ba10f4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1811.883 ; gain = 107.375

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 177b1ce35

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1811.883 ; gain = 107.375
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-28.227| TNS=-448.552| WHS=0.149  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 177b1ce35

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1811.883 ; gain = 107.375
Phase 6 Post Hold Fix | Checksum: 177b1ce35

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1811.883 ; gain = 107.375

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.725743 %
  Global Horizontal Routing Utilization  = 0.673607 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 17e2f99be

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1811.883 ; gain = 107.375

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17e2f99be

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1811.883 ; gain = 107.375

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18f400521

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1811.883 ; gain = 107.375

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-28.227| TNS=-448.552| WHS=0.149  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 18f400521

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1811.883 ; gain = 107.375
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1811.883 ; gain = 107.375

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
477 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1811.883 ; gain = 117.434
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.286 . Memory (MB): peak = 1813.496 ; gain = 1.613
INFO: [Common 17-1381] The checkpoint 'D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
489 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP init/aluunitM/aluunit/modulomod/out0 input init/aluunitM/aluunit/modulomod/out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP init/autoTest/test_com/alu/modulomod/out0 input init/autoTest/test_com/alu/modulomod/out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP init/autoTest/test_com/alu/modulomod/out0 input init/autoTest/test_com/alu/modulomod/out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP init/autoTest/test_com/alu/modulomod/out0 input init/autoTest/test_com/alu/modulomod/out0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP init/autoTest/test_com/alu/multipliermod/out0 input init/autoTest/test_com/alu/multipliermod/out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP init/autoTest/test_com/alu/multipliermod/out0 input init/autoTest/test_com/alu/multipliermod/out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP init/autoTest/test_m/alu/multipliermod/out0 input init/autoTest/test_m/alu/multipliermod/out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP init/autoTest/test_m/alu/multipliermod/out0 input init/autoTest/test_m/alu/multipliermod/out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP init/aluunitM/aluunit/modulomod/out0 output init/aluunitM/aluunit/modulomod/out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP init/aluunitM/aluunit/multipliermod/out0 output init/aluunitM/aluunit/multipliermod/out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP init/autoTest/test_com/alu/modulomod/out0 output init/autoTest/test_com/alu/modulomod/out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP init/autoTest/test_com/alu/multipliermod/out0 output init/autoTest/test_com/alu/multipliermod/out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP init/autoTest/test_m/alu/multipliermod/out0 output init/autoTest/test_m/alu/multipliermod/out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP init/aluunitM/aluunit/modulomod/out0 multiplier stage init/aluunitM/aluunit/modulomod/out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP init/aluunitM/aluunit/multipliermod/out0 multiplier stage init/aluunitM/aluunit/multipliermod/out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP init/autoTest/test_com/alu/modulomod/out0 multiplier stage init/autoTest/test_com/alu/modulomod/out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP init/autoTest/test_com/alu/multipliermod/out0 multiplier stage init/autoTest/test_com/alu/multipliermod/out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP init/autoTest/test_m/alu/multipliermod/out0 multiplier stage init/autoTest/test_m/alu/multipliermod/out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 18 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12651296 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2276.297 ; gain = 437.785
INFO: [Common 17-206] Exiting Vivado at Wed Mar 16 01:42:51 2022...
[Wed Mar 16 01:42:56 2022] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:01:42 . Memory (MB): peak = 1234.469 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 16 01:42:56 2022...
Vivado exited.

Finished building project.
