
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tput_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010f0 <.init>:
  4010f0:	stp	x29, x30, [sp, #-16]!
  4010f4:	mov	x29, sp
  4010f8:	bl	401470 <tigetstr@plt+0x60>
  4010fc:	ldp	x29, x30, [sp], #16
  401100:	ret

Disassembly of section .plt:

0000000000401110 <strlen@plt-0x20>:
  401110:	stp	x16, x30, [sp, #-16]!
  401114:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401118:	ldr	x17, [x16, #4088]
  40111c:	add	x16, x16, #0xff8
  401120:	br	x17
  401124:	nop
  401128:	nop
  40112c:	nop

0000000000401130 <strlen@plt>:
  401130:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401134:	ldr	x17, [x16]
  401138:	add	x16, x16, #0x0
  40113c:	br	x17

0000000000401140 <fputs@plt>:
  401140:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401144:	ldr	x17, [x16, #8]
  401148:	add	x16, x16, #0x8
  40114c:	br	x17

0000000000401150 <exit@plt>:
  401150:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401154:	ldr	x17, [x16, #16]
  401158:	add	x16, x16, #0x10
  40115c:	br	x17

0000000000401160 <setupterm@plt>:
  401160:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401164:	ldr	x17, [x16, #24]
  401168:	add	x16, x16, #0x18
  40116c:	br	x17

0000000000401170 <tputs@plt>:
  401170:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401174:	ldr	x17, [x16, #32]
  401178:	add	x16, x16, #0x20
  40117c:	br	x17

0000000000401180 <putp@plt>:
  401180:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401184:	ldr	x17, [x16, #40]
  401188:	add	x16, x16, #0x28
  40118c:	br	x17

0000000000401190 <putc@plt>:
  401190:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401194:	ldr	x17, [x16, #48]
  401198:	add	x16, x16, #0x30
  40119c:	br	x17

00000000004011a0 <fputc@plt>:
  4011a0:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  4011a4:	ldr	x17, [x16, #56]
  4011a8:	add	x16, x16, #0x38
  4011ac:	br	x17

00000000004011b0 <curses_version@plt>:
  4011b0:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  4011b4:	ldr	x17, [x16, #64]
  4011b8:	add	x16, x16, #0x40
  4011bc:	br	x17

00000000004011c0 <tcgetattr@plt>:
  4011c0:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  4011c4:	ldr	x17, [x16, #72]
  4011c8:	add	x16, x16, #0x48
  4011cc:	br	x17

00000000004011d0 <fileno@plt>:
  4011d0:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  4011d4:	ldr	x17, [x16, #80]
  4011d8:	add	x16, x16, #0x50
  4011dc:	br	x17

00000000004011e0 <fclose@plt>:
  4011e0:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  4011e4:	ldr	x17, [x16, #88]
  4011e8:	add	x16, x16, #0x58
  4011ec:	br	x17

00000000004011f0 <fopen@plt>:
  4011f0:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  4011f4:	ldr	x17, [x16, #96]
  4011f8:	add	x16, x16, #0x60
  4011fc:	br	x17

0000000000401200 <open@plt>:
  401200:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401204:	ldr	x17, [x16, #104]
  401208:	add	x16, x16, #0x68
  40120c:	br	x17

0000000000401210 <tparm@plt>:
  401210:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401214:	ldr	x17, [x16, #112]
  401218:	add	x16, x16, #0x70
  40121c:	br	x17

0000000000401220 <strncmp@plt>:
  401220:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401224:	ldr	x17, [x16, #120]
  401228:	add	x16, x16, #0x78
  40122c:	br	x17

0000000000401230 <__libc_start_main@plt>:
  401230:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401234:	ldr	x17, [x16, #128]
  401238:	add	x16, x16, #0x80
  40123c:	br	x17

0000000000401240 <tigetflag@plt>:
  401240:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401244:	ldr	x17, [x16, #136]
  401248:	add	x16, x16, #0x88
  40124c:	br	x17

0000000000401250 <_nc_tparm_analyze@plt>:
  401250:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401254:	ldr	x17, [x16, #144]
  401258:	add	x16, x16, #0x90
  40125c:	br	x17

0000000000401260 <getopt@plt>:
  401260:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401264:	ldr	x17, [x16, #152]
  401268:	add	x16, x16, #0x98
  40126c:	br	x17

0000000000401270 <use_tioctl@plt>:
  401270:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401274:	ldr	x17, [x16, #160]
  401278:	add	x16, x16, #0xa0
  40127c:	br	x17

0000000000401280 <system@plt>:
  401280:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401284:	ldr	x17, [x16, #168]
  401288:	add	x16, x16, #0xa8
  40128c:	br	x17

0000000000401290 <strerror@plt>:
  401290:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401294:	ldr	x17, [x16, #176]
  401298:	add	x16, x16, #0xb0
  40129c:	br	x17

00000000004012a0 <__gmon_start__@plt>:
  4012a0:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  4012a4:	ldr	x17, [x16, #184]
  4012a8:	add	x16, x16, #0xb8
  4012ac:	br	x17

00000000004012b0 <abort@plt>:
  4012b0:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  4012b4:	ldr	x17, [x16, #192]
  4012b8:	add	x16, x16, #0xc0
  4012bc:	br	x17

00000000004012c0 <puts@plt>:
  4012c0:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  4012c4:	ldr	x17, [x16, #200]
  4012c8:	add	x16, x16, #0xc8
  4012cc:	br	x17

00000000004012d0 <memcmp@plt>:
  4012d0:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  4012d4:	ldr	x17, [x16, #208]
  4012d8:	add	x16, x16, #0xd0
  4012dc:	br	x17

00000000004012e0 <strcmp@plt>:
  4012e0:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  4012e4:	ldr	x17, [x16, #216]
  4012e8:	add	x16, x16, #0xd8
  4012ec:	br	x17

00000000004012f0 <__ctype_b_loc@plt>:
  4012f0:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  4012f4:	ldr	x17, [x16, #224]
  4012f8:	add	x16, x16, #0xe0
  4012fc:	br	x17

0000000000401300 <strtol@plt>:
  401300:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401304:	ldr	x17, [x16, #232]
  401308:	add	x16, x16, #0xe8
  40130c:	br	x17

0000000000401310 <fread@plt>:
  401310:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401314:	ldr	x17, [x16, #240]
  401318:	add	x16, x16, #0xf0
  40131c:	br	x17

0000000000401320 <longname@plt>:
  401320:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401324:	ldr	x17, [x16, #248]
  401328:	add	x16, x16, #0xf8
  40132c:	br	x17

0000000000401330 <_nc_rootname@plt>:
  401330:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401334:	ldr	x17, [x16, #256]
  401338:	add	x16, x16, #0x100
  40133c:	br	x17

0000000000401340 <fwrite@plt>:
  401340:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401344:	ldr	x17, [x16, #264]
  401348:	add	x16, x16, #0x108
  40134c:	br	x17

0000000000401350 <fflush@plt>:
  401350:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401354:	ldr	x17, [x16, #272]
  401358:	add	x16, x16, #0x110
  40135c:	br	x17

0000000000401360 <tcsetattr@plt>:
  401360:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401364:	ldr	x17, [x16, #280]
  401368:	add	x16, x16, #0x118
  40136c:	br	x17

0000000000401370 <use_env@plt>:
  401370:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401374:	ldr	x17, [x16, #288]
  401378:	add	x16, x16, #0x120
  40137c:	br	x17

0000000000401380 <vfprintf@plt>:
  401380:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401384:	ldr	x17, [x16, #296]
  401388:	add	x16, x16, #0x128
  40138c:	br	x17

0000000000401390 <printf@plt>:
  401390:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401394:	ldr	x17, [x16, #304]
  401398:	add	x16, x16, #0x130
  40139c:	br	x17

00000000004013a0 <__errno_location@plt>:
  4013a0:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  4013a4:	ldr	x17, [x16, #312]
  4013a8:	add	x16, x16, #0x138
  4013ac:	br	x17

00000000004013b0 <getenv@plt>:
  4013b0:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  4013b4:	ldr	x17, [x16, #320]
  4013b8:	add	x16, x16, #0x140
  4013bc:	br	x17

00000000004013c0 <putchar@plt>:
  4013c0:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  4013c4:	ldr	x17, [x16, #328]
  4013c8:	add	x16, x16, #0x148
  4013cc:	br	x17

00000000004013d0 <tigetnum@plt>:
  4013d0:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  4013d4:	ldr	x17, [x16, #336]
  4013d8:	add	x16, x16, #0x150
  4013dc:	br	x17

00000000004013e0 <fprintf@plt>:
  4013e0:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  4013e4:	ldr	x17, [x16, #344]
  4013e8:	add	x16, x16, #0x158
  4013ec:	br	x17

00000000004013f0 <fgets@plt>:
  4013f0:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  4013f4:	ldr	x17, [x16, #352]
  4013f8:	add	x16, x16, #0x160
  4013fc:	br	x17

0000000000401400 <ioctl@plt>:
  401400:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401404:	ldr	x17, [x16, #360]
  401408:	add	x16, x16, #0x168
  40140c:	br	x17

0000000000401410 <tigetstr@plt>:
  401410:	adrp	x16, 415000 <tigetstr@plt+0x13bf0>
  401414:	ldr	x17, [x16, #368]
  401418:	add	x16, x16, #0x170
  40141c:	br	x17

Disassembly of section .text:

0000000000401420 <.text>:
  401420:	mov	x29, #0x0                   	// #0
  401424:	mov	x30, #0x0                   	// #0
  401428:	mov	x5, x0
  40142c:	ldr	x1, [sp]
  401430:	add	x2, sp, #0x8
  401434:	mov	x6, sp
  401438:	movz	x0, #0x0, lsl #48
  40143c:	movk	x0, #0x0, lsl #32
  401440:	movk	x0, #0x40, lsl #16
  401444:	movk	x0, #0x1e1c
  401448:	movz	x3, #0x0, lsl #48
  40144c:	movk	x3, #0x0, lsl #32
  401450:	movk	x3, #0x40, lsl #16
  401454:	movk	x3, #0x3ec0
  401458:	movz	x4, #0x0, lsl #48
  40145c:	movk	x4, #0x0, lsl #32
  401460:	movk	x4, #0x40, lsl #16
  401464:	movk	x4, #0x3f40
  401468:	bl	401230 <__libc_start_main@plt>
  40146c:	bl	4012b0 <abort@plt>
  401470:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  401474:	ldr	x0, [x0, #4048]
  401478:	cbz	x0, 401480 <tigetstr@plt+0x70>
  40147c:	b	4012a0 <__gmon_start__@plt>
  401480:	ret
  401484:	stp	x29, x30, [sp, #-32]!
  401488:	mov	x29, sp
  40148c:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  401490:	add	x0, x0, #0x1a8
  401494:	str	x0, [sp, #24]
  401498:	ldr	x0, [sp, #24]
  40149c:	str	x0, [sp, #24]
  4014a0:	ldr	x1, [sp, #24]
  4014a4:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  4014a8:	add	x0, x0, #0x1a8
  4014ac:	cmp	x1, x0
  4014b0:	b.eq	4014ec <tigetstr@plt+0xdc>  // b.none
  4014b4:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  4014b8:	add	x0, x0, #0xf60
  4014bc:	ldr	x0, [x0]
  4014c0:	str	x0, [sp, #16]
  4014c4:	ldr	x0, [sp, #16]
  4014c8:	str	x0, [sp, #16]
  4014cc:	ldr	x0, [sp, #16]
  4014d0:	cmp	x0, #0x0
  4014d4:	b.eq	4014f0 <tigetstr@plt+0xe0>  // b.none
  4014d8:	ldr	x1, [sp, #16]
  4014dc:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  4014e0:	add	x0, x0, #0x1a8
  4014e4:	blr	x1
  4014e8:	b	4014f0 <tigetstr@plt+0xe0>
  4014ec:	nop
  4014f0:	ldp	x29, x30, [sp], #32
  4014f4:	ret
  4014f8:	stp	x29, x30, [sp, #-48]!
  4014fc:	mov	x29, sp
  401500:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  401504:	add	x0, x0, #0x1a8
  401508:	str	x0, [sp, #40]
  40150c:	ldr	x0, [sp, #40]
  401510:	str	x0, [sp, #40]
  401514:	ldr	x1, [sp, #40]
  401518:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  40151c:	add	x0, x0, #0x1a8
  401520:	sub	x0, x1, x0
  401524:	asr	x0, x0, #3
  401528:	lsr	x1, x0, #63
  40152c:	add	x0, x1, x0
  401530:	asr	x0, x0, #1
  401534:	str	x0, [sp, #32]
  401538:	ldr	x0, [sp, #32]
  40153c:	cmp	x0, #0x0
  401540:	b.eq	401580 <tigetstr@plt+0x170>  // b.none
  401544:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  401548:	add	x0, x0, #0xf68
  40154c:	ldr	x0, [x0]
  401550:	str	x0, [sp, #24]
  401554:	ldr	x0, [sp, #24]
  401558:	str	x0, [sp, #24]
  40155c:	ldr	x0, [sp, #24]
  401560:	cmp	x0, #0x0
  401564:	b.eq	401584 <tigetstr@plt+0x174>  // b.none
  401568:	ldr	x2, [sp, #24]
  40156c:	ldr	x1, [sp, #32]
  401570:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  401574:	add	x0, x0, #0x1a8
  401578:	blr	x2
  40157c:	b	401584 <tigetstr@plt+0x174>
  401580:	nop
  401584:	ldp	x29, x30, [sp], #48
  401588:	ret
  40158c:	stp	x29, x30, [sp, #-16]!
  401590:	mov	x29, sp
  401594:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  401598:	add	x0, x0, #0x1a8
  40159c:	ldrb	w0, [x0]
  4015a0:	and	x0, x0, #0xff
  4015a4:	cmp	x0, #0x0
  4015a8:	b.ne	4015c4 <tigetstr@plt+0x1b4>  // b.any
  4015ac:	bl	401484 <tigetstr@plt+0x74>
  4015b0:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  4015b4:	add	x0, x0, #0x1a8
  4015b8:	mov	w1, #0x1                   	// #1
  4015bc:	strb	w1, [x0]
  4015c0:	b	4015c8 <tigetstr@plt+0x1b8>
  4015c4:	nop
  4015c8:	ldp	x29, x30, [sp], #16
  4015cc:	ret
  4015d0:	stp	x29, x30, [sp, #-16]!
  4015d4:	mov	x29, sp
  4015d8:	bl	4014f8 <tigetstr@plt+0xe8>
  4015dc:	nop
  4015e0:	ldp	x29, x30, [sp], #16
  4015e4:	ret
  4015e8:	stp	x29, x30, [sp, #-272]!
  4015ec:	mov	x29, sp
  4015f0:	str	w0, [sp, #60]
  4015f4:	str	x1, [sp, #48]
  4015f8:	str	x2, [sp, #224]
  4015fc:	str	x3, [sp, #232]
  401600:	str	x4, [sp, #240]
  401604:	str	x5, [sp, #248]
  401608:	str	x6, [sp, #256]
  40160c:	str	x7, [sp, #264]
  401610:	str	q0, [sp, #96]
  401614:	str	q1, [sp, #112]
  401618:	str	q2, [sp, #128]
  40161c:	str	q3, [sp, #144]
  401620:	str	q4, [sp, #160]
  401624:	str	q5, [sp, #176]
  401628:	str	q6, [sp, #192]
  40162c:	str	q7, [sp, #208]
  401630:	add	x0, sp, #0x110
  401634:	str	x0, [sp, #64]
  401638:	add	x0, sp, #0x110
  40163c:	str	x0, [sp, #72]
  401640:	add	x0, sp, #0xe0
  401644:	str	x0, [sp, #80]
  401648:	mov	w0, #0xffffffd0            	// #-48
  40164c:	str	w0, [sp, #88]
  401650:	mov	w0, #0xffffff80            	// #-128
  401654:	str	w0, [sp, #92]
  401658:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  40165c:	ldr	x0, [x0, #4008]
  401660:	ldr	x3, [x0]
  401664:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  401668:	add	x0, x0, #0x1b0
  40166c:	ldr	x0, [x0]
  401670:	mov	x2, x0
  401674:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  401678:	add	x1, x0, #0xf78
  40167c:	mov	x0, x3
  401680:	bl	4013e0 <fprintf@plt>
  401684:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  401688:	ldr	x0, [x0, #4008]
  40168c:	ldr	x4, [x0]
  401690:	add	x2, sp, #0x10
  401694:	add	x3, sp, #0x40
  401698:	ldp	x0, x1, [x3]
  40169c:	stp	x0, x1, [x2]
  4016a0:	ldp	x0, x1, [x3, #16]
  4016a4:	stp	x0, x1, [x2, #16]
  4016a8:	add	x0, sp, #0x10
  4016ac:	mov	x2, x0
  4016b0:	ldr	x1, [sp, #48]
  4016b4:	mov	x0, x4
  4016b8:	bl	401380 <vfprintf@plt>
  4016bc:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4016c0:	ldr	x0, [x0, #4008]
  4016c4:	ldr	x0, [x0]
  4016c8:	mov	x1, x0
  4016cc:	mov	w0, #0xa                   	// #10
  4016d0:	bl	4011a0 <fputc@plt>
  4016d4:	ldr	w0, [sp, #60]
  4016d8:	bl	401150 <exit@plt>
  4016dc:	stp	x29, x30, [sp, #-16]!
  4016e0:	mov	x29, sp
  4016e4:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4016e8:	ldr	x0, [x0, #4008]
  4016ec:	ldr	x3, [x0]
  4016f0:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  4016f4:	add	x0, x0, #0x1b0
  4016f8:	ldr	x0, [x0]
  4016fc:	mov	x2, x0
  401700:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  401704:	add	x1, x0, #0xf80
  401708:	mov	x0, x3
  40170c:	bl	4013e0 <fprintf@plt>
  401710:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  401714:	ldr	x0, [x0, #4008]
  401718:	ldr	x0, [x0]
  40171c:	mov	x1, x0
  401720:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  401724:	add	x0, x0, #0x48
  401728:	bl	401140 <fputs@plt>
  40172c:	mov	w0, #0x2                   	// #2
  401730:	bl	401150 <exit@plt>
  401734:	stp	x29, x30, [sp, #-48]!
  401738:	mov	x29, sp
  40173c:	str	x0, [sp, #24]
  401740:	strb	w1, [sp, #23]
  401744:	ldr	x0, [sp, #24]
  401748:	str	x0, [sp, #40]
  40174c:	ldrb	w0, [sp, #23]
  401750:	cmp	w0, #0x0
  401754:	b.eq	401764 <tigetstr@plt+0x354>  // b.none
  401758:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  40175c:	add	x0, x0, #0xfa0
  401760:	b	40176c <tigetstr@plt+0x35c>
  401764:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  401768:	add	x0, x0, #0x188
  40176c:	mov	x1, x0
  401770:	ldr	x0, [sp, #24]
  401774:	bl	403ba8 <tigetstr@plt+0x2798>
  401778:	and	w1, w0, #0xff
  40177c:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  401780:	add	x0, x0, #0x1b8
  401784:	strb	w1, [x0]
  401788:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  40178c:	add	x0, x0, #0x1b8
  401790:	ldrb	w0, [x0]
  401794:	cmp	w0, #0x0
  401798:	b.eq	4017a8 <tigetstr@plt+0x398>  // b.none
  40179c:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  4017a0:	add	x0, x0, #0x188
  4017a4:	str	x0, [sp, #40]
  4017a8:	ldrb	w0, [sp, #23]
  4017ac:	cmp	w0, #0x0
  4017b0:	b.eq	4017c0 <tigetstr@plt+0x3b0>  // b.none
  4017b4:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  4017b8:	add	x0, x0, #0xfa8
  4017bc:	b	4017c8 <tigetstr@plt+0x3b8>
  4017c0:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  4017c4:	add	x0, x0, #0x190
  4017c8:	mov	x1, x0
  4017cc:	ldr	x0, [sp, #24]
  4017d0:	bl	403ba8 <tigetstr@plt+0x2798>
  4017d4:	and	w1, w0, #0xff
  4017d8:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  4017dc:	add	x0, x0, #0x1b9
  4017e0:	strb	w1, [x0]
  4017e4:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  4017e8:	add	x0, x0, #0x1b9
  4017ec:	ldrb	w0, [x0]
  4017f0:	cmp	w0, #0x0
  4017f4:	b.eq	401804 <tigetstr@plt+0x3f4>  // b.none
  4017f8:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  4017fc:	add	x0, x0, #0x190
  401800:	str	x0, [sp, #40]
  401804:	ldrb	w0, [sp, #23]
  401808:	cmp	w0, #0x0
  40180c:	b.eq	40181c <tigetstr@plt+0x40c>  // b.none
  401810:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  401814:	add	x0, x0, #0xfb0
  401818:	b	401824 <tigetstr@plt+0x414>
  40181c:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  401820:	add	x0, x0, #0x198
  401824:	mov	x1, x0
  401828:	ldr	x0, [sp, #24]
  40182c:	bl	403ba8 <tigetstr@plt+0x2798>
  401830:	and	w1, w0, #0xff
  401834:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  401838:	add	x0, x0, #0x1ba
  40183c:	strb	w1, [x0]
  401840:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  401844:	add	x0, x0, #0x1ba
  401848:	ldrb	w0, [x0]
  40184c:	cmp	w0, #0x0
  401850:	b.eq	401860 <tigetstr@plt+0x450>  // b.none
  401854:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  401858:	add	x0, x0, #0x198
  40185c:	str	x0, [sp, #40]
  401860:	ldr	x0, [sp, #40]
  401864:	ldp	x29, x30, [sp], #48
  401868:	ret
  40186c:	sub	sp, sp, #0x20
  401870:	str	w0, [sp, #12]
  401874:	str	w1, [sp, #8]
  401878:	mov	w0, #0x63                  	// #99
  40187c:	str	w0, [sp, #28]
  401880:	ldr	w0, [sp, #12]
  401884:	cmp	w0, #0x2
  401888:	b.eq	4018d4 <tigetstr@plt+0x4c4>  // b.none
  40188c:	ldr	w0, [sp, #12]
  401890:	cmp	w0, #0x2
  401894:	b.gt	4018e0 <tigetstr@plt+0x4d0>
  401898:	ldr	w0, [sp, #12]
  40189c:	cmp	w0, #0x0
  4018a0:	b.eq	4018b4 <tigetstr@plt+0x4a4>  // b.none
  4018a4:	ldr	w0, [sp, #12]
  4018a8:	cmp	w0, #0x1
  4018ac:	b.eq	4018cc <tigetstr@plt+0x4bc>  // b.none
  4018b0:	b	4018e0 <tigetstr@plt+0x4d0>
  4018b4:	ldr	w0, [sp, #8]
  4018b8:	cmp	w0, #0x0
  4018bc:	cset	w0, eq  // eq = none
  4018c0:	and	w0, w0, #0xff
  4018c4:	str	w0, [sp, #28]
  4018c8:	b	4018e0 <tigetstr@plt+0x4d0>
  4018cc:	str	wzr, [sp, #28]
  4018d0:	b	4018e0 <tigetstr@plt+0x4d0>
  4018d4:	ldr	w0, [sp, #8]
  4018d8:	str	w0, [sp, #28]
  4018dc:	nop
  4018e0:	ldr	w0, [sp, #28]
  4018e4:	add	sp, sp, #0x20
  4018e8:	ret
  4018ec:	sub	sp, sp, #0x160
  4018f0:	stp	x29, x30, [sp, #16]
  4018f4:	add	x29, sp, #0x10
  4018f8:	str	w0, [sp, #60]
  4018fc:	str	x1, [sp, #48]
  401900:	strb	w2, [sp, #59]
  401904:	str	w3, [sp, #44]
  401908:	str	x4, [sp, #32]
  40190c:	ldr	x0, [sp, #32]
  401910:	ldr	x0, [x0]
  401914:	mov	w1, #0x0                   	// #0
  401918:	bl	401734 <tigetstr@plt+0x324>
  40191c:	str	x0, [sp, #328]
  401920:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  401924:	add	x0, x0, #0x1b9
  401928:	ldrb	w0, [x0]
  40192c:	cmp	w0, #0x0
  401930:	b.ne	401948 <tigetstr@plt+0x538>  // b.any
  401934:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  401938:	add	x0, x0, #0x1b8
  40193c:	ldrb	w0, [x0]
  401940:	cmp	w0, #0x0
  401944:	b.eq	401a34 <tigetstr@plt+0x624>  // b.none
  401948:	mov	w0, #0xffffffff            	// #-1
  40194c:	str	w0, [sp, #320]
  401950:	mov	w0, #0xffffffff            	// #-1
  401954:	str	w0, [sp, #316]
  401958:	mov	w0, #0xffffffff            	// #-1
  40195c:	str	w0, [sp, #312]
  401960:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  401964:	add	x0, x0, #0x1b9
  401968:	ldrb	w0, [x0]
  40196c:	cmp	w0, #0x0
  401970:	b.eq	40199c <tigetstr@plt+0x58c>  // b.none
  401974:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  401978:	ldr	x0, [x0, #4032]
  40197c:	ldr	x0, [x0]
  401980:	mov	w2, #0x0                   	// #0
  401984:	mov	w1, #0x1                   	// #1
  401988:	bl	403948 <tigetstr@plt+0x2538>
  40198c:	ldr	x1, [sp, #48]
  401990:	ldr	w0, [sp, #60]
  401994:	bl	402600 <tigetstr@plt+0x11f0>
  401998:	b	4019b4 <tigetstr@plt+0x5a4>
  40199c:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4019a0:	ldr	x0, [x0, #4032]
  4019a4:	ldr	x0, [x0]
  4019a8:	mov	w2, #0x1                   	// #1
  4019ac:	mov	w1, #0x0                   	// #0
  4019b0:	bl	403948 <tigetstr@plt+0x2538>
  4019b4:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4019b8:	ldr	x0, [x0, #4064]
  4019bc:	ldr	x0, [x0]
  4019c0:	ldr	x0, [x0, #24]
  4019c4:	add	x1, x0, #0x4
  4019c8:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4019cc:	ldr	x0, [x0, #4064]
  4019d0:	ldr	x0, [x0]
  4019d4:	ldr	x0, [x0, #24]
  4019d8:	mov	x2, x0
  4019dc:	ldr	w0, [sp, #60]
  4019e0:	bl	403a3c <tigetstr@plt+0x262c>
  4019e4:	ldr	w3, [sp, #312]
  4019e8:	ldr	w2, [sp, #316]
  4019ec:	ldr	w1, [sp, #320]
  4019f0:	ldr	x0, [sp, #48]
  4019f4:	bl	402a5c <tigetstr@plt+0x164c>
  4019f8:	ldr	x0, [sp, #48]
  4019fc:	bl	402b74 <tigetstr@plt+0x1764>
  401a00:	add	x0, sp, #0xd8
  401a04:	mov	x1, x0
  401a08:	ldr	w0, [sp, #60]
  401a0c:	bl	402f9c <tigetstr@plt+0x1b8c>
  401a10:	and	w0, w0, #0xff
  401a14:	cmp	w0, #0x0
  401a18:	b.eq	401a20 <tigetstr@plt+0x610>  // b.none
  401a1c:	bl	403994 <tigetstr@plt+0x2584>
  401a20:	add	x0, sp, #0xd8
  401a24:	ldr	x1, [sp, #48]
  401a28:	bl	403e70 <tigetstr@plt+0x2a60>
  401a2c:	mov	w0, #0x0                   	// #0
  401a30:	b	401e10 <tigetstr@plt+0xa00>
  401a34:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  401a38:	add	x1, x0, #0xfb8
  401a3c:	ldr	x0, [sp, #328]
  401a40:	bl	4012e0 <strcmp@plt>
  401a44:	cmp	w0, #0x0
  401a48:	b.ne	401a74 <tigetstr@plt+0x664>  // b.any
  401a4c:	bl	401320 <longname@plt>
  401a50:	mov	x2, x0
  401a54:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  401a58:	ldr	x0, [x0, #4032]
  401a5c:	ldr	x0, [x0]
  401a60:	mov	x1, x0
  401a64:	mov	x0, x2
  401a68:	bl	401140 <fputs@plt>
  401a6c:	mov	w0, #0x0                   	// #0
  401a70:	b	401e10 <tigetstr@plt+0xa00>
  401a74:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  401a78:	add	x1, x0, #0xfb0
  401a7c:	ldr	x0, [sp, #328]
  401a80:	bl	4012e0 <strcmp@plt>
  401a84:	cmp	w0, #0x0
  401a88:	b.ne	401aac <tigetstr@plt+0x69c>  // b.any
  401a8c:	ldrb	w0, [sp, #59]
  401a90:	bl	40238c <tigetstr@plt+0xf7c>
  401a94:	cmn	w0, #0x1
  401a98:	b.ne	401aa4 <tigetstr@plt+0x694>  // b.any
  401a9c:	mov	w0, #0x2                   	// #2
  401aa0:	b	401e10 <tigetstr@plt+0xa00>
  401aa4:	mov	w0, #0x0                   	// #0
  401aa8:	b	401e10 <tigetstr@plt+0xa00>
  401aac:	ldr	x0, [sp, #328]
  401ab0:	bl	401240 <tigetflag@plt>
  401ab4:	str	w0, [sp, #324]
  401ab8:	ldr	w0, [sp, #324]
  401abc:	cmn	w0, #0x1
  401ac0:	b.eq	401ad4 <tigetstr@plt+0x6c4>  // b.none
  401ac4:	ldr	w1, [sp, #324]
  401ac8:	mov	w0, #0x0                   	// #0
  401acc:	bl	40186c <tigetstr@plt+0x45c>
  401ad0:	b	401e10 <tigetstr@plt+0xa00>
  401ad4:	ldr	x0, [sp, #328]
  401ad8:	bl	4013d0 <tigetnum@plt>
  401adc:	str	w0, [sp, #324]
  401ae0:	ldr	w0, [sp, #324]
  401ae4:	cmn	w0, #0x2
  401ae8:	b.eq	401b0c <tigetstr@plt+0x6fc>  // b.none
  401aec:	ldr	w1, [sp, #324]
  401af0:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  401af4:	add	x0, x0, #0xfc8
  401af8:	bl	401390 <printf@plt>
  401afc:	mov	w1, #0x0                   	// #0
  401b00:	mov	w0, #0x1                   	// #1
  401b04:	bl	40186c <tigetstr@plt+0x45c>
  401b08:	b	401e10 <tigetstr@plt+0xa00>
  401b0c:	ldr	x0, [sp, #328]
  401b10:	bl	401410 <tigetstr@plt>
  401b14:	str	x0, [sp, #344]
  401b18:	ldr	x0, [sp, #344]
  401b1c:	cmn	x0, #0x1
  401b20:	b.ne	401b3c <tigetstr@plt+0x72c>  // b.any
  401b24:	ldr	x2, [sp, #328]
  401b28:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  401b2c:	add	x1, x0, #0xfd0
  401b30:	mov	w0, #0x4                   	// #4
  401b34:	bl	4015e8 <tigetstr@plt+0x1d8>
  401b38:	b	401e04 <tigetstr@plt+0x9f4>
  401b3c:	ldr	x0, [sp, #344]
  401b40:	cmn	x0, #0x1
  401b44:	b.eq	401e04 <tigetstr@plt+0x9f4>  // b.none
  401b48:	ldr	x0, [sp, #344]
  401b4c:	cmp	x0, #0x0
  401b50:	b.eq	401e04 <tigetstr@plt+0x9f4>  // b.none
  401b54:	ldr	w0, [sp, #44]
  401b58:	cmp	w0, #0x1
  401b5c:	b.le	401dec <tigetstr@plt+0x9dc>
  401b60:	mov	w0, #0x1                   	// #1
  401b64:	str	w0, [sp, #340]
  401b68:	b	401c00 <tigetstr@plt+0x7f0>
  401b6c:	str	xzr, [sp, #296]
  401b70:	ldrsw	x0, [sp, #340]
  401b74:	lsl	x0, x0, #3
  401b78:	ldr	x1, [sp, #32]
  401b7c:	add	x0, x1, x0
  401b80:	ldr	x2, [x0]
  401b84:	ldrsw	x0, [sp, #340]
  401b88:	lsl	x0, x0, #3
  401b8c:	add	x1, sp, #0xd8
  401b90:	str	x2, [x1, x0]
  401b94:	ldrsw	x0, [sp, #340]
  401b98:	lsl	x0, x0, #3
  401b9c:	ldr	x1, [sp, #32]
  401ba0:	add	x0, x1, x0
  401ba4:	ldr	x0, [x0]
  401ba8:	add	x1, sp, #0x128
  401bac:	mov	w2, #0x0                   	// #0
  401bb0:	bl	401300 <strtol@plt>
  401bb4:	mov	x2, x0
  401bb8:	ldrsw	x0, [sp, #340]
  401bbc:	lsl	x0, x0, #3
  401bc0:	add	x1, sp, #0x88
  401bc4:	str	x2, [x1, x0]
  401bc8:	ldr	x0, [sp, #296]
  401bcc:	cmp	x0, #0x0
  401bd0:	b.eq	401be4 <tigetstr@plt+0x7d4>  // b.none
  401bd4:	ldr	x0, [sp, #296]
  401bd8:	ldrb	w0, [x0]
  401bdc:	cmp	w0, #0x0
  401be0:	b.eq	401bf4 <tigetstr@plt+0x7e4>  // b.none
  401be4:	ldrsw	x0, [sp, #340]
  401be8:	lsl	x0, x0, #3
  401bec:	add	x1, sp, #0x88
  401bf0:	str	xzr, [x1, x0]
  401bf4:	ldr	w0, [sp, #340]
  401bf8:	add	w0, w0, #0x1
  401bfc:	str	w0, [sp, #340]
  401c00:	ldr	w1, [sp, #340]
  401c04:	ldr	w0, [sp, #44]
  401c08:	cmp	w1, w0
  401c0c:	b.ge	401c1c <tigetstr@plt+0x80c>  // b.tcont
  401c10:	ldr	w0, [sp, #340]
  401c14:	cmp	w0, #0x8
  401c18:	b.le	401b6c <tigetstr@plt+0x75c>
  401c1c:	ldr	w0, [sp, #44]
  401c20:	str	w0, [sp, #340]
  401c24:	b	401c54 <tigetstr@plt+0x844>
  401c28:	ldrsw	x0, [sp, #340]
  401c2c:	lsl	x0, x0, #3
  401c30:	add	x1, sp, #0x88
  401c34:	str	xzr, [x1, x0]
  401c38:	ldrsw	x0, [sp, #340]
  401c3c:	lsl	x0, x0, #3
  401c40:	add	x1, sp, #0xd8
  401c44:	str	xzr, [x1, x0]
  401c48:	ldr	w0, [sp, #340]
  401c4c:	add	w0, w0, #0x1
  401c50:	str	w0, [sp, #340]
  401c54:	ldr	w0, [sp, #340]
  401c58:	cmp	w0, #0x9
  401c5c:	b.le	401c28 <tigetstr@plt+0x818>
  401c60:	ldr	x0, [sp, #328]
  401c64:	bl	403b20 <tigetstr@plt+0x2710>
  401c68:	cmp	w0, #0x1
  401c6c:	b.eq	401c7c <tigetstr@plt+0x86c>  // b.none
  401c70:	cmp	w0, #0x2
  401c74:	b.eq	401c9c <tigetstr@plt+0x88c>  // b.none
  401c78:	b	401cc4 <tigetstr@plt+0x8b4>
  401c7c:	ldr	x0, [sp, #144]
  401c80:	ldr	x1, [sp, #232]
  401c84:	mov	x2, x1
  401c88:	mov	x1, x0
  401c8c:	ldr	x0, [sp, #344]
  401c90:	bl	401210 <tparm@plt>
  401c94:	str	x0, [sp, #344]
  401c98:	b	401dec <tigetstr@plt+0x9dc>
  401c9c:	ldr	x0, [sp, #144]
  401ca0:	ldr	x1, [sp, #232]
  401ca4:	mov	x2, x1
  401ca8:	ldr	x1, [sp, #240]
  401cac:	mov	x3, x1
  401cb0:	mov	x1, x0
  401cb4:	ldr	x0, [sp, #344]
  401cb8:	bl	401210 <tparm@plt>
  401cbc:	str	x0, [sp, #344]
  401cc0:	b	401dec <tigetstr@plt+0x9dc>
  401cc4:	add	x1, sp, #0x134
  401cc8:	add	x0, sp, #0x40
  401ccc:	mov	x2, x1
  401cd0:	mov	x1, x0
  401cd4:	ldr	x0, [sp, #344]
  401cd8:	bl	401250 <_nc_tparm_analyze@plt>
  401cdc:	ldr	x0, [sp, #64]
  401ce0:	cmp	x0, #0x0
  401ce4:	b.eq	401cf4 <tigetstr@plt+0x8e4>  // b.none
  401ce8:	ldr	x0, [sp, #224]
  401cec:	mov	x8, x0
  401cf0:	b	401cf8 <tigetstr@plt+0x8e8>
  401cf4:	ldr	x8, [sp, #144]
  401cf8:	ldr	x0, [sp, #72]
  401cfc:	cmp	x0, #0x0
  401d00:	b.eq	401d10 <tigetstr@plt+0x900>  // b.none
  401d04:	ldr	x0, [sp, #232]
  401d08:	mov	x2, x0
  401d0c:	b	401d14 <tigetstr@plt+0x904>
  401d10:	ldr	x2, [sp, #152]
  401d14:	ldr	x0, [sp, #80]
  401d18:	cmp	x0, #0x0
  401d1c:	b.eq	401d2c <tigetstr@plt+0x91c>  // b.none
  401d20:	ldr	x0, [sp, #240]
  401d24:	mov	x3, x0
  401d28:	b	401d30 <tigetstr@plt+0x920>
  401d2c:	ldr	x3, [sp, #160]
  401d30:	ldr	x0, [sp, #88]
  401d34:	cmp	x0, #0x0
  401d38:	b.eq	401d48 <tigetstr@plt+0x938>  // b.none
  401d3c:	ldr	x0, [sp, #248]
  401d40:	mov	x4, x0
  401d44:	b	401d4c <tigetstr@plt+0x93c>
  401d48:	ldr	x4, [sp, #168]
  401d4c:	ldr	x0, [sp, #96]
  401d50:	cmp	x0, #0x0
  401d54:	b.eq	401d64 <tigetstr@plt+0x954>  // b.none
  401d58:	ldr	x0, [sp, #256]
  401d5c:	mov	x5, x0
  401d60:	b	401d68 <tigetstr@plt+0x958>
  401d64:	ldr	x5, [sp, #176]
  401d68:	ldr	x0, [sp, #104]
  401d6c:	cmp	x0, #0x0
  401d70:	b.eq	401d80 <tigetstr@plt+0x970>  // b.none
  401d74:	ldr	x0, [sp, #264]
  401d78:	mov	x6, x0
  401d7c:	b	401d84 <tigetstr@plt+0x974>
  401d80:	ldr	x6, [sp, #184]
  401d84:	ldr	x0, [sp, #112]
  401d88:	cmp	x0, #0x0
  401d8c:	b.eq	401d9c <tigetstr@plt+0x98c>  // b.none
  401d90:	ldr	x0, [sp, #272]
  401d94:	mov	x7, x0
  401d98:	b	401da0 <tigetstr@plt+0x990>
  401d9c:	ldr	x7, [sp, #192]
  401da0:	ldr	x0, [sp, #120]
  401da4:	cmp	x0, #0x0
  401da8:	b.eq	401db4 <tigetstr@plt+0x9a4>  // b.none
  401dac:	ldr	x0, [sp, #280]
  401db0:	b	401db8 <tigetstr@plt+0x9a8>
  401db4:	ldr	x0, [sp, #200]
  401db8:	ldr	x1, [sp, #128]
  401dbc:	cmp	x1, #0x0
  401dc0:	b.eq	401dcc <tigetstr@plt+0x9bc>  // b.none
  401dc4:	ldr	x1, [sp, #288]
  401dc8:	b	401dd0 <tigetstr@plt+0x9c0>
  401dcc:	ldr	x1, [sp, #208]
  401dd0:	str	x1, [sp, #8]
  401dd4:	str	x0, [sp]
  401dd8:	mov	x1, x8
  401ddc:	ldr	x0, [sp, #344]
  401de0:	bl	401210 <tparm@plt>
  401de4:	str	x0, [sp, #344]
  401de8:	nop
  401dec:	ldr	x0, [sp, #344]
  401df0:	bl	401180 <putp@plt>
  401df4:	mov	w1, #0x0                   	// #0
  401df8:	mov	w0, #0x2                   	// #2
  401dfc:	bl	40186c <tigetstr@plt+0x45c>
  401e00:	b	401e10 <tigetstr@plt+0xa00>
  401e04:	mov	w1, #0x1                   	// #1
  401e08:	mov	w0, #0x2                   	// #2
  401e0c:	bl	40186c <tigetstr@plt+0x45c>
  401e10:	ldp	x29, x30, [sp, #16]
  401e14:	add	sp, sp, #0x160
  401e18:	ret
  401e1c:	mov	x12, #0x2110                	// #8464
  401e20:	sub	sp, sp, x12
  401e24:	stp	x29, x30, [sp]
  401e28:	mov	x29, sp
  401e2c:	str	w0, [sp, #28]
  401e30:	str	x1, [sp, #16]
  401e34:	mov	w0, #0x1                   	// #1
  401e38:	add	x1, sp, #0x2, lsl #12
  401e3c:	strb	w0, [x1, #263]
  401e40:	str	wzr, [sp, #8448]
  401e44:	add	x0, sp, #0x2, lsl #12
  401e48:	strb	wzr, [x0, #255]
  401e4c:	ldr	x0, [sp, #16]
  401e50:	ldr	x0, [x0]
  401e54:	bl	401330 <_nc_rootname@plt>
  401e58:	mov	w1, #0x1                   	// #1
  401e5c:	bl	401734 <tigetstr@plt+0x324>
  401e60:	mov	x1, x0
  401e64:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  401e68:	add	x0, x0, #0x1b0
  401e6c:	str	x1, [x0]
  401e70:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  401e74:	add	x0, x0, #0xff8
  401e78:	bl	4013b0 <getenv@plt>
  401e7c:	str	x0, [sp, #8456]
  401e80:	b	401f24 <tigetstr@plt+0xb14>
  401e84:	ldr	w0, [sp, #8428]
  401e88:	cmp	w0, #0x78
  401e8c:	b.eq	401f10 <tigetstr@plt+0xb00>  // b.none
  401e90:	ldr	w0, [sp, #8428]
  401e94:	cmp	w0, #0x78
  401e98:	b.gt	401f20 <tigetstr@plt+0xb10>
  401e9c:	ldr	w0, [sp, #8428]
  401ea0:	cmp	w0, #0x56
  401ea4:	b.eq	401f00 <tigetstr@plt+0xaf0>  // b.none
  401ea8:	ldr	w0, [sp, #8428]
  401eac:	cmp	w0, #0x56
  401eb0:	b.gt	401f20 <tigetstr@plt+0xb10>
  401eb4:	ldr	w0, [sp, #8428]
  401eb8:	cmp	w0, #0x53
  401ebc:	b.eq	401ed0 <tigetstr@plt+0xac0>  // b.none
  401ec0:	ldr	w0, [sp, #8428]
  401ec4:	cmp	w0, #0x54
  401ec8:	b.eq	401edc <tigetstr@plt+0xacc>  // b.none
  401ecc:	b	401f20 <tigetstr@plt+0xb10>
  401ed0:	add	x0, sp, #0x2, lsl #12
  401ed4:	strb	wzr, [x0, #263]
  401ed8:	b	401f24 <tigetstr@plt+0xb14>
  401edc:	mov	w0, #0x0                   	// #0
  401ee0:	bl	401370 <use_env@plt>
  401ee4:	mov	w0, #0x1                   	// #1
  401ee8:	bl	401270 <use_tioctl@plt>
  401eec:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  401ef0:	ldr	x0, [x0, #4016]
  401ef4:	ldr	x0, [x0]
  401ef8:	str	x0, [sp, #8456]
  401efc:	b	401f24 <tigetstr@plt+0xb14>
  401f00:	bl	4011b0 <curses_version@plt>
  401f04:	bl	4012c0 <puts@plt>
  401f08:	mov	w0, #0x0                   	// #0
  401f0c:	bl	401150 <exit@plt>
  401f10:	mov	w0, #0x1                   	// #1
  401f14:	add	x1, sp, #0x2, lsl #12
  401f18:	strb	w0, [x1, #255]
  401f1c:	b	401f24 <tigetstr@plt+0xb14>
  401f20:	bl	4016dc <tigetstr@plt+0x2cc>
  401f24:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  401f28:	add	x2, x0, #0x0
  401f2c:	ldr	x1, [sp, #16]
  401f30:	ldr	w0, [sp, #28]
  401f34:	bl	401260 <getopt@plt>
  401f38:	str	w0, [sp, #8428]
  401f3c:	ldr	w0, [sp, #8428]
  401f40:	cmn	w0, #0x1
  401f44:	b.ne	401e84 <tigetstr@plt+0xa74>  // b.any
  401f48:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  401f4c:	add	x0, x0, #0x1ba
  401f50:	ldrb	w0, [x0]
  401f54:	cmp	w0, #0x0
  401f58:	b.ne	401f84 <tigetstr@plt+0xb74>  // b.any
  401f5c:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  401f60:	add	x0, x0, #0x1b9
  401f64:	ldrb	w0, [x0]
  401f68:	cmp	w0, #0x0
  401f6c:	b.ne	401f84 <tigetstr@plt+0xb74>  // b.any
  401f70:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  401f74:	add	x0, x0, #0x1b8
  401f78:	ldrb	w0, [x0]
  401f7c:	cmp	w0, #0x0
  401f80:	b.eq	401f8c <tigetstr@plt+0xb7c>  // b.none
  401f84:	mov	w0, #0x1                   	// #1
  401f88:	b	401f90 <tigetstr@plt+0xb80>
  401f8c:	mov	w0, #0x0                   	// #0
  401f90:	add	x1, sp, #0x2, lsl #12
  401f94:	strb	w0, [x1, #235]
  401f98:	add	x0, sp, #0x2, lsl #12
  401f9c:	ldrb	w0, [x0, #235]
  401fa0:	and	w0, w0, #0x1
  401fa4:	add	x1, sp, #0x2, lsl #12
  401fa8:	strb	w0, [x1, #235]
  401fac:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  401fb0:	add	x0, x0, #0x1b9
  401fb4:	ldrb	w0, [x0]
  401fb8:	cmp	w0, #0x0
  401fbc:	b.ne	40205c <tigetstr@plt+0xc4c>  // b.any
  401fc0:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  401fc4:	add	x0, x0, #0x1b8
  401fc8:	ldrb	w0, [x0]
  401fcc:	cmp	w0, #0x0
  401fd0:	b.ne	40205c <tigetstr@plt+0xc4c>  // b.any
  401fd4:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  401fd8:	ldr	x0, [x0, #4024]
  401fdc:	ldr	w0, [x0]
  401fe0:	ldr	w1, [sp, #28]
  401fe4:	cmp	w1, w0
  401fe8:	b.le	402064 <tigetstr@plt+0xc54>
  401fec:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  401ff0:	ldr	x0, [x0, #4024]
  401ff4:	ldr	w0, [x0]
  401ff8:	sxtw	x0, w0
  401ffc:	lsl	x0, x0, #3
  402000:	ldr	x1, [sp, #16]
  402004:	add	x0, x1, x0
  402008:	ldr	x2, [x0]
  40200c:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  402010:	add	x1, x0, #0xfa8
  402014:	mov	x0, x2
  402018:	bl	4012e0 <strcmp@plt>
  40201c:	cmp	w0, #0x0
  402020:	b.eq	40205c <tigetstr@plt+0xc4c>  // b.none
  402024:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402028:	ldr	x0, [x0, #4024]
  40202c:	ldr	w0, [x0]
  402030:	sxtw	x0, w0
  402034:	lsl	x0, x0, #3
  402038:	ldr	x1, [sp, #16]
  40203c:	add	x0, x1, x0
  402040:	ldr	x2, [x0]
  402044:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  402048:	add	x1, x0, #0xfa0
  40204c:	mov	x0, x2
  402050:	bl	4012e0 <strcmp@plt>
  402054:	cmp	w0, #0x0
  402058:	b.ne	402064 <tigetstr@plt+0xc54>  // b.any
  40205c:	mov	w0, #0x1                   	// #1
  402060:	b	402068 <tigetstr@plt+0xc58>
  402064:	mov	w0, #0x0                   	// #0
  402068:	add	x1, sp, #0x2, lsl #12
  40206c:	strb	w0, [x1, #234]
  402070:	add	x0, sp, #0x2, lsl #12
  402074:	ldrb	w0, [x0, #234]
  402078:	and	w0, w0, #0x1
  40207c:	add	x1, sp, #0x2, lsl #12
  402080:	strb	w0, [x1, #234]
  402084:	add	x0, sp, #0x2, lsl #12
  402088:	ldrb	w0, [x0, #235]
  40208c:	cmp	w0, #0x0
  402090:	b.eq	40210c <tigetstr@plt+0xcfc>  // b.none
  402094:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402098:	ldr	x0, [x0, #4024]
  40209c:	ldr	w0, [x0]
  4020a0:	sub	w2, w0, #0x1
  4020a4:	adrp	x1, 414000 <tigetstr@plt+0x12bf0>
  4020a8:	ldr	x1, [x1, #4024]
  4020ac:	str	w2, [x1]
  4020b0:	ldr	w1, [sp, #28]
  4020b4:	cmp	w1, w0
  4020b8:	b.le	4020f4 <tigetstr@plt+0xce4>
  4020bc:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4020c0:	ldr	x0, [x0, #4024]
  4020c4:	ldr	w0, [x0]
  4020c8:	ldr	w1, [sp, #28]
  4020cc:	sub	w0, w1, w0
  4020d0:	str	w0, [sp, #28]
  4020d4:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4020d8:	ldr	x0, [x0, #4024]
  4020dc:	ldr	w0, [x0]
  4020e0:	sxtw	x0, w0
  4020e4:	lsl	x0, x0, #3
  4020e8:	ldr	x1, [sp, #16]
  4020ec:	add	x0, x1, x0
  4020f0:	str	x0, [sp, #16]
  4020f4:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  4020f8:	add	x0, x0, #0x1b0
  4020fc:	ldr	x1, [x0]
  402100:	ldr	x0, [sp, #16]
  402104:	str	x1, [x0]
  402108:	b	402144 <tigetstr@plt+0xd34>
  40210c:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402110:	ldr	x0, [x0, #4024]
  402114:	ldr	w0, [x0]
  402118:	ldr	w1, [sp, #28]
  40211c:	sub	w0, w1, w0
  402120:	str	w0, [sp, #28]
  402124:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402128:	ldr	x0, [x0, #4024]
  40212c:	ldr	w0, [x0]
  402130:	sxtw	x0, w0
  402134:	lsl	x0, x0, #3
  402138:	ldr	x1, [sp, #16]
  40213c:	add	x0, x1, x0
  402140:	str	x0, [sp, #16]
  402144:	ldr	x0, [sp, #8456]
  402148:	cmp	x0, #0x0
  40214c:	b.eq	402160 <tigetstr@plt+0xd50>  // b.none
  402150:	ldr	x0, [sp, #8456]
  402154:	ldrb	w0, [x0]
  402158:	cmp	w0, #0x0
  40215c:	b.ne	402170 <tigetstr@plt+0xd60>  // b.any
  402160:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  402164:	add	x1, x0, #0x8
  402168:	mov	w0, #0x2                   	// #2
  40216c:	bl	4015e8 <tigetstr@plt+0x1d8>
  402170:	add	x0, sp, #0xa0
  402174:	add	x1, sp, #0x2, lsl #12
  402178:	ldrb	w1, [x1, #234]
  40217c:	bl	403cf4 <tigetstr@plt+0x28e4>
  402180:	str	w0, [sp, #8420]
  402184:	add	x0, sp, #0x2, lsl #12
  402188:	add	x0, x0, #0xe0
  40218c:	mov	x2, x0
  402190:	ldr	w1, [sp, #8420]
  402194:	ldr	x0, [sp, #8456]
  402198:	bl	401160 <setupterm@plt>
  40219c:	cmp	w0, #0x0
  4021a0:	b.eq	4021c4 <tigetstr@plt+0xdb4>  // b.none
  4021a4:	ldr	w0, [sp, #8416]
  4021a8:	cmp	w0, #0x0
  4021ac:	b.gt	4021c4 <tigetstr@plt+0xdb4>
  4021b0:	ldr	x2, [sp, #8456]
  4021b4:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  4021b8:	add	x1, x0, #0x30
  4021bc:	mov	w0, #0x3                   	// #3
  4021c0:	bl	4015e8 <tigetstr@plt+0x1d8>
  4021c4:	add	x0, sp, #0x2, lsl #12
  4021c8:	ldrb	w0, [x0, #263]
  4021cc:	cmp	w0, #0x0
  4021d0:	b.eq	402344 <tigetstr@plt+0xf34>  // b.none
  4021d4:	ldr	w0, [sp, #28]
  4021d8:	cmp	w0, #0x0
  4021dc:	b.gt	4021fc <tigetstr@plt+0xdec>
  4021e0:	add	x0, sp, #0x2, lsl #12
  4021e4:	ldrb	w0, [x0, #235]
  4021e8:	eor	w0, w0, #0x1
  4021ec:	and	w0, w0, #0xff
  4021f0:	cmp	w0, #0x0
  4021f4:	b.eq	4021fc <tigetstr@plt+0xdec>  // b.none
  4021f8:	bl	4016dc <tigetstr@plt+0x2cc>
  4021fc:	add	x0, sp, #0xa0
  402200:	ldr	x4, [sp, #16]
  402204:	ldr	w3, [sp, #28]
  402208:	add	x1, sp, #0x2, lsl #12
  40220c:	ldrb	w2, [x1, #255]
  402210:	mov	x1, x0
  402214:	ldr	w0, [sp, #8420]
  402218:	bl	4018ec <tigetstr@plt+0x4dc>
  40221c:	bl	401150 <exit@plt>
  402220:	str	wzr, [sp, #8440]
  402224:	add	x0, sp, #0xe0
  402228:	str	x0, [sp, #8432]
  40222c:	b	4022c4 <tigetstr@plt+0xeb4>
  402230:	bl	4012f0 <__ctype_b_loc@plt>
  402234:	ldr	x1, [x0]
  402238:	ldr	x0, [sp, #8432]
  40223c:	ldrb	w0, [x0]
  402240:	and	x0, x0, #0xff
  402244:	lsl	x0, x0, #1
  402248:	add	x0, x1, x0
  40224c:	ldrh	w0, [x0]
  402250:	and	w0, w0, #0x2000
  402254:	cmp	w0, #0x0
  402258:	b.eq	402268 <tigetstr@plt+0xe58>  // b.none
  40225c:	ldr	x0, [sp, #8432]
  402260:	strb	wzr, [x0]
  402264:	b	4022b8 <tigetstr@plt+0xea8>
  402268:	add	x0, sp, #0xe0
  40226c:	ldr	x1, [sp, #8432]
  402270:	cmp	x1, x0
  402274:	b.eq	40228c <tigetstr@plt+0xe7c>  // b.none
  402278:	ldr	x0, [sp, #8432]
  40227c:	sub	x0, x0, #0x1
  402280:	ldrb	w0, [x0]
  402284:	cmp	w0, #0x0
  402288:	b.ne	4022b8 <tigetstr@plt+0xea8>  // b.any
  40228c:	ldr	w0, [sp, #8440]
  402290:	add	w1, w0, #0x1
  402294:	str	w1, [sp, #8440]
  402298:	sxtw	x0, w0
  40229c:	lsl	x0, x0, #3
  4022a0:	add	x1, sp, #0x20
  4022a4:	ldr	x2, [sp, #8432]
  4022a8:	str	x2, [x1, x0]
  4022ac:	ldr	w0, [sp, #8440]
  4022b0:	cmp	w0, #0xe
  4022b4:	b.gt	4022d8 <tigetstr@plt+0xec8>
  4022b8:	ldr	x0, [sp, #8432]
  4022bc:	add	x0, x0, #0x1
  4022c0:	str	x0, [sp, #8432]
  4022c4:	ldr	x0, [sp, #8432]
  4022c8:	ldrb	w0, [x0]
  4022cc:	cmp	w0, #0x0
  4022d0:	b.ne	402230 <tigetstr@plt+0xe20>  // b.any
  4022d4:	b	4022dc <tigetstr@plt+0xecc>
  4022d8:	nop
  4022dc:	ldrsw	x0, [sp, #8440]
  4022e0:	lsl	x0, x0, #3
  4022e4:	add	x1, sp, #0x20
  4022e8:	str	xzr, [x1, x0]
  4022ec:	ldr	w0, [sp, #8440]
  4022f0:	cmp	w0, #0x0
  4022f4:	b.eq	402344 <tigetstr@plt+0xf34>  // b.none
  4022f8:	add	x1, sp, #0x20
  4022fc:	add	x0, sp, #0xa0
  402300:	mov	x4, x1
  402304:	ldr	w3, [sp, #8440]
  402308:	add	x1, sp, #0x2, lsl #12
  40230c:	ldrb	w2, [x1, #255]
  402310:	mov	x1, x0
  402314:	ldr	w0, [sp, #8420]
  402318:	bl	4018ec <tigetstr@plt+0x4dc>
  40231c:	cmp	w0, #0x0
  402320:	b.eq	402344 <tigetstr@plt+0xf34>  // b.none
  402324:	ldr	w0, [sp, #8448]
  402328:	cmp	w0, #0x0
  40232c:	b.ne	402338 <tigetstr@plt+0xf28>  // b.any
  402330:	mov	w0, #0x4                   	// #4
  402334:	str	w0, [sp, #8448]
  402338:	ldr	w0, [sp, #8448]
  40233c:	add	w0, w0, #0x1
  402340:	str	w0, [sp, #8448]
  402344:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402348:	ldr	x0, [x0, #4040]
  40234c:	ldr	x1, [x0]
  402350:	add	x0, sp, #0xe0
  402354:	mov	x2, x1
  402358:	mov	w1, #0x2000                	// #8192
  40235c:	bl	4013f0 <fgets@plt>
  402360:	cmp	x0, #0x0
  402364:	b.ne	402220 <tigetstr@plt+0xe10>  // b.any
  402368:	ldr	w0, [sp, #8448]
  40236c:	bl	401150 <exit@plt>
  402370:	stp	x29, x30, [sp, #-32]!
  402374:	mov	x29, sp
  402378:	str	w0, [sp, #28]
  40237c:	ldr	w0, [sp, #28]
  402380:	bl	4013c0 <putchar@plt>
  402384:	ldp	x29, x30, [sp], #32
  402388:	ret
  40238c:	stp	x29, x30, [sp, #-48]!
  402390:	mov	x29, sp
  402394:	strb	w0, [sp, #31]
  402398:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  40239c:	ldr	x0, [x0, #4064]
  4023a0:	ldr	x0, [x0]
  4023a4:	ldr	x0, [x0, #32]
  4023a8:	add	x0, x0, #0x28
  4023ac:	ldr	x3, [x0]
  4023b0:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4023b4:	ldr	x0, [x0, #4064]
  4023b8:	ldr	x0, [x0]
  4023bc:	ldr	x0, [x0, #24]
  4023c0:	add	x0, x0, #0x4
  4023c4:	ldrsh	w0, [x0]
  4023c8:	mov	w1, #0x1                   	// #1
  4023cc:	cmp	w0, #0x0
  4023d0:	csel	w0, w0, w1, gt
  4023d4:	sxth	w0, w0
  4023d8:	mov	w1, w0
  4023dc:	adrp	x0, 402000 <tigetstr@plt+0xbf0>
  4023e0:	add	x2, x0, #0x370
  4023e4:	mov	x0, x3
  4023e8:	bl	401170 <tputs@plt>
  4023ec:	str	w0, [sp, #44]
  4023f0:	ldrb	w0, [sp, #31]
  4023f4:	eor	w0, w0, #0x1
  4023f8:	and	w0, w0, #0xff
  4023fc:	cmp	w0, #0x0
  402400:	b.eq	40245c <tigetstr@plt+0x104c>  // b.none
  402404:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  402408:	add	x0, x0, #0x1c0
  40240c:	bl	401410 <tigetstr@plt>
  402410:	str	x0, [sp, #32]
  402414:	ldr	x0, [sp, #32]
  402418:	cmp	x0, #0x0
  40241c:	b.eq	40245c <tigetstr@plt+0x104c>  // b.none
  402420:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402424:	ldr	x0, [x0, #4064]
  402428:	ldr	x0, [x0]
  40242c:	ldr	x0, [x0, #24]
  402430:	add	x0, x0, #0x4
  402434:	ldrsh	w0, [x0]
  402438:	mov	w1, #0x1                   	// #1
  40243c:	cmp	w0, #0x0
  402440:	csel	w0, w0, w1, gt
  402444:	sxth	w0, w0
  402448:	mov	w1, w0
  40244c:	adrp	x0, 402000 <tigetstr@plt+0xbf0>
  402450:	add	x2, x0, #0x370
  402454:	ldr	x0, [sp, #32]
  402458:	bl	401170 <tputs@plt>
  40245c:	ldr	w0, [sp, #44]
  402460:	ldp	x29, x30, [sp], #48
  402464:	ret
  402468:	stp	x29, x30, [sp, #-64]!
  40246c:	mov	x29, sp
  402470:	stp	x19, x20, [sp, #16]
  402474:	str	x0, [sp, #40]
  402478:	bl	4013a0 <__errno_location@plt>
  40247c:	ldr	w0, [x0]
  402480:	str	w0, [sp, #60]
  402484:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402488:	ldr	x0, [x0, #4008]
  40248c:	ldr	x19, [x0]
  402490:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402494:	ldr	x0, [x0, #4056]
  402498:	ldr	x20, [x0]
  40249c:	ldr	w0, [sp, #60]
  4024a0:	bl	401290 <strerror@plt>
  4024a4:	mov	x4, x0
  4024a8:	ldr	x3, [sp, #40]
  4024ac:	mov	x2, x20
  4024b0:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  4024b4:	add	x1, x0, #0x1c8
  4024b8:	mov	x0, x19
  4024bc:	bl	4013e0 <fprintf@plt>
  4024c0:	bl	403e28 <tigetstr@plt+0x2a18>
  4024c4:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  4024c8:	add	x0, x0, #0x1c0
  4024cc:	ldr	x0, [x0]
  4024d0:	mov	x1, x0
  4024d4:	mov	w0, #0xa                   	// #10
  4024d8:	bl	4011a0 <fputc@plt>
  4024dc:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  4024e0:	add	x0, x0, #0x1c0
  4024e4:	ldr	x0, [x0]
  4024e8:	bl	401350 <fflush@plt>
  4024ec:	ldr	w0, [sp, #60]
  4024f0:	add	w0, w0, #0x4
  4024f4:	bl	401150 <exit@plt>
  4024f8:	mov	x12, #0x2040                	// #8256
  4024fc:	sub	sp, sp, x12
  402500:	stp	x29, x30, [sp]
  402504:	mov	x29, sp
  402508:	str	x0, [sp, #24]
  40250c:	add	x0, sp, #0x2, lsl #12
  402510:	strb	wzr, [x0, #63]
  402514:	ldr	x0, [sp, #24]
  402518:	cmp	x0, #0x0
  40251c:	b.eq	4025bc <tigetstr@plt+0x11ac>  // b.none
  402520:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  402524:	add	x1, x0, #0x1d8
  402528:	ldr	x0, [sp, #24]
  40252c:	bl	4011f0 <fopen@plt>
  402530:	str	x0, [sp, #8240]
  402534:	ldr	x0, [sp, #8240]
  402538:	cmp	x0, #0x0
  40253c:	b.ne	402590 <tigetstr@plt+0x1180>  // b.any
  402540:	ldr	x0, [sp, #24]
  402544:	bl	402468 <tigetstr@plt+0x1058>
  402548:	b	402590 <tigetstr@plt+0x1180>
  40254c:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  402550:	add	x0, x0, #0x1c0
  402554:	ldr	x1, [x0]
  402558:	add	x0, sp, #0x28
  40255c:	mov	x3, x1
  402560:	ldr	x2, [sp, #8232]
  402564:	mov	x1, #0x1                   	// #1
  402568:	bl	401340 <fwrite@plt>
  40256c:	mov	x1, x0
  402570:	ldr	x0, [sp, #8232]
  402574:	cmp	x0, x1
  402578:	b.eq	402584 <tigetstr@plt+0x1174>  // b.none
  40257c:	ldr	x0, [sp, #24]
  402580:	bl	402468 <tigetstr@plt+0x1058>
  402584:	mov	w0, #0x1                   	// #1
  402588:	add	x1, sp, #0x2, lsl #12
  40258c:	strb	w0, [x1, #63]
  402590:	add	x0, sp, #0x28
  402594:	ldr	x3, [sp, #8240]
  402598:	mov	x2, #0x2000                	// #8192
  40259c:	mov	x1, #0x1                   	// #1
  4025a0:	bl	401310 <fread@plt>
  4025a4:	str	x0, [sp, #8232]
  4025a8:	ldr	x0, [sp, #8232]
  4025ac:	cmp	x0, #0x0
  4025b0:	b.ne	40254c <tigetstr@plt+0x113c>  // b.any
  4025b4:	ldr	x0, [sp, #8240]
  4025b8:	bl	4011e0 <fclose@plt>
  4025bc:	add	x0, sp, #0x2, lsl #12
  4025c0:	ldrb	w0, [x0, #63]
  4025c4:	ldp	x29, x30, [sp]
  4025c8:	mov	x12, #0x2040                	// #8256
  4025cc:	add	sp, sp, x12
  4025d0:	ret
  4025d4:	stp	x29, x30, [sp, #-32]!
  4025d8:	mov	x29, sp
  4025dc:	str	w0, [sp, #28]
  4025e0:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  4025e4:	add	x0, x0, #0x1c0
  4025e8:	ldr	x0, [x0]
  4025ec:	mov	x1, x0
  4025f0:	ldr	w0, [sp, #28]
  4025f4:	bl	401190 <putc@plt>
  4025f8:	ldp	x29, x30, [sp], #32
  4025fc:	ret
  402600:	stp	x29, x30, [sp, #-32]!
  402604:	mov	x29, sp
  402608:	str	w0, [sp, #28]
  40260c:	str	x1, [sp, #16]
  402610:	ldr	x1, [sp, #16]
  402614:	ldr	w0, [sp, #28]
  402618:	bl	4011c0 <tcgetattr@plt>
  40261c:	ldr	x0, [sp, #16]
  402620:	ldrb	w0, [x0, #30]
  402624:	cmp	w0, #0x0
  402628:	b.eq	402648 <tigetstr@plt+0x1238>  // b.none
  40262c:	ldr	x0, [sp, #16]
  402630:	ldrb	w0, [x0, #30]
  402634:	cmp	w0, #0x0
  402638:	b.eq	402648 <tigetstr@plt+0x1238>  // b.none
  40263c:	ldr	x0, [sp, #16]
  402640:	ldrb	w0, [x0, #30]
  402644:	b	40264c <tigetstr@plt+0x123c>
  402648:	mov	w0, #0xf                   	// #15
  40264c:	ldr	x1, [sp, #16]
  402650:	strb	w0, [x1, #30]
  402654:	ldr	x0, [sp, #16]
  402658:	ldrb	w0, [x0, #21]
  40265c:	cmp	w0, #0x0
  402660:	b.eq	402680 <tigetstr@plt+0x1270>  // b.none
  402664:	ldr	x0, [sp, #16]
  402668:	ldrb	w0, [x0, #21]
  40266c:	cmp	w0, #0x0
  402670:	b.eq	402680 <tigetstr@plt+0x1270>  // b.none
  402674:	ldr	x0, [sp, #16]
  402678:	ldrb	w0, [x0, #21]
  40267c:	b	402684 <tigetstr@plt+0x1274>
  402680:	mov	w0, #0x4                   	// #4
  402684:	ldr	x1, [sp, #16]
  402688:	strb	w0, [x1, #21]
  40268c:	ldr	x0, [sp, #16]
  402690:	ldrb	w0, [x0, #19]
  402694:	cmp	w0, #0x0
  402698:	b.eq	4026b8 <tigetstr@plt+0x12a8>  // b.none
  40269c:	ldr	x0, [sp, #16]
  4026a0:	ldrb	w0, [x0, #19]
  4026a4:	cmp	w0, #0x0
  4026a8:	b.eq	4026b8 <tigetstr@plt+0x12a8>  // b.none
  4026ac:	ldr	x0, [sp, #16]
  4026b0:	ldrb	w0, [x0, #19]
  4026b4:	b	4026bc <tigetstr@plt+0x12ac>
  4026b8:	mov	w0, #0x7f                  	// #127
  4026bc:	ldr	x1, [sp, #16]
  4026c0:	strb	w0, [x1, #19]
  4026c4:	ldr	x0, [sp, #16]
  4026c8:	ldrb	w0, [x0, #17]
  4026cc:	cmp	w0, #0x0
  4026d0:	b.eq	4026f0 <tigetstr@plt+0x12e0>  // b.none
  4026d4:	ldr	x0, [sp, #16]
  4026d8:	ldrb	w0, [x0, #17]
  4026dc:	cmp	w0, #0x0
  4026e0:	b.eq	4026f0 <tigetstr@plt+0x12e0>  // b.none
  4026e4:	ldr	x0, [sp, #16]
  4026e8:	ldrb	w0, [x0, #17]
  4026ec:	b	4026f4 <tigetstr@plt+0x12e4>
  4026f0:	mov	w0, #0x3                   	// #3
  4026f4:	ldr	x1, [sp, #16]
  4026f8:	strb	w0, [x1, #17]
  4026fc:	ldr	x0, [sp, #16]
  402700:	ldrb	w0, [x0, #20]
  402704:	cmp	w0, #0x0
  402708:	b.eq	402728 <tigetstr@plt+0x1318>  // b.none
  40270c:	ldr	x0, [sp, #16]
  402710:	ldrb	w0, [x0, #20]
  402714:	cmp	w0, #0x0
  402718:	b.eq	402728 <tigetstr@plt+0x1318>  // b.none
  40271c:	ldr	x0, [sp, #16]
  402720:	ldrb	w0, [x0, #20]
  402724:	b	40272c <tigetstr@plt+0x131c>
  402728:	mov	w0, #0x15                  	// #21
  40272c:	ldr	x1, [sp, #16]
  402730:	strb	w0, [x1, #20]
  402734:	ldr	x0, [sp, #16]
  402738:	ldrb	w0, [x0, #32]
  40273c:	cmp	w0, #0x0
  402740:	b.eq	402760 <tigetstr@plt+0x1350>  // b.none
  402744:	ldr	x0, [sp, #16]
  402748:	ldrb	w0, [x0, #32]
  40274c:	cmp	w0, #0x0
  402750:	b.eq	402760 <tigetstr@plt+0x1350>  // b.none
  402754:	ldr	x0, [sp, #16]
  402758:	ldrb	w0, [x0, #32]
  40275c:	b	402764 <tigetstr@plt+0x1354>
  402760:	mov	w0, #0x16                  	// #22
  402764:	ldr	x1, [sp, #16]
  402768:	strb	w0, [x1, #32]
  40276c:	ldr	x0, [sp, #16]
  402770:	ldrb	w0, [x0, #18]
  402774:	cmp	w0, #0x0
  402778:	b.eq	402798 <tigetstr@plt+0x1388>  // b.none
  40277c:	ldr	x0, [sp, #16]
  402780:	ldrb	w0, [x0, #18]
  402784:	cmp	w0, #0x0
  402788:	b.eq	402798 <tigetstr@plt+0x1388>  // b.none
  40278c:	ldr	x0, [sp, #16]
  402790:	ldrb	w0, [x0, #18]
  402794:	b	40279c <tigetstr@plt+0x138c>
  402798:	mov	w0, #0x1c                  	// #28
  40279c:	ldr	x1, [sp, #16]
  4027a0:	strb	w0, [x1, #18]
  4027a4:	ldr	x0, [sp, #16]
  4027a8:	ldrb	w0, [x0, #29]
  4027ac:	cmp	w0, #0x0
  4027b0:	b.eq	4027d0 <tigetstr@plt+0x13c0>  // b.none
  4027b4:	ldr	x0, [sp, #16]
  4027b8:	ldrb	w0, [x0, #29]
  4027bc:	cmp	w0, #0x0
  4027c0:	b.eq	4027d0 <tigetstr@plt+0x13c0>  // b.none
  4027c4:	ldr	x0, [sp, #16]
  4027c8:	ldrb	w0, [x0, #29]
  4027cc:	b	4027d4 <tigetstr@plt+0x13c4>
  4027d0:	mov	w0, #0x12                  	// #18
  4027d4:	ldr	x1, [sp, #16]
  4027d8:	strb	w0, [x1, #29]
  4027dc:	ldr	x0, [sp, #16]
  4027e0:	ldrb	w0, [x0, #25]
  4027e4:	cmp	w0, #0x0
  4027e8:	b.eq	402808 <tigetstr@plt+0x13f8>  // b.none
  4027ec:	ldr	x0, [sp, #16]
  4027f0:	ldrb	w0, [x0, #25]
  4027f4:	cmp	w0, #0x0
  4027f8:	b.eq	402808 <tigetstr@plt+0x13f8>  // b.none
  4027fc:	ldr	x0, [sp, #16]
  402800:	ldrb	w0, [x0, #25]
  402804:	b	40280c <tigetstr@plt+0x13fc>
  402808:	mov	w0, #0x11                  	// #17
  40280c:	ldr	x1, [sp, #16]
  402810:	strb	w0, [x1, #25]
  402814:	ldr	x0, [sp, #16]
  402818:	ldrb	w0, [x0, #26]
  40281c:	cmp	w0, #0x0
  402820:	b.eq	402840 <tigetstr@plt+0x1430>  // b.none
  402824:	ldr	x0, [sp, #16]
  402828:	ldrb	w0, [x0, #26]
  40282c:	cmp	w0, #0x0
  402830:	b.eq	402840 <tigetstr@plt+0x1430>  // b.none
  402834:	ldr	x0, [sp, #16]
  402838:	ldrb	w0, [x0, #26]
  40283c:	b	402844 <tigetstr@plt+0x1434>
  402840:	mov	w0, #0x13                  	// #19
  402844:	ldr	x1, [sp, #16]
  402848:	strb	w0, [x1, #26]
  40284c:	ldr	x0, [sp, #16]
  402850:	ldrb	w0, [x0, #27]
  402854:	cmp	w0, #0x0
  402858:	b.eq	402878 <tigetstr@plt+0x1468>  // b.none
  40285c:	ldr	x0, [sp, #16]
  402860:	ldrb	w0, [x0, #27]
  402864:	cmp	w0, #0x0
  402868:	b.eq	402878 <tigetstr@plt+0x1468>  // b.none
  40286c:	ldr	x0, [sp, #16]
  402870:	ldrb	w0, [x0, #27]
  402874:	b	40287c <tigetstr@plt+0x146c>
  402878:	mov	w0, #0x1a                  	// #26
  40287c:	ldr	x1, [sp, #16]
  402880:	strb	w0, [x1, #27]
  402884:	ldr	x0, [sp, #16]
  402888:	ldrb	w0, [x0, #31]
  40288c:	cmp	w0, #0x0
  402890:	b.eq	4028b0 <tigetstr@plt+0x14a0>  // b.none
  402894:	ldr	x0, [sp, #16]
  402898:	ldrb	w0, [x0, #31]
  40289c:	cmp	w0, #0x0
  4028a0:	b.eq	4028b0 <tigetstr@plt+0x14a0>  // b.none
  4028a4:	ldr	x0, [sp, #16]
  4028a8:	ldrb	w0, [x0, #31]
  4028ac:	b	4028b4 <tigetstr@plt+0x14a4>
  4028b0:	mov	w0, #0x17                  	// #23
  4028b4:	ldr	x1, [sp, #16]
  4028b8:	strb	w0, [x1, #31]
  4028bc:	ldr	x0, [sp, #16]
  4028c0:	ldr	w1, [x0]
  4028c4:	mov	w0, #0xffffe506            	// #-6906
  4028c8:	and	w1, w1, w0
  4028cc:	ldr	x0, [sp, #16]
  4028d0:	str	w1, [x0]
  4028d4:	ldr	x0, [sp, #16]
  4028d8:	ldr	w1, [x0]
  4028dc:	mov	w0, #0x2506                	// #9478
  4028e0:	orr	w1, w1, w0
  4028e4:	ldr	x0, [sp, #16]
  4028e8:	str	w1, [x0]
  4028ec:	ldr	x0, [sp, #16]
  4028f0:	ldr	w1, [x0, #4]
  4028f4:	mov	w0, #0xffff0005            	// #-65531
  4028f8:	and	w1, w1, w0
  4028fc:	ldr	x0, [sp, #16]
  402900:	str	w1, [x0, #4]
  402904:	ldr	x0, [sp, #16]
  402908:	ldr	w1, [x0, #4]
  40290c:	mov	w0, #0x5                   	// #5
  402910:	orr	w1, w1, w0
  402914:	ldr	x0, [sp, #16]
  402918:	str	w1, [x0, #4]
  40291c:	ldr	x0, [sp, #16]
  402920:	ldr	w1, [x0, #8]
  402924:	mov	w0, #0xfffff48f            	// #-2929
  402928:	and	w1, w1, w0
  40292c:	ldr	x0, [sp, #16]
  402930:	str	w1, [x0, #8]
  402934:	ldr	x0, [sp, #16]
  402938:	ldr	w1, [x0, #8]
  40293c:	mov	w0, #0xb0                  	// #176
  402940:	orr	w1, w1, w0
  402944:	ldr	x0, [sp, #16]
  402948:	str	w1, [x0, #8]
  40294c:	ldr	x0, [sp, #16]
  402950:	ldr	w1, [x0, #12]
  402954:	mov	w0, #0xfffffe3b            	// #-453
  402958:	and	w1, w1, w0
  40295c:	ldr	x0, [sp, #16]
  402960:	str	w1, [x0, #12]
  402964:	ldr	x0, [sp, #16]
  402968:	ldr	w1, [x0, #12]
  40296c:	mov	w0, #0xa3b                 	// #2619
  402970:	orr	w1, w1, w0
  402974:	ldr	x0, [sp, #16]
  402978:	str	w1, [x0, #12]
  40297c:	ldr	x2, [sp, #16]
  402980:	mov	w1, #0x1                   	// #1
  402984:	ldr	w0, [sp, #28]
  402988:	bl	401360 <tcsetattr@plt>
  40298c:	nop
  402990:	ldp	x29, x30, [sp], #32
  402994:	ret
  402998:	stp	x29, x30, [sp, #-32]!
  40299c:	mov	x29, sp
  4029a0:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4029a4:	ldr	x0, [x0, #4064]
  4029a8:	ldr	x0, [x0]
  4029ac:	ldr	x0, [x0, #16]
  4029b0:	add	x0, x0, #0xf
  4029b4:	ldrb	w0, [x0]
  4029b8:	cmp	w0, #0x0
  4029bc:	b.eq	402a48 <tigetstr@plt+0x1638>  // b.none
  4029c0:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4029c4:	ldr	x0, [x0, #4064]
  4029c8:	ldr	x0, [x0]
  4029cc:	ldr	x0, [x0, #32]
  4029d0:	add	x0, x0, #0x1b8
  4029d4:	ldr	x0, [x0]
  4029d8:	cmn	x0, #0x1
  4029dc:	b.eq	402a48 <tigetstr@plt+0x1638>  // b.none
  4029e0:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4029e4:	ldr	x0, [x0, #4064]
  4029e8:	ldr	x0, [x0]
  4029ec:	ldr	x0, [x0, #32]
  4029f0:	add	x0, x0, #0x1b8
  4029f4:	ldr	x0, [x0]
  4029f8:	cmp	x0, #0x0
  4029fc:	b.eq	402a48 <tigetstr@plt+0x1638>  // b.none
  402a00:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402a04:	ldr	x0, [x0, #4064]
  402a08:	ldr	x0, [x0]
  402a0c:	ldr	x0, [x0, #32]
  402a10:	add	x0, x0, #0x1b8
  402a14:	ldr	x0, [x0]
  402a18:	bl	401130 <strlen@plt>
  402a1c:	cmp	x0, #0x1
  402a20:	b.ne	402a48 <tigetstr@plt+0x1638>  // b.any
  402a24:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402a28:	ldr	x0, [x0, #4064]
  402a2c:	ldr	x0, [x0]
  402a30:	ldr	x0, [x0, #32]
  402a34:	add	x0, x0, #0x1b8
  402a38:	ldr	x0, [x0]
  402a3c:	ldrb	w0, [x0]
  402a40:	str	w0, [sp, #28]
  402a44:	b	402a50 <tigetstr@plt+0x1640>
  402a48:	mov	w0, #0x7f                  	// #127
  402a4c:	str	w0, [sp, #28]
  402a50:	ldr	w0, [sp, #28]
  402a54:	ldp	x29, x30, [sp], #32
  402a58:	ret
  402a5c:	stp	x29, x30, [sp, #-48]!
  402a60:	mov	x29, sp
  402a64:	str	x0, [sp, #40]
  402a68:	str	w1, [sp, #36]
  402a6c:	str	w2, [sp, #32]
  402a70:	str	w3, [sp, #28]
  402a74:	ldr	x0, [sp, #40]
  402a78:	ldrb	w0, [x0, #19]
  402a7c:	cmp	w0, #0x0
  402a80:	b.eq	402aa0 <tigetstr@plt+0x1690>  // b.none
  402a84:	ldr	x0, [sp, #40]
  402a88:	ldrb	w0, [x0, #19]
  402a8c:	cmp	w0, #0x0
  402a90:	b.eq	402aa0 <tigetstr@plt+0x1690>  // b.none
  402a94:	ldr	w0, [sp, #36]
  402a98:	cmp	w0, #0x0
  402a9c:	b.lt	402ac8 <tigetstr@plt+0x16b8>  // b.tstop
  402aa0:	ldr	w0, [sp, #36]
  402aa4:	cmp	w0, #0x0
  402aa8:	b.lt	402ab8 <tigetstr@plt+0x16a8>  // b.tstop
  402aac:	ldr	w0, [sp, #36]
  402ab0:	and	w0, w0, #0xff
  402ab4:	b	402ac0 <tigetstr@plt+0x16b0>
  402ab8:	bl	402998 <tigetstr@plt+0x1588>
  402abc:	and	w0, w0, #0xff
  402ac0:	ldr	x1, [sp, #40]
  402ac4:	strb	w0, [x1, #19]
  402ac8:	ldr	x0, [sp, #40]
  402acc:	ldrb	w0, [x0, #17]
  402ad0:	cmp	w0, #0x0
  402ad4:	b.eq	402af4 <tigetstr@plt+0x16e4>  // b.none
  402ad8:	ldr	x0, [sp, #40]
  402adc:	ldrb	w0, [x0, #17]
  402ae0:	cmp	w0, #0x0
  402ae4:	b.eq	402af4 <tigetstr@plt+0x16e4>  // b.none
  402ae8:	ldr	w0, [sp, #32]
  402aec:	cmp	w0, #0x0
  402af0:	b.lt	402b18 <tigetstr@plt+0x1708>  // b.tstop
  402af4:	ldr	w0, [sp, #32]
  402af8:	cmp	w0, #0x0
  402afc:	b.lt	402b0c <tigetstr@plt+0x16fc>  // b.tstop
  402b00:	ldr	w0, [sp, #32]
  402b04:	and	w0, w0, #0xff
  402b08:	b	402b10 <tigetstr@plt+0x1700>
  402b0c:	mov	w0, #0x3                   	// #3
  402b10:	ldr	x1, [sp, #40]
  402b14:	strb	w0, [x1, #17]
  402b18:	ldr	x0, [sp, #40]
  402b1c:	ldrb	w0, [x0, #20]
  402b20:	cmp	w0, #0x0
  402b24:	b.eq	402b44 <tigetstr@plt+0x1734>  // b.none
  402b28:	ldr	x0, [sp, #40]
  402b2c:	ldrb	w0, [x0, #20]
  402b30:	cmp	w0, #0x0
  402b34:	b.eq	402b44 <tigetstr@plt+0x1734>  // b.none
  402b38:	ldr	w0, [sp, #28]
  402b3c:	cmp	w0, #0x0
  402b40:	b.lt	402b68 <tigetstr@plt+0x1758>  // b.tstop
  402b44:	ldr	w0, [sp, #28]
  402b48:	cmp	w0, #0x0
  402b4c:	b.lt	402b5c <tigetstr@plt+0x174c>  // b.tstop
  402b50:	ldr	w0, [sp, #28]
  402b54:	and	w0, w0, #0xff
  402b58:	b	402b60 <tigetstr@plt+0x1750>
  402b5c:	mov	w0, #0x15                  	// #21
  402b60:	ldr	x1, [sp, #40]
  402b64:	strb	w0, [x1, #20]
  402b68:	nop
  402b6c:	ldp	x29, x30, [sp], #48
  402b70:	ret
  402b74:	sub	sp, sp, #0x10
  402b78:	str	x0, [sp, #8]
  402b7c:	ldr	x0, [sp, #8]
  402b80:	ldr	w0, [x0, #4]
  402b84:	orr	w1, w0, #0x4
  402b88:	ldr	x0, [sp, #8]
  402b8c:	str	w1, [x0, #4]
  402b90:	ldr	x0, [sp, #8]
  402b94:	ldr	w0, [x0]
  402b98:	orr	w1, w0, #0x100
  402b9c:	ldr	x0, [sp, #8]
  402ba0:	str	w1, [x0]
  402ba4:	ldr	x0, [sp, #8]
  402ba8:	ldr	w0, [x0, #12]
  402bac:	orr	w1, w0, #0x8
  402bb0:	ldr	x0, [sp, #8]
  402bb4:	str	w1, [x0, #12]
  402bb8:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402bbc:	ldr	x0, [x0, #4064]
  402bc0:	ldr	x0, [x0]
  402bc4:	ldr	x0, [x0, #32]
  402bc8:	add	x0, x0, #0x338
  402bcc:	ldr	x0, [x0]
  402bd0:	cmn	x0, #0x1
  402bd4:	b.eq	402c6c <tigetstr@plt+0x185c>  // b.none
  402bd8:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402bdc:	ldr	x0, [x0, #4064]
  402be0:	ldr	x0, [x0]
  402be4:	ldr	x0, [x0, #32]
  402be8:	add	x0, x0, #0x338
  402bec:	ldr	x0, [x0]
  402bf0:	cmp	x0, #0x0
  402bf4:	b.eq	402c6c <tigetstr@plt+0x185c>  // b.none
  402bf8:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402bfc:	ldr	x0, [x0, #4064]
  402c00:	ldr	x0, [x0]
  402c04:	ldr	x0, [x0, #32]
  402c08:	add	x0, x0, #0x338
  402c0c:	ldr	x0, [x0]
  402c10:	ldrb	w0, [x0]
  402c14:	cmp	w0, #0xa
  402c18:	b.ne	402c6c <tigetstr@plt+0x185c>  // b.any
  402c1c:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402c20:	ldr	x0, [x0, #4064]
  402c24:	ldr	x0, [x0]
  402c28:	ldr	x0, [x0, #32]
  402c2c:	add	x0, x0, #0x338
  402c30:	ldr	x0, [x0]
  402c34:	add	x0, x0, #0x1
  402c38:	ldrb	w0, [x0]
  402c3c:	cmp	w0, #0x0
  402c40:	b.ne	402c6c <tigetstr@plt+0x185c>  // b.any
  402c44:	ldr	x0, [sp, #8]
  402c48:	ldr	w0, [x0, #4]
  402c4c:	and	w1, w0, #0xfffffffb
  402c50:	ldr	x0, [sp, #8]
  402c54:	str	w1, [x0, #4]
  402c58:	ldr	x0, [sp, #8]
  402c5c:	ldr	w0, [x0]
  402c60:	and	w1, w0, #0xfffffeff
  402c64:	ldr	x0, [sp, #8]
  402c68:	str	w1, [x0]
  402c6c:	ldr	x0, [sp, #8]
  402c70:	ldr	w0, [x0, #12]
  402c74:	orr	w1, w0, #0x30
  402c78:	ldr	x0, [sp, #8]
  402c7c:	str	w1, [x0, #12]
  402c80:	nop
  402c84:	add	sp, sp, #0x10
  402c88:	ret
  402c8c:	stp	x29, x30, [sp, #-48]!
  402c90:	mov	x29, sp
  402c94:	str	x0, [sp, #24]
  402c98:	strb	wzr, [sp, #47]
  402c9c:	ldr	x0, [sp, #24]
  402ca0:	cmn	x0, #0x1
  402ca4:	b.eq	402cd0 <tigetstr@plt+0x18c0>  // b.none
  402ca8:	ldr	x0, [sp, #24]
  402cac:	cmp	x0, #0x0
  402cb0:	b.eq	402cd0 <tigetstr@plt+0x18c0>  // b.none
  402cb4:	adrp	x0, 402000 <tigetstr@plt+0xbf0>
  402cb8:	add	x2, x0, #0x5d4
  402cbc:	mov	w1, #0x0                   	// #0
  402cc0:	ldr	x0, [sp, #24]
  402cc4:	bl	401170 <tputs@plt>
  402cc8:	mov	w0, #0x1                   	// #1
  402ccc:	strb	w0, [sp, #47]
  402cd0:	ldrb	w0, [sp, #47]
  402cd4:	ldp	x29, x30, [sp], #48
  402cd8:	ret
  402cdc:	stp	x29, x30, [sp, #-16]!
  402ce0:	mov	x29, sp
  402ce4:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402ce8:	ldr	x0, [x0, #4064]
  402cec:	ldr	x0, [x0]
  402cf0:	ldr	x0, [x0, #32]
  402cf4:	add	x0, x0, #0x10
  402cf8:	ldr	x0, [x0]
  402cfc:	cmn	x0, #0x1
  402d00:	b.eq	402d44 <tigetstr@plt+0x1934>  // b.none
  402d04:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402d08:	ldr	x0, [x0, #4064]
  402d0c:	ldr	x0, [x0]
  402d10:	ldr	x0, [x0, #32]
  402d14:	add	x0, x0, #0x10
  402d18:	ldr	x0, [x0]
  402d1c:	cmp	x0, #0x0
  402d20:	b.eq	402d44 <tigetstr@plt+0x1934>  // b.none
  402d24:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402d28:	ldr	x0, [x0, #4064]
  402d2c:	ldr	x0, [x0]
  402d30:	ldr	x0, [x0, #32]
  402d34:	add	x0, x0, #0x10
  402d38:	ldr	x0, [x0]
  402d3c:	bl	402c8c <tigetstr@plt+0x187c>
  402d40:	b	402d4c <tigetstr@plt+0x193c>
  402d44:	mov	w0, #0xd                   	// #13
  402d48:	bl	4025d4 <tigetstr@plt+0x11c4>
  402d4c:	mov	w0, #0x1                   	// #1
  402d50:	ldp	x29, x30, [sp], #16
  402d54:	ret
  402d58:	stp	x29, x30, [sp, #-48]!
  402d5c:	mov	x29, sp
  402d60:	str	w0, [sp, #28]
  402d64:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402d68:	ldr	x0, [x0, #4064]
  402d6c:	ldr	x0, [x0]
  402d70:	ldr	x0, [x0, #24]
  402d74:	add	x0, x0, #0x2
  402d78:	ldrsh	w0, [x0]
  402d7c:	cmp	w0, #0x8
  402d80:	b.eq	402f90 <tigetstr@plt+0x1b80>  // b.none
  402d84:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402d88:	ldr	x0, [x0, #4064]
  402d8c:	ldr	x0, [x0]
  402d90:	ldr	x0, [x0, #24]
  402d94:	add	x0, x0, #0x2
  402d98:	ldrsh	w0, [x0]
  402d9c:	cmp	w0, #0x0
  402da0:	b.lt	402f90 <tigetstr@plt+0x1b80>  // b.tstop
  402da4:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402da8:	ldr	x0, [x0, #4064]
  402dac:	ldr	x0, [x0]
  402db0:	ldr	x0, [x0, #32]
  402db4:	add	x0, x0, #0x420
  402db8:	ldr	x0, [x0]
  402dbc:	cmn	x0, #0x1
  402dc0:	b.eq	402f90 <tigetstr@plt+0x1b80>  // b.none
  402dc4:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402dc8:	ldr	x0, [x0, #4064]
  402dcc:	ldr	x0, [x0]
  402dd0:	ldr	x0, [x0, #32]
  402dd4:	add	x0, x0, #0x420
  402dd8:	ldr	x0, [x0]
  402ddc:	cmp	x0, #0x0
  402de0:	b.eq	402f90 <tigetstr@plt+0x1b80>  // b.none
  402de4:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402de8:	ldr	x0, [x0, #4064]
  402dec:	ldr	x0, [x0]
  402df0:	ldr	x0, [x0, #32]
  402df4:	add	x0, x0, #0x20
  402df8:	ldr	x0, [x0]
  402dfc:	cmn	x0, #0x1
  402e00:	b.eq	402f90 <tigetstr@plt+0x1b80>  // b.none
  402e04:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402e08:	ldr	x0, [x0, #4064]
  402e0c:	ldr	x0, [x0]
  402e10:	ldr	x0, [x0, #32]
  402e14:	add	x0, x0, #0x20
  402e18:	ldr	x0, [x0]
  402e1c:	cmp	x0, #0x0
  402e20:	b.eq	402f90 <tigetstr@plt+0x1b80>  // b.none
  402e24:	bl	402cdc <tigetstr@plt+0x18cc>
  402e28:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402e2c:	ldr	x0, [x0, #4064]
  402e30:	ldr	x0, [x0]
  402e34:	ldr	x0, [x0, #32]
  402e38:	add	x0, x0, #0x20
  402e3c:	ldr	x3, [x0]
  402e40:	adrp	x0, 402000 <tigetstr@plt+0xbf0>
  402e44:	add	x2, x0, #0x5d4
  402e48:	mov	w1, #0x0                   	// #0
  402e4c:	mov	x0, x3
  402e50:	bl	401170 <tputs@plt>
  402e54:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402e58:	ldr	x0, [x0, #4064]
  402e5c:	ldr	x0, [x0]
  402e60:	ldr	x0, [x0, #24]
  402e64:	add	x0, x0, #0x2
  402e68:	ldrsh	w0, [x0]
  402e6c:	cmp	w0, #0x1
  402e70:	b.le	402f88 <tigetstr@plt+0x1b78>
  402e74:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402e78:	ldr	x0, [x0, #4064]
  402e7c:	ldr	x0, [x0]
  402e80:	ldr	x0, [x0, #24]
  402e84:	add	x0, x0, #0x2
  402e88:	ldrsh	w0, [x0]
  402e8c:	mov	w1, w0
  402e90:	ldr	w0, [sp, #28]
  402e94:	cmp	w0, w1
  402e98:	b.ge	402ebc <tigetstr@plt+0x1aac>  // b.tcont
  402e9c:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402ea0:	ldr	x0, [x0, #4064]
  402ea4:	ldr	x0, [x0]
  402ea8:	ldr	x0, [x0, #24]
  402eac:	add	x0, x0, #0x2
  402eb0:	ldr	w1, [sp, #28]
  402eb4:	sxth	w1, w1
  402eb8:	strh	w1, [x0]
  402ebc:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402ec0:	ldr	x0, [x0, #4064]
  402ec4:	ldr	x0, [x0]
  402ec8:	ldr	x0, [x0, #24]
  402ecc:	add	x0, x0, #0x2
  402ed0:	ldrsh	w0, [x0]
  402ed4:	str	w0, [sp, #44]
  402ed8:	b	402f74 <tigetstr@plt+0x1b64>
  402edc:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  402ee0:	add	x0, x0, #0x1c0
  402ee4:	ldr	x4, [x0]
  402ee8:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402eec:	ldr	x0, [x0, #4064]
  402ef0:	ldr	x0, [x0]
  402ef4:	ldr	x0, [x0, #24]
  402ef8:	add	x0, x0, #0x2
  402efc:	ldrsh	w0, [x0]
  402f00:	mov	w1, w0
  402f04:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  402f08:	add	x3, x0, #0x1e0
  402f0c:	mov	w2, w1
  402f10:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  402f14:	add	x1, x0, #0x1e8
  402f18:	mov	x0, x4
  402f1c:	bl	4013e0 <fprintf@plt>
  402f20:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402f24:	ldr	x0, [x0, #4064]
  402f28:	ldr	x0, [x0]
  402f2c:	ldr	x0, [x0, #32]
  402f30:	add	x0, x0, #0x420
  402f34:	ldr	x3, [x0]
  402f38:	adrp	x0, 402000 <tigetstr@plt+0xbf0>
  402f3c:	add	x2, x0, #0x5d4
  402f40:	mov	w1, #0x0                   	// #0
  402f44:	mov	x0, x3
  402f48:	bl	401170 <tputs@plt>
  402f4c:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  402f50:	ldr	x0, [x0, #4064]
  402f54:	ldr	x0, [x0]
  402f58:	ldr	x0, [x0, #24]
  402f5c:	add	x0, x0, #0x2
  402f60:	ldrsh	w0, [x0]
  402f64:	mov	w1, w0
  402f68:	ldr	w0, [sp, #44]
  402f6c:	add	w0, w0, w1
  402f70:	str	w0, [sp, #44]
  402f74:	ldr	w1, [sp, #44]
  402f78:	ldr	w0, [sp, #28]
  402f7c:	cmp	w1, w0
  402f80:	b.lt	402edc <tigetstr@plt+0x1acc>  // b.tstop
  402f84:	bl	402cdc <tigetstr@plt+0x18cc>
  402f88:	mov	w0, #0x1                   	// #1
  402f8c:	b	402f94 <tigetstr@plt+0x1b84>
  402f90:	mov	w0, #0x0                   	// #0
  402f94:	ldp	x29, x30, [sp], #48
  402f98:	ret
  402f9c:	stp	x29, x30, [sp, #-48]!
  402fa0:	mov	x29, sp
  402fa4:	str	w0, [sp, #28]
  402fa8:	str	x1, [sp, #16]
  402fac:	strb	wzr, [sp, #43]
  402fb0:	ldr	x0, [sp, #16]
  402fb4:	cmp	x0, #0x0
  402fb8:	b.eq	402ffc <tigetstr@plt+0x1bec>  // b.none
  402fbc:	ldr	x0, [sp, #16]
  402fc0:	ldr	w1, [x0, #4]
  402fc4:	mov	w0, #0x182c                	// #6188
  402fc8:	and	w0, w1, w0
  402fcc:	cmp	w0, #0x0
  402fd0:	b.eq	402ffc <tigetstr@plt+0x1bec>  // b.none
  402fd4:	ldr	x0, [sp, #16]
  402fd8:	ldr	w1, [x0, #4]
  402fdc:	mov	w0, #0x182c                	// #6188
  402fe0:	and	w1, w1, w0
  402fe4:	ldr	x0, [sp, #16]
  402fe8:	str	w1, [x0, #4]
  402fec:	ldr	x2, [sp, #16]
  402ff0:	mov	w1, #0x1                   	// #1
  402ff4:	ldr	w0, [sp, #28]
  402ff8:	bl	401360 <tcsetattr@plt>
  402ffc:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  403000:	add	x0, x0, #0x1c8
  403004:	ldrb	w0, [x0]
  403008:	cmp	w0, #0x0
  40300c:	b.ne	403024 <tigetstr@plt+0x1c14>  // b.any
  403010:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  403014:	add	x0, x0, #0x1c9
  403018:	ldrb	w0, [x0]
  40301c:	cmp	w0, #0x0
  403020:	b.eq	403718 <tigetstr@plt+0x2308>  // b.none
  403024:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403028:	ldr	x0, [x0, #4064]
  40302c:	ldr	x0, [x0]
  403030:	ldr	x0, [x0, #32]
  403034:	add	x0, x0, #0x450
  403038:	ldr	x0, [x0]
  40303c:	cmn	x0, #0x1
  403040:	b.eq	403080 <tigetstr@plt+0x1c70>  // b.none
  403044:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403048:	ldr	x0, [x0, #4064]
  40304c:	ldr	x0, [x0]
  403050:	ldr	x0, [x0, #32]
  403054:	add	x0, x0, #0x450
  403058:	ldr	x0, [x0]
  40305c:	cmp	x0, #0x0
  403060:	b.eq	403080 <tigetstr@plt+0x1c70>  // b.none
  403064:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403068:	ldr	x0, [x0, #4064]
  40306c:	ldr	x0, [x0]
  403070:	ldr	x0, [x0, #32]
  403074:	add	x0, x0, #0x450
  403078:	ldr	x0, [x0]
  40307c:	bl	401280 <system@plt>
  403080:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  403084:	add	x0, x0, #0x1c8
  403088:	ldrb	w0, [x0]
  40308c:	cmp	w0, #0x0
  403090:	b.eq	4030cc <tigetstr@plt+0x1cbc>  // b.none
  403094:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403098:	ldr	x0, [x0, #4064]
  40309c:	ldr	x0, [x0]
  4030a0:	ldr	x0, [x0, #32]
  4030a4:	add	x0, x0, #0x3d0
  4030a8:	ldr	x0, [x0]
  4030ac:	cmp	x0, #0x0
  4030b0:	b.eq	4030cc <tigetstr@plt+0x1cbc>  // b.none
  4030b4:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4030b8:	ldr	x0, [x0, #4064]
  4030bc:	ldr	x0, [x0]
  4030c0:	ldr	x0, [x0, #32]
  4030c4:	ldr	x0, [x0, #976]
  4030c8:	b	4030e0 <tigetstr@plt+0x1cd0>
  4030cc:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4030d0:	ldr	x0, [x0, #4064]
  4030d4:	ldr	x0, [x0]
  4030d8:	ldr	x0, [x0, #32]
  4030dc:	ldr	x0, [x0, #384]
  4030e0:	bl	402c8c <tigetstr@plt+0x187c>
  4030e4:	and	w1, w0, #0xff
  4030e8:	ldrb	w0, [sp, #43]
  4030ec:	orr	w0, w1, w0
  4030f0:	and	w0, w0, #0xff
  4030f4:	cmp	w0, #0x0
  4030f8:	cset	w0, ne  // ne = any
  4030fc:	strb	w0, [sp, #43]
  403100:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  403104:	add	x0, x0, #0x1c8
  403108:	ldrb	w0, [x0]
  40310c:	cmp	w0, #0x0
  403110:	b.eq	40314c <tigetstr@plt+0x1d3c>  // b.none
  403114:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403118:	ldr	x0, [x0, #4064]
  40311c:	ldr	x0, [x0]
  403120:	ldr	x0, [x0, #32]
  403124:	add	x0, x0, #0x3d8
  403128:	ldr	x0, [x0]
  40312c:	cmp	x0, #0x0
  403130:	b.eq	40314c <tigetstr@plt+0x1d3c>  // b.none
  403134:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403138:	ldr	x0, [x0, #4064]
  40313c:	ldr	x0, [x0]
  403140:	ldr	x0, [x0, #32]
  403144:	ldr	x0, [x0, #984]
  403148:	b	403160 <tigetstr@plt+0x1d50>
  40314c:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403150:	ldr	x0, [x0, #4064]
  403154:	ldr	x0, [x0]
  403158:	ldr	x0, [x0, #32]
  40315c:	ldr	x0, [x0, #392]
  403160:	bl	402c8c <tigetstr@plt+0x187c>
  403164:	and	w1, w0, #0xff
  403168:	ldrb	w0, [sp, #43]
  40316c:	orr	w0, w1, w0
  403170:	and	w0, w0, #0xff
  403174:	cmp	w0, #0x0
  403178:	cset	w0, ne  // ne = any
  40317c:	strb	w0, [sp, #43]
  403180:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403184:	ldr	x0, [x0, #4064]
  403188:	ldr	x0, [x0]
  40318c:	ldr	x0, [x0, #32]
  403190:	add	x0, x0, #0x870
  403194:	ldr	x0, [x0]
  403198:	cmn	x0, #0x1
  40319c:	b.eq	4031fc <tigetstr@plt+0x1dec>  // b.none
  4031a0:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4031a4:	ldr	x0, [x0, #4064]
  4031a8:	ldr	x0, [x0]
  4031ac:	ldr	x0, [x0, #32]
  4031b0:	add	x0, x0, #0x870
  4031b4:	ldr	x0, [x0]
  4031b8:	cmp	x0, #0x0
  4031bc:	b.eq	4031fc <tigetstr@plt+0x1dec>  // b.none
  4031c0:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4031c4:	ldr	x0, [x0, #4064]
  4031c8:	ldr	x0, [x0]
  4031cc:	ldr	x0, [x0, #32]
  4031d0:	add	x0, x0, #0x870
  4031d4:	ldr	x0, [x0]
  4031d8:	bl	402c8c <tigetstr@plt+0x187c>
  4031dc:	and	w1, w0, #0xff
  4031e0:	ldrb	w0, [sp, #43]
  4031e4:	orr	w0, w1, w0
  4031e8:	and	w0, w0, #0xff
  4031ec:	cmp	w0, #0x0
  4031f0:	cset	w0, ne  // ne = any
  4031f4:	strb	w0, [sp, #43]
  4031f8:	b	4035e4 <tigetstr@plt+0x21d4>
  4031fc:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403200:	ldr	x0, [x0, #4064]
  403204:	ldr	x0, [x0]
  403208:	ldr	x0, [x0, #32]
  40320c:	add	x0, x0, #0xb80
  403210:	ldr	x0, [x0]
  403214:	cmn	x0, #0x1
  403218:	b.eq	4032a4 <tigetstr@plt+0x1e94>  // b.none
  40321c:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403220:	ldr	x0, [x0, #4064]
  403224:	ldr	x0, [x0]
  403228:	ldr	x0, [x0, #32]
  40322c:	add	x0, x0, #0xb80
  403230:	ldr	x0, [x0]
  403234:	cmp	x0, #0x0
  403238:	b.eq	4032a4 <tigetstr@plt+0x1e94>  // b.none
  40323c:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403240:	ldr	x0, [x0, #4064]
  403244:	ldr	x0, [x0]
  403248:	ldr	x0, [x0, #32]
  40324c:	add	x0, x0, #0xb80
  403250:	ldr	x3, [x0]
  403254:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403258:	ldr	x0, [x0, #4064]
  40325c:	ldr	x0, [x0]
  403260:	ldr	x0, [x0, #24]
  403264:	ldrsh	w0, [x0]
  403268:	sub	w0, w0, #0x1
  40326c:	sxtw	x0, w0
  403270:	mov	x2, x0
  403274:	mov	x1, #0x0                   	// #0
  403278:	mov	x0, x3
  40327c:	bl	401210 <tparm@plt>
  403280:	bl	402c8c <tigetstr@plt+0x187c>
  403284:	and	w1, w0, #0xff
  403288:	ldrb	w0, [sp, #43]
  40328c:	orr	w0, w1, w0
  403290:	and	w0, w0, #0xff
  403294:	cmp	w0, #0x0
  403298:	cset	w0, ne  // ne = any
  40329c:	strb	w0, [sp, #43]
  4032a0:	b	4035e4 <tigetstr@plt+0x21d4>
  4032a4:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4032a8:	ldr	x0, [x0, #4064]
  4032ac:	ldr	x0, [x0]
  4032b0:	ldr	x0, [x0, #32]
  4032b4:	add	x0, x0, #0xab0
  4032b8:	ldr	x0, [x0]
  4032bc:	cmn	x0, #0x1
  4032c0:	b.eq	4033c8 <tigetstr@plt+0x1fb8>  // b.none
  4032c4:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4032c8:	ldr	x0, [x0, #4064]
  4032cc:	ldr	x0, [x0]
  4032d0:	ldr	x0, [x0, #32]
  4032d4:	add	x0, x0, #0xab0
  4032d8:	ldr	x0, [x0]
  4032dc:	cmp	x0, #0x0
  4032e0:	b.eq	4033c8 <tigetstr@plt+0x1fb8>  // b.none
  4032e4:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4032e8:	ldr	x0, [x0, #4064]
  4032ec:	ldr	x0, [x0]
  4032f0:	ldr	x0, [x0, #32]
  4032f4:	add	x0, x0, #0xab8
  4032f8:	ldr	x0, [x0]
  4032fc:	cmn	x0, #0x1
  403300:	b.eq	4033c8 <tigetstr@plt+0x1fb8>  // b.none
  403304:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403308:	ldr	x0, [x0, #4064]
  40330c:	ldr	x0, [x0]
  403310:	ldr	x0, [x0, #32]
  403314:	add	x0, x0, #0xab8
  403318:	ldr	x0, [x0]
  40331c:	cmp	x0, #0x0
  403320:	b.eq	4033c8 <tigetstr@plt+0x1fb8>  // b.none
  403324:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403328:	ldr	x0, [x0, #4064]
  40332c:	ldr	x0, [x0]
  403330:	ldr	x0, [x0, #32]
  403334:	add	x0, x0, #0xab0
  403338:	ldr	x0, [x0]
  40333c:	mov	x1, #0x0                   	// #0
  403340:	bl	401210 <tparm@plt>
  403344:	bl	402c8c <tigetstr@plt+0x187c>
  403348:	and	w1, w0, #0xff
  40334c:	ldrb	w0, [sp, #43]
  403350:	orr	w0, w1, w0
  403354:	and	w0, w0, #0xff
  403358:	cmp	w0, #0x0
  40335c:	cset	w0, ne  // ne = any
  403360:	strb	w0, [sp, #43]
  403364:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403368:	ldr	x0, [x0, #4064]
  40336c:	ldr	x0, [x0]
  403370:	ldr	x0, [x0, #32]
  403374:	add	x0, x0, #0xab8
  403378:	ldr	x2, [x0]
  40337c:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403380:	ldr	x0, [x0, #4064]
  403384:	ldr	x0, [x0]
  403388:	ldr	x0, [x0, #24]
  40338c:	ldrsh	w0, [x0]
  403390:	sub	w0, w0, #0x1
  403394:	sxtw	x0, w0
  403398:	mov	x1, x0
  40339c:	mov	x0, x2
  4033a0:	bl	401210 <tparm@plt>
  4033a4:	bl	402c8c <tigetstr@plt+0x187c>
  4033a8:	and	w1, w0, #0xff
  4033ac:	ldrb	w0, [sp, #43]
  4033b0:	orr	w0, w1, w0
  4033b4:	and	w0, w0, #0xff
  4033b8:	cmp	w0, #0x0
  4033bc:	cset	w0, ne  // ne = any
  4033c0:	strb	w0, [sp, #43]
  4033c4:	b	4035e4 <tigetstr@plt+0x21d4>
  4033c8:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4033cc:	ldr	x0, [x0, #4064]
  4033d0:	ldr	x0, [x0]
  4033d4:	ldr	x0, [x0, #32]
  4033d8:	add	x0, x0, #0x878
  4033dc:	ldr	x0, [x0]
  4033e0:	cmn	x0, #0x1
  4033e4:	b.eq	4035e4 <tigetstr@plt+0x21d4>  // b.none
  4033e8:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4033ec:	ldr	x0, [x0, #4064]
  4033f0:	ldr	x0, [x0]
  4033f4:	ldr	x0, [x0, #32]
  4033f8:	add	x0, x0, #0x878
  4033fc:	ldr	x0, [x0]
  403400:	cmp	x0, #0x0
  403404:	b.eq	4035e4 <tigetstr@plt+0x21d4>  // b.none
  403408:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  40340c:	ldr	x0, [x0, #4064]
  403410:	ldr	x0, [x0]
  403414:	ldr	x0, [x0, #32]
  403418:	add	x0, x0, #0x880
  40341c:	ldr	x0, [x0]
  403420:	cmn	x0, #0x1
  403424:	b.eq	4035e4 <tigetstr@plt+0x21d4>  // b.none
  403428:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  40342c:	ldr	x0, [x0, #4064]
  403430:	ldr	x0, [x0]
  403434:	ldr	x0, [x0, #32]
  403438:	add	x0, x0, #0x880
  40343c:	ldr	x0, [x0]
  403440:	cmp	x0, #0x0
  403444:	b.eq	4035e4 <tigetstr@plt+0x21d4>  // b.none
  403448:	bl	402cdc <tigetstr@plt+0x18cc>
  40344c:	and	w1, w0, #0xff
  403450:	ldrb	w0, [sp, #43]
  403454:	orr	w0, w1, w0
  403458:	and	w0, w0, #0xff
  40345c:	cmp	w0, #0x0
  403460:	cset	w0, ne  // ne = any
  403464:	strb	w0, [sp, #43]
  403468:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  40346c:	ldr	x0, [x0, #4064]
  403470:	ldr	x0, [x0]
  403474:	ldr	x0, [x0, #32]
  403478:	add	x0, x0, #0x878
  40347c:	ldr	x0, [x0]
  403480:	bl	402c8c <tigetstr@plt+0x187c>
  403484:	and	w1, w0, #0xff
  403488:	ldrb	w0, [sp, #43]
  40348c:	orr	w0, w1, w0
  403490:	and	w0, w0, #0xff
  403494:	cmp	w0, #0x0
  403498:	cset	w0, ne  // ne = any
  40349c:	strb	w0, [sp, #43]
  4034a0:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4034a4:	ldr	x0, [x0, #4064]
  4034a8:	ldr	x0, [x0]
  4034ac:	ldr	x0, [x0, #32]
  4034b0:	add	x0, x0, #0x380
  4034b4:	ldr	x0, [x0]
  4034b8:	cmn	x0, #0x1
  4034bc:	b.eq	403544 <tigetstr@plt+0x2134>  // b.none
  4034c0:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4034c4:	ldr	x0, [x0, #4064]
  4034c8:	ldr	x0, [x0]
  4034cc:	ldr	x0, [x0, #32]
  4034d0:	add	x0, x0, #0x380
  4034d4:	ldr	x0, [x0]
  4034d8:	cmp	x0, #0x0
  4034dc:	b.eq	403544 <tigetstr@plt+0x2134>  // b.none
  4034e0:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4034e4:	ldr	x0, [x0, #4064]
  4034e8:	ldr	x0, [x0]
  4034ec:	ldr	x0, [x0, #32]
  4034f0:	add	x0, x0, #0x380
  4034f4:	ldr	x2, [x0]
  4034f8:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4034fc:	ldr	x0, [x0, #4064]
  403500:	ldr	x0, [x0]
  403504:	ldr	x0, [x0, #24]
  403508:	ldrsh	w0, [x0]
  40350c:	sub	w0, w0, #0x1
  403510:	sxtw	x0, w0
  403514:	mov	x1, x0
  403518:	mov	x0, x2
  40351c:	bl	401210 <tparm@plt>
  403520:	bl	402c8c <tigetstr@plt+0x187c>
  403524:	and	w1, w0, #0xff
  403528:	ldrb	w0, [sp, #43]
  40352c:	orr	w0, w1, w0
  403530:	and	w0, w0, #0xff
  403534:	cmp	w0, #0x0
  403538:	cset	w0, ne  // ne = any
  40353c:	strb	w0, [sp, #43]
  403540:	b	40358c <tigetstr@plt+0x217c>
  403544:	str	wzr, [sp, #44]
  403548:	b	403568 <tigetstr@plt+0x2158>
  40354c:	mov	w0, #0x20                  	// #32
  403550:	bl	4025d4 <tigetstr@plt+0x11c4>
  403554:	mov	w0, #0x1                   	// #1
  403558:	strb	w0, [sp, #43]
  40355c:	ldr	w0, [sp, #44]
  403560:	add	w0, w0, #0x1
  403564:	str	w0, [sp, #44]
  403568:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  40356c:	ldr	x0, [x0, #4064]
  403570:	ldr	x0, [x0]
  403574:	ldr	x0, [x0, #24]
  403578:	ldrsh	w0, [x0]
  40357c:	sub	w0, w0, #0x1
  403580:	ldr	w1, [sp, #44]
  403584:	cmp	w1, w0
  403588:	b.lt	40354c <tigetstr@plt+0x213c>  // b.tstop
  40358c:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403590:	ldr	x0, [x0, #4064]
  403594:	ldr	x0, [x0]
  403598:	ldr	x0, [x0, #32]
  40359c:	add	x0, x0, #0x880
  4035a0:	ldr	x0, [x0]
  4035a4:	bl	402c8c <tigetstr@plt+0x187c>
  4035a8:	and	w1, w0, #0xff
  4035ac:	ldrb	w0, [sp, #43]
  4035b0:	orr	w0, w1, w0
  4035b4:	and	w0, w0, #0xff
  4035b8:	cmp	w0, #0x0
  4035bc:	cset	w0, ne  // ne = any
  4035c0:	strb	w0, [sp, #43]
  4035c4:	bl	402cdc <tigetstr@plt+0x18cc>
  4035c8:	and	w1, w0, #0xff
  4035cc:	ldrb	w0, [sp, #43]
  4035d0:	orr	w0, w1, w0
  4035d4:	and	w0, w0, #0xff
  4035d8:	cmp	w0, #0x0
  4035dc:	cset	w0, ne  // ne = any
  4035e0:	strb	w0, [sp, #43]
  4035e4:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4035e8:	ldr	x0, [x0, #4064]
  4035ec:	ldr	x0, [x0]
  4035f0:	ldr	x0, [x0, #24]
  4035f4:	ldrsh	w0, [x0]
  4035f8:	bl	402d58 <tigetstr@plt+0x1948>
  4035fc:	and	w1, w0, #0xff
  403600:	ldrb	w0, [sp, #43]
  403604:	orr	w0, w1, w0
  403608:	and	w0, w0, #0xff
  40360c:	cmp	w0, #0x0
  403610:	cset	w0, ne  // ne = any
  403614:	strb	w0, [sp, #43]
  403618:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  40361c:	add	x0, x0, #0x1c8
  403620:	ldrb	w0, [x0]
  403624:	cmp	w0, #0x0
  403628:	b.eq	403664 <tigetstr@plt+0x2254>  // b.none
  40362c:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403630:	ldr	x0, [x0, #4064]
  403634:	ldr	x0, [x0]
  403638:	ldr	x0, [x0, #32]
  40363c:	add	x0, x0, #0x3e8
  403640:	ldr	x0, [x0]
  403644:	cmp	x0, #0x0
  403648:	b.eq	403664 <tigetstr@plt+0x2254>  // b.none
  40364c:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403650:	ldr	x0, [x0, #4064]
  403654:	ldr	x0, [x0]
  403658:	ldr	x0, [x0, #32]
  40365c:	ldr	x0, [x0, #1000]
  403660:	b	403678 <tigetstr@plt+0x2268>
  403664:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403668:	ldr	x0, [x0, #4064]
  40366c:	ldr	x0, [x0]
  403670:	ldr	x0, [x0, #32]
  403674:	ldr	x0, [x0, #408]
  403678:	bl	4024f8 <tigetstr@plt+0x10e8>
  40367c:	and	w1, w0, #0xff
  403680:	ldrb	w0, [sp, #43]
  403684:	orr	w0, w1, w0
  403688:	and	w0, w0, #0xff
  40368c:	cmp	w0, #0x0
  403690:	cset	w0, ne  // ne = any
  403694:	strb	w0, [sp, #43]
  403698:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  40369c:	add	x0, x0, #0x1c8
  4036a0:	ldrb	w0, [x0]
  4036a4:	cmp	w0, #0x0
  4036a8:	b.eq	4036e4 <tigetstr@plt+0x22d4>  // b.none
  4036ac:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4036b0:	ldr	x0, [x0, #4064]
  4036b4:	ldr	x0, [x0]
  4036b8:	ldr	x0, [x0, #32]
  4036bc:	add	x0, x0, #0x3e0
  4036c0:	ldr	x0, [x0]
  4036c4:	cmp	x0, #0x0
  4036c8:	b.eq	4036e4 <tigetstr@plt+0x22d4>  // b.none
  4036cc:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4036d0:	ldr	x0, [x0, #4064]
  4036d4:	ldr	x0, [x0]
  4036d8:	ldr	x0, [x0, #32]
  4036dc:	ldr	x0, [x0, #992]
  4036e0:	b	4036f8 <tigetstr@plt+0x22e8>
  4036e4:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4036e8:	ldr	x0, [x0, #4064]
  4036ec:	ldr	x0, [x0]
  4036f0:	ldr	x0, [x0, #32]
  4036f4:	ldr	x0, [x0, #400]
  4036f8:	bl	402c8c <tigetstr@plt+0x187c>
  4036fc:	and	w1, w0, #0xff
  403700:	ldrb	w0, [sp, #43]
  403704:	orr	w0, w1, w0
  403708:	and	w0, w0, #0xff
  40370c:	cmp	w0, #0x0
  403710:	cset	w0, ne  // ne = any
  403714:	strb	w0, [sp, #43]
  403718:	ldrb	w0, [sp, #43]
  40371c:	ldp	x29, x30, [sp], #48
  403720:	ret
  403724:	stp	x29, x30, [sp, #-64]!
  403728:	mov	x29, sp
  40372c:	str	x0, [sp, #40]
  403730:	str	x1, [sp, #32]
  403734:	str	x2, [sp, #24]
  403738:	str	w3, [sp, #20]
  40373c:	str	w4, [sp, #16]
  403740:	ldr	x1, [sp, #32]
  403744:	ldrsw	x0, [sp, #20]
  403748:	add	x0, x1, x0
  40374c:	ldrb	w0, [x0, #17]
  403750:	str	w0, [sp, #60]
  403754:	ldr	x1, [sp, #40]
  403758:	ldrsw	x0, [sp, #20]
  40375c:	add	x0, x1, x0
  403760:	ldrb	w0, [x0, #17]
  403764:	str	w0, [sp, #56]
  403768:	ldr	w1, [sp, #56]
  40376c:	ldr	w0, [sp, #60]
  403770:	cmp	w1, w0
  403774:	b.ne	403788 <tigetstr@plt+0x2378>  // b.any
  403778:	ldr	w1, [sp, #56]
  40377c:	ldr	w0, [sp, #16]
  403780:	cmp	w1, w0
  403784:	b.eq	40393c <tigetstr@plt+0x252c>  // b.none
  403788:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  40378c:	ldr	x0, [x0, #4008]
  403790:	ldr	x4, [x0]
  403794:	ldr	w1, [sp, #56]
  403798:	ldr	w0, [sp, #60]
  40379c:	cmp	w1, w0
  4037a0:	b.ne	4037b0 <tigetstr@plt+0x23a0>  // b.any
  4037a4:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  4037a8:	add	x0, x0, #0x1f0
  4037ac:	b	4037b8 <tigetstr@plt+0x23a8>
  4037b0:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  4037b4:	add	x0, x0, #0x1f8
  4037b8:	mov	x3, x0
  4037bc:	ldr	x2, [sp, #24]
  4037c0:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  4037c4:	add	x1, x0, #0x200
  4037c8:	mov	x0, x4
  4037cc:	bl	4013e0 <fprintf@plt>
  4037d0:	ldr	w0, [sp, #60]
  4037d4:	cmp	w0, #0x0
  4037d8:	b.eq	4037e8 <tigetstr@plt+0x23d8>  // b.none
  4037dc:	ldr	w0, [sp, #60]
  4037e0:	cmp	w0, #0x0
  4037e4:	b.ne	403810 <tigetstr@plt+0x2400>  // b.any
  4037e8:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4037ec:	ldr	x0, [x0, #4008]
  4037f0:	ldr	x0, [x0]
  4037f4:	mov	x3, x0
  4037f8:	mov	x2, #0x7                   	// #7
  4037fc:	mov	x1, #0x1                   	// #1
  403800:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  403804:	add	x0, x0, #0x208
  403808:	bl	401340 <fwrite@plt>
  40380c:	b	403940 <tigetstr@plt+0x2530>
  403810:	ldr	w0, [sp, #60]
  403814:	cmp	w0, #0x7f
  403818:	b.ne	403844 <tigetstr@plt+0x2434>  // b.any
  40381c:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403820:	ldr	x0, [x0, #4008]
  403824:	ldr	x0, [x0]
  403828:	mov	x3, x0
  40382c:	mov	x2, #0x8                   	// #8
  403830:	mov	x1, #0x1                   	// #1
  403834:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  403838:	add	x0, x0, #0x210
  40383c:	bl	401340 <fwrite@plt>
  403840:	b	403940 <tigetstr@plt+0x2530>
  403844:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403848:	ldr	x0, [x0, #4064]
  40384c:	ldr	x0, [x0]
  403850:	ldr	x0, [x0, #32]
  403854:	ldr	x0, [x0, #440]
  403858:	str	x0, [sp, #48]
  40385c:	ldr	x0, [sp, #48]
  403860:	cmp	x0, #0x0
  403864:	b.eq	4038bc <tigetstr@plt+0x24ac>  // b.none
  403868:	ldr	x0, [sp, #48]
  40386c:	ldrb	w0, [x0]
  403870:	mov	w1, w0
  403874:	ldr	w0, [sp, #60]
  403878:	cmp	w0, w1
  40387c:	b.ne	4038bc <tigetstr@plt+0x24ac>  // b.any
  403880:	ldr	x0, [sp, #48]
  403884:	add	x0, x0, #0x1
  403888:	ldrb	w0, [x0]
  40388c:	cmp	w0, #0x0
  403890:	b.ne	4038bc <tigetstr@plt+0x24ac>  // b.any
  403894:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403898:	ldr	x0, [x0, #4008]
  40389c:	ldr	x0, [x0]
  4038a0:	mov	x3, x0
  4038a4:	mov	x2, #0xb                   	// #11
  4038a8:	mov	x1, #0x1                   	// #1
  4038ac:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  4038b0:	add	x0, x0, #0x220
  4038b4:	bl	401340 <fwrite@plt>
  4038b8:	b	403940 <tigetstr@plt+0x2530>
  4038bc:	ldr	w0, [sp, #60]
  4038c0:	cmp	w0, #0x1f
  4038c4:	b.hi	403910 <tigetstr@plt+0x2500>  // b.pmore
  4038c8:	ldr	w0, [sp, #60]
  4038cc:	eor	w0, w0, #0x40
  4038d0:	str	w0, [sp, #60]
  4038d4:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4038d8:	ldr	x0, [x0, #4008]
  4038dc:	ldr	x4, [x0]
  4038e0:	ldr	w0, [sp, #60]
  4038e4:	and	w0, w0, #0xff
  4038e8:	mov	w1, w0
  4038ec:	ldr	w0, [sp, #60]
  4038f0:	and	w0, w0, #0xff
  4038f4:	mov	w3, w0
  4038f8:	mov	w2, w1
  4038fc:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  403900:	add	x1, x0, #0x230
  403904:	mov	x0, x4
  403908:	bl	4013e0 <fprintf@plt>
  40390c:	b	403940 <tigetstr@plt+0x2530>
  403910:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403914:	ldr	x0, [x0, #4008]
  403918:	ldr	x3, [x0]
  40391c:	ldr	w0, [sp, #60]
  403920:	and	w0, w0, #0xff
  403924:	mov	w2, w0
  403928:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  40392c:	add	x1, x0, #0x248
  403930:	mov	x0, x3
  403934:	bl	4013e0 <fprintf@plt>
  403938:	b	403940 <tigetstr@plt+0x2530>
  40393c:	nop
  403940:	ldp	x29, x30, [sp], #64
  403944:	ret
  403948:	sub	sp, sp, #0x10
  40394c:	str	x0, [sp, #8]
  403950:	strb	w1, [sp, #7]
  403954:	strb	w2, [sp, #6]
  403958:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  40395c:	add	x0, x0, #0x1c0
  403960:	ldr	x1, [sp, #8]
  403964:	str	x1, [x0]
  403968:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  40396c:	add	x0, x0, #0x1c8
  403970:	ldrb	w1, [sp, #7]
  403974:	strb	w1, [x0]
  403978:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  40397c:	add	x0, x0, #0x1c9
  403980:	ldrb	w1, [sp, #6]
  403984:	strb	w1, [x0]
  403988:	nop
  40398c:	add	sp, sp, #0x10
  403990:	ret
  403994:	stp	x29, x30, [sp, #-16]!
  403998:	mov	x29, sp
  40399c:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  4039a0:	add	x0, x0, #0x1c0
  4039a4:	ldr	x0, [x0]
  4039a8:	cmp	x0, #0x0
  4039ac:	b.eq	4039c0 <tigetstr@plt+0x25b0>  // b.none
  4039b0:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  4039b4:	add	x0, x0, #0x1c0
  4039b8:	ldr	x0, [x0]
  4039bc:	bl	401350 <fflush@plt>
  4039c0:	nop
  4039c4:	ldp	x29, x30, [sp], #16
  4039c8:	ret
  4039cc:	stp	x29, x30, [sp, #-32]!
  4039d0:	mov	x29, sp
  4039d4:	str	x0, [sp, #24]
  4039d8:	str	x1, [sp, #16]
  4039dc:	mov	w4, #0x7f                  	// #127
  4039e0:	mov	w3, #0x2                   	// #2
  4039e4:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  4039e8:	add	x2, x0, #0x250
  4039ec:	ldr	x1, [sp, #16]
  4039f0:	ldr	x0, [sp, #24]
  4039f4:	bl	403724 <tigetstr@plt+0x2314>
  4039f8:	mov	w4, #0x15                  	// #21
  4039fc:	mov	w3, #0x3                   	// #3
  403a00:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  403a04:	add	x2, x0, #0x258
  403a08:	ldr	x1, [sp, #16]
  403a0c:	ldr	x0, [sp, #24]
  403a10:	bl	403724 <tigetstr@plt+0x2314>
  403a14:	mov	w4, #0x3                   	// #3
  403a18:	mov	w3, #0x0                   	// #0
  403a1c:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  403a20:	add	x2, x0, #0x260
  403a24:	ldr	x1, [sp, #16]
  403a28:	ldr	x0, [sp, #24]
  403a2c:	bl	403724 <tigetstr@plt+0x2314>
  403a30:	nop
  403a34:	ldp	x29, x30, [sp], #32
  403a38:	ret
  403a3c:	stp	x29, x30, [sp, #-64]!
  403a40:	mov	x29, sp
  403a44:	str	w0, [sp, #44]
  403a48:	str	x1, [sp, #32]
  403a4c:	str	x2, [sp, #24]
  403a50:	add	x0, sp, #0x38
  403a54:	mov	x2, x0
  403a58:	mov	x1, #0x5413                	// #21523
  403a5c:	ldr	w0, [sp, #44]
  403a60:	bl	401400 <ioctl@plt>
  403a64:	ldrh	w0, [sp, #56]
  403a68:	cmp	w0, #0x0
  403a6c:	b.ne	403ad4 <tigetstr@plt+0x26c4>  // b.any
  403a70:	ldrh	w0, [sp, #58]
  403a74:	cmp	w0, #0x0
  403a78:	b.ne	403ad4 <tigetstr@plt+0x26c4>  // b.any
  403a7c:	ldr	x0, [sp, #32]
  403a80:	ldrsh	w0, [x0]
  403a84:	cmp	w0, #0x0
  403a88:	b.le	403b10 <tigetstr@plt+0x2700>
  403a8c:	ldr	x0, [sp, #24]
  403a90:	ldrsh	w0, [x0]
  403a94:	cmp	w0, #0x0
  403a98:	b.le	403b10 <tigetstr@plt+0x2700>
  403a9c:	ldr	x0, [sp, #32]
  403aa0:	ldrsh	w0, [x0]
  403aa4:	and	w0, w0, #0xffff
  403aa8:	strh	w0, [sp, #56]
  403aac:	ldr	x0, [sp, #24]
  403ab0:	ldrsh	w0, [x0]
  403ab4:	and	w0, w0, #0xffff
  403ab8:	strh	w0, [sp, #58]
  403abc:	add	x0, sp, #0x38
  403ac0:	mov	x2, x0
  403ac4:	mov	x1, #0x5414                	// #21524
  403ac8:	ldr	w0, [sp, #44]
  403acc:	bl	401400 <ioctl@plt>
  403ad0:	b	403b10 <tigetstr@plt+0x2700>
  403ad4:	ldrh	w0, [sp, #56]
  403ad8:	cmp	w0, #0x0
  403adc:	b.eq	403b14 <tigetstr@plt+0x2704>  // b.none
  403ae0:	ldrh	w0, [sp, #58]
  403ae4:	cmp	w0, #0x0
  403ae8:	b.eq	403b14 <tigetstr@plt+0x2704>  // b.none
  403aec:	ldrh	w0, [sp, #56]
  403af0:	sxth	w1, w0
  403af4:	ldr	x0, [sp, #32]
  403af8:	strh	w1, [x0]
  403afc:	ldrh	w0, [sp, #58]
  403b00:	sxth	w1, w0
  403b04:	ldr	x0, [sp, #24]
  403b08:	strh	w1, [x0]
  403b0c:	b	403b14 <tigetstr@plt+0x2704>
  403b10:	nop
  403b14:	nop
  403b18:	ldp	x29, x30, [sp], #64
  403b1c:	ret
  403b20:	stp	x29, x30, [sp, #-48]!
  403b24:	mov	x29, sp
  403b28:	str	x0, [sp, #24]
  403b2c:	str	wzr, [sp, #44]
  403b30:	str	wzr, [sp, #40]
  403b34:	b	403b90 <tigetstr@plt+0x2780>
  403b38:	ldr	w0, [sp, #40]
  403b3c:	lsl	x1, x0, #4
  403b40:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  403b44:	add	x0, x0, #0x270
  403b48:	add	x0, x1, x0
  403b4c:	add	x0, x0, #0x4
  403b50:	mov	x1, x0
  403b54:	ldr	x0, [sp, #24]
  403b58:	bl	4012e0 <strcmp@plt>
  403b5c:	cmp	w0, #0x0
  403b60:	b.ne	403b84 <tigetstr@plt+0x2774>  // b.any
  403b64:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  403b68:	add	x1, x0, #0x270
  403b6c:	ldr	w0, [sp, #40]
  403b70:	lsl	x0, x0, #4
  403b74:	add	x0, x1, x0
  403b78:	ldr	w0, [x0]
  403b7c:	str	w0, [sp, #44]
  403b80:	b	403b9c <tigetstr@plt+0x278c>
  403b84:	ldr	w0, [sp, #40]
  403b88:	add	w0, w0, #0x1
  403b8c:	str	w0, [sp, #40]
  403b90:	ldr	w0, [sp, #40]
  403b94:	cmp	w0, #0xe
  403b98:	b.ls	403b38 <tigetstr@plt+0x2728>  // b.plast
  403b9c:	ldr	w0, [sp, #44]
  403ba0:	ldp	x29, x30, [sp], #48
  403ba4:	ret
  403ba8:	stp	x29, x30, [sp, #-48]!
  403bac:	mov	x29, sp
  403bb0:	str	x0, [sp, #24]
  403bb4:	str	x1, [sp, #16]
  403bb8:	ldr	x0, [sp, #24]
  403bbc:	bl	401130 <strlen@plt>
  403bc0:	str	x0, [sp, #40]
  403bc4:	ldr	x0, [sp, #16]
  403bc8:	bl	401130 <strlen@plt>
  403bcc:	str	x0, [sp, #32]
  403bd0:	ldr	x1, [sp, #40]
  403bd4:	ldr	x0, [sp, #32]
  403bd8:	cmp	x1, x0
  403bdc:	b.ne	403c00 <tigetstr@plt+0x27f0>  // b.any
  403be0:	ldr	x2, [sp, #40]
  403be4:	ldr	x1, [sp, #16]
  403be8:	ldr	x0, [sp, #24]
  403bec:	bl	401220 <strncmp@plt>
  403bf0:	cmp	w0, #0x0
  403bf4:	b.ne	403c00 <tigetstr@plt+0x27f0>  // b.any
  403bf8:	mov	w0, #0x1                   	// #1
  403bfc:	b	403c04 <tigetstr@plt+0x27f4>
  403c00:	mov	w0, #0x0                   	// #0
  403c04:	and	w0, w0, #0x1
  403c08:	and	w0, w0, #0xff
  403c0c:	ldp	x29, x30, [sp], #48
  403c10:	ret
  403c14:	stp	x29, x30, [sp, #-64]!
  403c18:	mov	x29, sp
  403c1c:	stp	x19, x20, [sp, #16]
  403c20:	str	x0, [sp, #40]
  403c24:	bl	4013a0 <__errno_location@plt>
  403c28:	ldr	w0, [x0]
  403c2c:	str	w0, [sp, #60]
  403c30:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403c34:	ldr	x0, [x0, #4008]
  403c38:	ldr	x19, [x0]
  403c3c:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403c40:	ldr	x0, [x0, #4056]
  403c44:	ldr	x20, [x0]
  403c48:	ldr	w0, [sp, #60]
  403c4c:	bl	401290 <strerror@plt>
  403c50:	mov	x4, x0
  403c54:	ldr	x3, [sp, #40]
  403c58:	mov	x2, x20
  403c5c:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  403c60:	add	x1, x0, #0x360
  403c64:	mov	x0, x19
  403c68:	bl	4013e0 <fprintf@plt>
  403c6c:	bl	403e28 <tigetstr@plt+0x2a18>
  403c70:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403c74:	ldr	x0, [x0, #4008]
  403c78:	ldr	x0, [x0]
  403c7c:	mov	x1, x0
  403c80:	mov	w0, #0xa                   	// #10
  403c84:	bl	4011a0 <fputc@plt>
  403c88:	ldr	w0, [sp, #60]
  403c8c:	add	w0, w0, #0x4
  403c90:	bl	401150 <exit@plt>
  403c94:	stp	x29, x30, [sp, #-48]!
  403c98:	mov	x29, sp
  403c9c:	str	w0, [sp, #28]
  403ca0:	str	x1, [sp, #16]
  403ca4:	mov	w0, #0x1                   	// #1
  403ca8:	strb	w0, [sp, #47]
  403cac:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  403cb0:	add	x0, x0, #0x1d0
  403cb4:	ldr	w1, [sp, #28]
  403cb8:	str	w1, [x0]
  403cbc:	ldr	w0, [sp, #28]
  403cc0:	cmp	w0, #0x0
  403cc4:	b.lt	403ce4 <tigetstr@plt+0x28d4>  // b.tstop
  403cc8:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  403ccc:	add	x0, x0, #0x1d0
  403cd0:	ldr	w0, [x0]
  403cd4:	ldr	x1, [sp, #16]
  403cd8:	bl	4011c0 <tcgetattr@plt>
  403cdc:	cmp	w0, #0x0
  403ce0:	b.ge	403ce8 <tigetstr@plt+0x28d8>  // b.tcont
  403ce4:	strb	wzr, [sp, #47]
  403ce8:	ldrb	w0, [sp, #47]
  403cec:	ldp	x29, x30, [sp], #48
  403cf0:	ret
  403cf4:	stp	x29, x30, [sp, #-32]!
  403cf8:	mov	x29, sp
  403cfc:	str	x0, [sp, #24]
  403d00:	strb	w1, [sp, #23]
  403d04:	ldr	x1, [sp, #24]
  403d08:	mov	w0, #0x2                   	// #2
  403d0c:	bl	403c94 <tigetstr@plt+0x2884>
  403d10:	and	w0, w0, #0xff
  403d14:	eor	w0, w0, #0x1
  403d18:	and	w0, w0, #0xff
  403d1c:	cmp	w0, #0x0
  403d20:	b.eq	403dd0 <tigetstr@plt+0x29c0>  // b.none
  403d24:	ldr	x1, [sp, #24]
  403d28:	mov	w0, #0x1                   	// #1
  403d2c:	bl	403c94 <tigetstr@plt+0x2884>
  403d30:	and	w0, w0, #0xff
  403d34:	eor	w0, w0, #0x1
  403d38:	and	w0, w0, #0xff
  403d3c:	cmp	w0, #0x0
  403d40:	b.eq	403dd0 <tigetstr@plt+0x29c0>  // b.none
  403d44:	ldr	x1, [sp, #24]
  403d48:	mov	w0, #0x0                   	// #0
  403d4c:	bl	403c94 <tigetstr@plt+0x2884>
  403d50:	and	w0, w0, #0xff
  403d54:	eor	w0, w0, #0x1
  403d58:	and	w0, w0, #0xff
  403d5c:	cmp	w0, #0x0
  403d60:	b.eq	403dd0 <tigetstr@plt+0x29c0>  // b.none
  403d64:	mov	w1, #0x2                   	// #2
  403d68:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  403d6c:	add	x0, x0, #0x370
  403d70:	bl	401200 <open@plt>
  403d74:	ldr	x1, [sp, #24]
  403d78:	bl	403c94 <tigetstr@plt+0x2884>
  403d7c:	and	w0, w0, #0xff
  403d80:	eor	w0, w0, #0x1
  403d84:	and	w0, w0, #0xff
  403d88:	cmp	w0, #0x0
  403d8c:	b.eq	403dd0 <tigetstr@plt+0x29c0>  // b.none
  403d90:	ldrb	w0, [sp, #23]
  403d94:	cmp	w0, #0x0
  403d98:	b.eq	403dac <tigetstr@plt+0x299c>  // b.none
  403d9c:	adrp	x0, 404000 <tigetstr@plt+0x2bf0>
  403da0:	add	x0, x0, #0x380
  403da4:	bl	403c14 <tigetstr@plt+0x2804>
  403da8:	b	403e14 <tigetstr@plt+0x2a04>
  403dac:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  403db0:	ldr	x0, [x0, #4032]
  403db4:	ldr	x0, [x0]
  403db8:	bl	4011d0 <fileno@plt>
  403dbc:	mov	w1, w0
  403dc0:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  403dc4:	add	x0, x0, #0x1d0
  403dc8:	str	w1, [x0]
  403dcc:	b	403e14 <tigetstr@plt+0x2a04>
  403dd0:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  403dd4:	add	x0, x0, #0x214
  403dd8:	mov	w1, #0x1                   	// #1
  403ddc:	strb	w1, [x0]
  403de0:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  403de4:	add	x0, x0, #0x1d8
  403de8:	ldr	x1, [sp, #24]
  403dec:	ldp	x2, x3, [x1]
  403df0:	stp	x2, x3, [x0]
  403df4:	ldp	x2, x3, [x1, #16]
  403df8:	stp	x2, x3, [x0, #16]
  403dfc:	ldp	x2, x3, [x1, #32]
  403e00:	stp	x2, x3, [x0, #32]
  403e04:	ldr	x2, [x1, #48]
  403e08:	str	x2, [x0, #48]
  403e0c:	ldr	w1, [x1, #56]
  403e10:	str	w1, [x0, #56]
  403e14:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  403e18:	add	x0, x0, #0x1d0
  403e1c:	ldr	w0, [x0]
  403e20:	ldp	x29, x30, [sp], #32
  403e24:	ret
  403e28:	stp	x29, x30, [sp, #-16]!
  403e2c:	mov	x29, sp
  403e30:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  403e34:	add	x0, x0, #0x214
  403e38:	ldrb	w0, [x0]
  403e3c:	cmp	w0, #0x0
  403e40:	b.eq	403e64 <tigetstr@plt+0x2a54>  // b.none
  403e44:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  403e48:	add	x0, x0, #0x1d0
  403e4c:	ldr	w3, [x0]
  403e50:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  403e54:	add	x2, x0, #0x1d8
  403e58:	mov	w1, #0x1                   	// #1
  403e5c:	mov	w0, w3
  403e60:	bl	401360 <tcsetattr@plt>
  403e64:	nop
  403e68:	ldp	x29, x30, [sp], #16
  403e6c:	ret
  403e70:	stp	x29, x30, [sp, #-32]!
  403e74:	mov	x29, sp
  403e78:	str	x0, [sp, #24]
  403e7c:	str	x1, [sp, #16]
  403e80:	mov	x2, #0x3c                  	// #60
  403e84:	ldr	x1, [sp, #24]
  403e88:	ldr	x0, [sp, #16]
  403e8c:	bl	4012d0 <memcmp@plt>
  403e90:	cmp	w0, #0x0
  403e94:	b.eq	403eb0 <tigetstr@plt+0x2aa0>  // b.none
  403e98:	adrp	x0, 415000 <tigetstr@plt+0x13bf0>
  403e9c:	add	x0, x0, #0x1d0
  403ea0:	ldr	w0, [x0]
  403ea4:	ldr	x2, [sp, #16]
  403ea8:	mov	w1, #0x1                   	// #1
  403eac:	bl	401360 <tcsetattr@plt>
  403eb0:	nop
  403eb4:	ldp	x29, x30, [sp], #32
  403eb8:	ret
  403ebc:	nop
  403ec0:	stp	x29, x30, [sp, #-64]!
  403ec4:	mov	x29, sp
  403ec8:	stp	x19, x20, [sp, #16]
  403ecc:	adrp	x20, 414000 <tigetstr@plt+0x12bf0>
  403ed0:	add	x20, x20, #0xda8
  403ed4:	stp	x21, x22, [sp, #32]
  403ed8:	adrp	x21, 414000 <tigetstr@plt+0x12bf0>
  403edc:	add	x21, x21, #0xda0
  403ee0:	sub	x20, x20, x21
  403ee4:	mov	w22, w0
  403ee8:	stp	x23, x24, [sp, #48]
  403eec:	mov	x23, x1
  403ef0:	mov	x24, x2
  403ef4:	bl	4010f0 <strlen@plt-0x40>
  403ef8:	cmp	xzr, x20, asr #3
  403efc:	b.eq	403f28 <tigetstr@plt+0x2b18>  // b.none
  403f00:	asr	x20, x20, #3
  403f04:	mov	x19, #0x0                   	// #0
  403f08:	ldr	x3, [x21, x19, lsl #3]
  403f0c:	mov	x2, x24
  403f10:	add	x19, x19, #0x1
  403f14:	mov	x1, x23
  403f18:	mov	w0, w22
  403f1c:	blr	x3
  403f20:	cmp	x20, x19
  403f24:	b.ne	403f08 <tigetstr@plt+0x2af8>  // b.any
  403f28:	ldp	x19, x20, [sp, #16]
  403f2c:	ldp	x21, x22, [sp, #32]
  403f30:	ldp	x23, x24, [sp, #48]
  403f34:	ldp	x29, x30, [sp], #64
  403f38:	ret
  403f3c:	nop
  403f40:	ret

Disassembly of section .fini:

0000000000403f44 <.fini>:
  403f44:	stp	x29, x30, [sp, #-16]!
  403f48:	mov	x29, sp
  403f4c:	ldp	x29, x30, [sp], #16
  403f50:	ret
