{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483876847178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483876847179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 08 20:00:46 2017 " "Processing started: Sun Jan 08 20:00:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483876847179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483876847179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sigle_computerio -c sigle_computerio " "Command: quartus_map --read_settings_files=on --write_settings_files=off sigle_computerio -c sigle_computerio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483876847179 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1483876847881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigle_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file sigle_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigle_testbench " "Found entity 1: sigle_testbench" {  } { { "sigle_testbench.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/sigle_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876847986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876847986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "format_out_0.v 1 1 " "Found 1 design units, including 1 entities, in source file format_out_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 format_out_0 " "Found entity 1: format_out_0" {  } { { "format_out_0.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876847994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876847994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_create.v 1 1 " "Found 1 design units, including 1 entities, in source file time_create.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_create " "Found entity 1: time_create" {  } { { "time_create.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/time_create.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876847999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876847999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/sevenseg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_instmen.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_instmen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_instmem " "Found entity 1: sc_instmem" {  } { { "sc_instmen.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/sc_instmen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_datamem " "Found entity 1: sc_datamem" {  } { { "sc_datamem.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/sc_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cu " "Found entity 1: sc_cu" {  } { { "sc_cu.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/sc_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cpu " "Found entity 1: sc_cpu" {  } { { "sc_cpu.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/sc_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer " "Found entity 1: sc_computer" {  } { { "sc_computer.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/sc_computer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "lpm_rom_irom.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "lpm_ram_dq_dram.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_output_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file io_output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output_reg " "Found entity 1: io_output_reg" {  } { { "io_output_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_output_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_input_reg.v 2 2 " "Found 2 design units, including 2 entities, in source file io_input_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_reg " "Found entity 1: io_input_reg" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848131 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "format_out_1.v 1 1 " "Found 1 design units, including 1 entities, in source file format_out_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 format_out_1 " "Found entity 1: format_out_1" {  } { { "format_out_1.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848135 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "format_in_1 format_in_1.v(1) " "Verilog Module Declaration warning at format_in_1.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"format_in_1\"" {  } { { "format_in_1.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_in_1.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483876848139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "format_in_1.v 1 1 " "Found 1 design units, including 1 entities, in source file format_in_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 format_in_1 " "Found entity 1: format_in_1" {  } { { "format_in_1.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_in_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848140 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "format_in_0 format_in_0.v(1) " "Verilog Module Declaration warning at format_in_0.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"format_in_0\"" {  } { { "format_in_0.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_in_0.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483876848145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "format_in_0.v 1 1 " "Found 1 design units, including 1 entities, in source file format_in_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 format_in_0 " "Found entity 1: format_in_0" {  } { { "format_in_0.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_in_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "dffe32.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff32.v 1 1 " "Found 1 design units, including 1 entities, in source file dff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Found entity 1: dff32" {  } { { "dff32.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/dff32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigle_computerio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sigle_computerio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sigle_computerio " "Found entity 1: sigle_computerio" {  } { { "sigle_computerio.bdf" "" { Schematic "E:/altera/13.1/mydesign/sigle_computerio/sigle_computerio.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_io_output_reg_enable sc_datamem.v(20) " "Verilog HDL Implicit Net warning at sc_datamem.v(20): created implicit net for \"write_io_output_reg_enable\"" {  } { { "sc_datamem.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/sc_datamem.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483876848185 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(5) " "Verilog HDL Port Declaration warning at sevenseg.v(5): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "sevenseg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/sevenseg.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1483876848189 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(4) " "HDL info at sevenseg.v(4): see declaration for object \"ledsegments\"" {  } { { "sevenseg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/sevenseg.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483876848189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sigle_computerio " "Elaborating entity \"sigle_computerio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1483876848417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "format_out_1 format_out_1:inst6 " "Elaborating entity \"format_out_1\" for hierarchy \"format_out_1:inst6\"" {  } { { "sigle_computerio.bdf" "inst6" { Schematic "E:/altera/13.1/mydesign/sigle_computerio/sigle_computerio.bdf" { { 640 1048 1232 720 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 format_out_1.v(14) " "Verilog HDL assignment warning at format_out_1.v(14): truncated value with size 32 to match size of target (4)" {  } { { "format_out_1.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483876848443 "|sigle_computerio|format_out_1:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 format_out_1.v(15) " "Verilog HDL assignment warning at format_out_1.v(15): truncated value with size 32 to match size of target (4)" {  } { { "format_out_1.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483876848444 "|sigle_computerio|format_out_1:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg format_out_1:inst6\|sevenseg:display_dt_1 " "Elaborating entity \"sevenseg\" for hierarchy \"format_out_1:inst6\|sevenseg:display_dt_1\"" {  } { { "format_out_1.v" "display_dt_1" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_computer sc_computer:inst " "Elaborating entity \"sc_computer\" for hierarchy \"sc_computer:inst\"" {  } { { "sigle_computerio.bdf" "inst" { Schematic "E:/altera/13.1/mydesign/sigle_computerio/sigle_computerio.bdf" { { 136 640 880 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cpu sc_computer:inst\|sc_cpu:cpu " "Elaborating entity \"sc_cpu\" for hierarchy \"sc_computer:inst\|sc_cpu:cpu\"" {  } { { "sc_computer.v" "cpu" { Text "E:/altera/13.1/mydesign/sigle_computerio/sc_computer.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff32 sc_computer:inst\|sc_cpu:cpu\|dff32:ip " "Elaborating entity \"dff32\" for hierarchy \"sc_computer:inst\|sc_cpu:cpu\|dff32:ip\"" {  } { { "sc_cpu.v" "ip" { Text "E:/altera/13.1/mydesign/sigle_computerio/sc_cpu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cu sc_computer:inst\|sc_cpu:cpu\|sc_cu:cu " "Elaborating entity \"sc_cu\" for hierarchy \"sc_computer:inst\|sc_cpu:cpu\|sc_cu:cu\"" {  } { { "sc_cpu.v" "cu" { Text "E:/altera/13.1/mydesign/sigle_computerio/sc_cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 sc_computer:inst\|sc_cpu:cpu\|mux2x32:alu_b " "Elaborating entity \"mux2x32\" for hierarchy \"sc_computer:inst\|sc_cpu:cpu\|mux2x32:alu_b\"" {  } { { "sc_cpu.v" "alu_b" { Text "E:/altera/13.1/mydesign/sigle_computerio/sc_cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 sc_computer:inst\|sc_cpu:cpu\|mux2x5:reg_wn " "Elaborating entity \"mux2x5\" for hierarchy \"sc_computer:inst\|sc_cpu:cpu\|mux2x5:reg_wn\"" {  } { { "sc_cpu.v" "reg_wn" { Text "E:/altera/13.1/mydesign/sigle_computerio/sc_cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 sc_computer:inst\|sc_cpu:cpu\|mux4x32:nextpc " "Elaborating entity \"mux4x32\" for hierarchy \"sc_computer:inst\|sc_cpu:cpu\|mux4x32:nextpc\"" {  } { { "sc_cpu.v" "nextpc" { Text "E:/altera/13.1/mydesign/sigle_computerio/sc_cpu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile sc_computer:inst\|sc_cpu:cpu\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"sc_computer:inst\|sc_cpu:cpu\|regfile:rf\"" {  } { { "sc_cpu.v" "rf" { Text "E:/altera/13.1/mydesign/sigle_computerio/sc_cpu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848516 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(14) " "Verilog HDL Always Construct warning at regfile.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/regfile.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1483876848530 "|sigle_computerio|sc_computer:inst|sc_cpu:cpu|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu sc_computer:inst\|sc_cpu:cpu\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"sc_computer:inst\|sc_cpu:cpu\|alu:al_unit\"" {  } { { "sc_cpu.v" "al_unit" { Text "E:/altera/13.1/mydesign/sigle_computerio/sc_cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_instmem sc_computer:inst\|sc_instmem:imem " "Elaborating entity \"sc_instmem\" for hierarchy \"sc_computer:inst\|sc_instmem:imem\"" {  } { { "sc_computer.v" "imem" { Text "E:/altera/13.1/mydesign/sigle_computerio/sc_computer.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\"" {  } { { "sc_instmen.v" "irom" { Text "E:/altera/13.1/mydesign/sigle_computerio/sc_instmen.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "altsyncram_component" { Text "E:/altera/13.1/mydesign/sigle_computerio/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483876848613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/altera/13.1/mydesign/sigle_computerio/sc_instmem_IO_add.mif " "Parameter \"init_file\" = \"E:/altera/13.1/mydesign/sigle_computerio/sc_instmem_IO_add.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848614 ""}  } { { "lpm_rom_irom.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483876848614 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_qem1.tdf" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/db/altsyncram_qem1.tdf" 682 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1483876848716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qem1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qem1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qem1 " "Found entity 1: altsyncram_qem1" {  } { { "db/altsyncram_qem1.tdf" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/db/altsyncram_qem1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qem1 sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_qem1:auto_generated " "Elaborating entity \"altsyncram_qem1\" for hierarchy \"sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_qem1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_datamem sc_computer:inst\|sc_datamem:dmem " "Elaborating entity \"sc_datamem\" for hierarchy \"sc_computer:inst\|sc_datamem:dmem\"" {  } { { "sc_computer.v" "dmem" { Text "E:/altera/13.1/mydesign/sigle_computerio/sc_computer.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram sc_computer:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"sc_computer:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\"" {  } { { "sc_datamem.v" "dram" { Text "E:/altera/13.1/mydesign/sigle_computerio/sc_datamem.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sc_computer:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sc_computer:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "altsyncram_component" { Text "E:/altera/13.1/mydesign/sigle_computerio/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sc_computer:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sc_computer:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483876848778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sc_computer:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sc_computer:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/altera/13.1/mydesign/sigle_computerio/sc_datamem.mif " "Parameter \"init_file\" = \"E:/altera/13.1/mydesign/sigle_computerio/sc_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848778 ""}  } { { "lpm_ram_dq_dram.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483876848778 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_87p1.tdf" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/db/altsyncram_87p1.tdf" 845 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1483876848891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_87p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_87p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_87p1 " "Found entity 1: altsyncram_87p1" {  } { { "db/altsyncram_87p1.tdf" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/db/altsyncram_87p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876848893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876848893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_87p1 sc_computer:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_87p1:auto_generated " "Elaborating entity \"altsyncram_87p1\" for hierarchy \"sc_computer:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_87p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output_reg sc_computer:inst\|sc_datamem:dmem\|io_output_reg:io_output_regx2 " "Elaborating entity \"io_output_reg\" for hierarchy \"sc_computer:inst\|sc_datamem:dmem\|io_output_reg:io_output_regx2\"" {  } { { "sc_datamem.v" "io_output_regx2" { Text "E:/altera/13.1/mydesign/sigle_computerio/sc_datamem.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_reg sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2 " "Elaborating entity \"io_input_reg\" for hierarchy \"sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\"" {  } { { "sc_datamem.v" "io_input_regx2" { Text "E:/altera/13.1/mydesign/sigle_computerio/sc_datamem.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32 " "Elaborating entity \"io_input_mux\" for hierarchy \"sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\"" {  } { { "io_input_reg.v" "io_imput_mux2x32" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848933 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input_reg.v(22) " "Verilog HDL Case Statement warning at io_input_reg.v(22): incomplete case statement has no default case item" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1483876848952 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input_reg.v(22) " "Verilog HDL Always Construct warning at io_input_reg.v(22): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1483876848952 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input_reg.v(22) " "Inferred latch for \"y\[0\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848953 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input_reg.v(22) " "Inferred latch for \"y\[1\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848953 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input_reg.v(22) " "Inferred latch for \"y\[2\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848953 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input_reg.v(22) " "Inferred latch for \"y\[3\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848953 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input_reg.v(22) " "Inferred latch for \"y\[4\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848953 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input_reg.v(22) " "Inferred latch for \"y\[5\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848953 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input_reg.v(22) " "Inferred latch for \"y\[6\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848953 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input_reg.v(22) " "Inferred latch for \"y\[7\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848953 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input_reg.v(22) " "Inferred latch for \"y\[8\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848953 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input_reg.v(22) " "Inferred latch for \"y\[9\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848953 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input_reg.v(22) " "Inferred latch for \"y\[10\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848953 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input_reg.v(22) " "Inferred latch for \"y\[11\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848953 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input_reg.v(22) " "Inferred latch for \"y\[12\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848954 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input_reg.v(22) " "Inferred latch for \"y\[13\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848954 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input_reg.v(22) " "Inferred latch for \"y\[14\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848954 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input_reg.v(22) " "Inferred latch for \"y\[15\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848954 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input_reg.v(22) " "Inferred latch for \"y\[16\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848954 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input_reg.v(22) " "Inferred latch for \"y\[17\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848954 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input_reg.v(22) " "Inferred latch for \"y\[18\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848954 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input_reg.v(22) " "Inferred latch for \"y\[19\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848954 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input_reg.v(22) " "Inferred latch for \"y\[20\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848954 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input_reg.v(22) " "Inferred latch for \"y\[21\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848955 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input_reg.v(22) " "Inferred latch for \"y\[22\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848955 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input_reg.v(22) " "Inferred latch for \"y\[23\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848955 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input_reg.v(22) " "Inferred latch for \"y\[24\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848955 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input_reg.v(22) " "Inferred latch for \"y\[25\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848955 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input_reg.v(22) " "Inferred latch for \"y\[26\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848955 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input_reg.v(22) " "Inferred latch for \"y\[27\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848955 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input_reg.v(22) " "Inferred latch for \"y\[28\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848955 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input_reg.v(22) " "Inferred latch for \"y\[29\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848956 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input_reg.v(22) " "Inferred latch for \"y\[30\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848956 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input_reg.v(22) " "Inferred latch for \"y\[31\]\" at io_input_reg.v(22)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483876848956 "|sigle_computerio|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_create time_create:inst4 " "Elaborating entity \"time_create\" for hierarchy \"time_create:inst4\"" {  } { { "sigle_computerio.bdf" "inst4" { Schematic "E:/altera/13.1/mydesign/sigle_computerio/sigle_computerio.bdf" { { 24 312 448 104 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "format_in_0 format_in_0:inst3 " "Elaborating entity \"format_in_0\" for hierarchy \"format_in_0:inst3\"" {  } { { "sigle_computerio.bdf" "inst3" { Schematic "E:/altera/13.1/mydesign/sigle_computerio/sigle_computerio.bdf" { { 176 296 456 288 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848963 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outdt\[31..4\] format_in_0.v(3) " "Output port \"outdt\[31..4\]\" at format_in_0.v(3) has no driver" {  } { { "format_in_0.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_in_0.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483876848980 "|sigle_computerio|format_in_0:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "format_in_1 format_in_1:inst1 " "Elaborating entity \"format_in_1\" for hierarchy \"format_in_1:inst1\"" {  } { { "sigle_computerio.bdf" "inst1" { Schematic "E:/altera/13.1/mydesign/sigle_computerio/sigle_computerio.bdf" { { 328 264 424 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876848981 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outdt\[31..4\] format_in_1.v(3) " "Output port \"outdt\[31..4\]\" at format_in_1.v(3) has no driver" {  } { { "format_in_1.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_in_1.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1483876848983 "|sigle_computerio|format_in_1:inst1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "format_out_1:inst6\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"format_out_1:inst6\|Mod1\"" {  } { { "format_out_1.v" "Mod1" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483876852165 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "format_out_1:inst6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"format_out_1:inst6\|Div0\"" {  } { { "format_out_1.v" "Div0" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483876852165 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "format_out_1:inst6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"format_out_1:inst6\|Mod0\"" {  } { { "format_out_1.v" "Mod0" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483876852165 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "format_out_1:inst5\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"format_out_1:inst5\|Mod1\"" {  } { { "format_out_1.v" "Mod1" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483876852165 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "format_out_1:inst5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"format_out_1:inst5\|Div0\"" {  } { { "format_out_1.v" "Div0" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483876852165 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "format_out_1:inst5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"format_out_1:inst5\|Mod0\"" {  } { { "format_out_1.v" "Mod0" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483876852165 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "format_out_1:inst2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"format_out_1:inst2\|Mod1\"" {  } { { "format_out_1.v" "Mod1" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483876852165 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "format_out_1:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"format_out_1:inst2\|Div0\"" {  } { { "format_out_1.v" "Div0" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483876852165 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "format_out_1:inst2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"format_out_1:inst2\|Mod0\"" {  } { { "format_out_1.v" "Mod0" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483876852165 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1483876852165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "format_out_1:inst6\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"format_out_1:inst6\|lpm_divide:Mod1\"" {  } { { "format_out_1.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483876852229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "format_out_1:inst6\|lpm_divide:Mod1 " "Instantiated megafunction \"format_out_1:inst6\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876852230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876852230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876852230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876852230 ""}  } { { "format_out_1.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483876852230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876852322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876852322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876852392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876852392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876852470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876852470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "format_out_1:inst6\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"format_out_1:inst6\|lpm_divide:Div0\"" {  } { { "format_out_1.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483876852516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "format_out_1:inst6\|lpm_divide:Div0 " "Instantiated megafunction \"format_out_1:inst6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876852516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876852516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876852516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876852516 ""}  } { { "format_out_1.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483876852516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483876852644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483876852644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "format_out_1:inst6\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"format_out_1:inst6\|lpm_divide:Mod0\"" {  } { { "format_out_1.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483876852695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "format_out_1:inst6\|lpm_divide:Mod0 " "Instantiated megafunction \"format_out_1:inst6\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876852696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876852696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876852696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876852696 ""}  } { { "format_out_1.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483876852696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "format_out_1:inst2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"format_out_1:inst2\|lpm_divide:Div0\"" {  } { { "format_out_1.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483876852810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "format_out_1:inst2\|lpm_divide:Div0 " "Instantiated megafunction \"format_out_1:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876852810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876852810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876852810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483876852810 ""}  } { { "format_out_1.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/format_out_1.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483876852810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[0\] " "Latch sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_qem1:auto_generated\|q_a\[7\] " "Ports D and ENA on the latch are fed by the same signal sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_qem1:auto_generated\|q_a\[7\]" {  } { { "db/altsyncram_qem1.tdf" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/db/altsyncram_qem1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483876854188 ""}  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483876854188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[1\] " "Latch sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_qem1:auto_generated\|q_a\[7\] " "Ports D and ENA on the latch are fed by the same signal sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_qem1:auto_generated\|q_a\[7\]" {  } { { "db/altsyncram_qem1.tdf" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/db/altsyncram_qem1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483876854189 ""}  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483876854189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[2\] " "Latch sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_qem1:auto_generated\|q_a\[7\] " "Ports D and ENA on the latch are fed by the same signal sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_qem1:auto_generated\|q_a\[7\]" {  } { { "db/altsyncram_qem1.tdf" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/db/altsyncram_qem1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483876854189 ""}  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483876854189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[3\] " "Latch sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_qem1:auto_generated\|q_a\[7\] " "Ports D and ENA on the latch are fed by the same signal sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_qem1:auto_generated\|q_a\[7\]" {  } { { "db/altsyncram_qem1.tdf" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/db/altsyncram_qem1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483876854190 ""}  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/sigle_computerio/io_input_reg.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483876854190 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1483876861017 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1483876863897 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483876863897 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3761 " "Implemented 3761 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1483876864489 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1483876864489 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3644 " "Implemented 3644 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1483876864489 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1483876864489 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1483876864489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "614 " "Peak virtual memory: 614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483876864576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 08 20:01:04 2017 " "Processing ended: Sun Jan 08 20:01:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483876864576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483876864576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483876864576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483876864576 ""}
