/*
 * Copyright (C) ST-Ericsson SA 2010. All rights reserved.
 * This code is ST-Ericsson proprietary and confidential.
 * Any use of the code for whatever purpose is subject to
 * specific written permission of ST-Ericsson SA.
 *
 * Author: Joakim Axelsson <joakim.axelsson at stericsson.com>
 *  for ST-Ericsson.
 */

#ifndef __AB8500_H__
#define __AB8500_H__

#define AB8500_STW4500CTRL1	0x0180
#define AB8500_STW4500CTRL1_SWOFF   0x1
#define AB8500_STW4500CTRL1_SWRESET 0x2

#define AB8500_STW4500CTRL2	0x0181

#define AB8500_VSIMSYSCLKCTRL	0x0233
#define AB8500_MAINWD_REG	0x0201
#define WDEXPTURNONVALID	0x10
#define MAINWDOGENA		0x01
#define AB8500_MAINWDTIMER	0x0202
#define AB8500_BATTOK		0x0204
#define AB8500_SYSCLKREQ1VALID	0x020D

#define AB8500_GPIOSEL2 0x1001
#define AB8500_GPIODIR2 0x1011
#define AB8500_GPIOPUD2 0x1031

#define AB8500_GPIOSEL7 0x1006
#define AB8500_GPIODIR7 0x1016
#define AB8500_GPIOPUD7 0x1036

/* AB8500 addr 0x03xx */
#define AB8500_REGUSERIALCTRL1		0x0300
#define AB8500_REGUREQUESTCTRL1		0x0303
#define AB8500_REGUREQUESTCTRL2		0x0304
#define AB8500_REGUSYSCLKREQ1HPVALID1	0x0307
#define AB8500_REGUSYSCLKREQ1HPVALID2	0x0308
#define AB8500_REGUHWHPREQ1VALID1	0x0309
#define AB8500_REGUHWHPREQ1VALID2	0x030A
#define AB8500_REGUHWHPREQ2VALID1	0X030B
#define AB8500_REGUHWHPREQ2VALID2	0X030C
#define AB8500_REGUSWHPREQVALID1	0X030D
#define AB8500_REGUSWHPREQVALID2	0X030E

#define AB8500_REGU_MISC1	0x380
/* AB8500 addr 0x04XX are regulator configs */
#define AB8500_VARMREGU1	0x0400
#define AB8500_VARMREGU2	0x0401
#define AB8500_VAPEREGU		0x0402
#define AB8500_VSMPS1REGU	0x0403
#define AB8500_VSMPS2REGU	0x0404
#define AB8500_VSMPS3REGU	0x0405
#define AB8500_VPLLVANAREGU	0x0406
#define AB8500_VREFDDR		0x0407
#define AB8500_EXTSUPPLYREGU	0x0408
#define AB8500_VAUX12REGU	0x0409
#define AB8500_VRF1AUX3REGU	0x040A

#define AB8500_VARMSEL1	0x040B
#define AB8500_VARMSEL2	0x040C
#define AB8500_VARMSEL3	0x040D

#define AB8500_VAPESEL1	0x040E
#define AB8500_VAPESEL2	0x040F
#define AB8500_VAPESEL3	0x0410

#define AB8500_VBBSEL1		0x0411
#define AB8500_VBBSEL2		0x0412

#define AB8500_VSMPS1SEL1	0x0413
#define AB8500_VSMPS1SEL2	0x0414
#define AB8500_VSMPS1SEL3	0x0415

/* 0x0416 does not exist */

#define AB8500_VSMPS2SEL1	0x0417
#define AB8500_VSMPS2SEL2	0x0418
#define AB8500_VSMPS2SEL3	0x0419

/* 0x041A does not exist */

#define AB8500_VSMPS3SEL1	0x041B
#define AB8500_VSMPS3SEL2	0x041C
#define AB8500_VSMPS3SEL3	0x041D

/* 0x041E does not exist */

#define AB8500_VAUX1SEL	0x041F
#define AB8500_VAUX2SEL	0x0420
#define AB8500_VRF1VAUX3SEL	0x0421

#define AB8500_REGUCTRLEXTSUP	0x0422

/* 0x0423 to 0x0439 does not exist */

#define AB8500_VMODREGU	0x0440
#define AB8500_VMODSEL1	0x0441
#define AB8500_VMODSEL2	0x0442

#define AB8500_REGUCTRLDISCH	0x0443
#define AB8500_REGUCTRLDISCH2	0x0444

/* USB control bank */
#define AB8500_USBLINESTATUS	0x580
#define AB8500_USBLINESTATUS_VdatDet   (1 << 2)

/* GPADC */
#define AB8500_GPADC_BASE		0x0A00
#define AB8500_GPADC_CTRL1_REG		(0x00+AB8500_GPADC_BASE)
#define AB8500_GPADC_CTRL2_REG		(0x01+AB8500_GPADC_BASE)
#define AB8500_GPADC_CTRL3_REG		(0x02+AB8500_GPADC_BASE)
#define VBUSDETDBNCFLT			0x02
#define VBUSDETDBNC			0x01
#define AB8500_GPADC_AUTO_TIMER_REG	(0x03+AB8500_GPADC_BASE)
#define AB8500_GPADC_STAT_REG		(0x04+AB8500_GPADC_BASE)
#define AB8500_GPADC_MANDATAL_REG	(0x05+AB8500_GPADC_BASE)
#define AB8500_GPADC_MANDATAH_REG	(0x06+AB8500_GPADC_BASE)
#define AB8500_GPADC_AUTODATAL_REG	(0x07+AB8500_GPADC_BASE)
#define AB8500_GPADC_AUTODATAH_REG	(0x08+AB8500_GPADC_BASE)
#define AB8500_GPADC_MUX_CTRL_REG	(0x09+AB8500_GPADC_BASE)
#define BUFENA				0x40
#define ADCSWCONVERT			0x04
#define ADCENA				0x01

#define ADCSWAVERAGE_1			0x00
#define ADCSWAVERAGE_4			0x20
#define ADCSWAVERAGE_8			0x40
#define ADCSWAVERAGE_16			0x60
#define VBATA_CH			0x08

#define AB8500_ITMASK7 0x0E46
#define AB8500_ITMASK9 0x0E48

#define AB8500_ITMASK13 0x0E4C
#define AB8500_ITMASK14 0x0E4D

/* charger stuff */
#define AB8500_CHARGER_BASE		0x0B00
#define AB8500_CH_MAINCHSTATUS2		(0x01+AB8500_CHARGER_BASE)
#define MAINCHARGERDETDBNC		0x40
#define AB8500_CH_USBCH_STAT1_REG	(0x02+AB8500_CHARGER_BASE)
#define USBCHON				0x04
#define VBUSDETDBNCFLT			0x02
#define AB8500_CH_USBCH_STAT2_REG	(0x03+AB8500_CHARGER_BASE)
#define VBUSCHNOK			0x08
#define AB8500_CH_CHARGER_STATUS	(0x05+AB8500_CHARGER_BASE)
#define AB8500_CH_VOLT_LVL_REG		(0x40+AB8500_CHARGER_BASE)
#define AB8500_CH_OPT_CRNTLVL_REG	(0x42+AB8500_CHARGER_BASE)
#define CRNTLVL_INCREASE		0x01
#define CH_OUTPUT_CURRENT_LEVEL_1000MA	0x09
#define AB8500_CH_WD_TIMER		(0x50+AB8500_CHARGER_BASE)
#define AB8500_CH_WD_CTRL		(0x51+AB8500_CHARGER_BASE)
#define AB8500_LEDINDICATORPWMCTRL	(0x53+AB8500_CHARGER_BASE)
#define LEDINDICATORPWMENA		0x01
#define AB8500_LEDINDICATORPWMDUTY	(0x54+AB8500_CHARGER_BASE)
#define AB8500_CH_BATTOVV		(0x55+AB8500_CHARGER_BASE)
#define BATTOVV_ENA			0x02
#define BATTOVVTH_375			0x00
#define BATTOVVTH_475			0x01
#define AB8500_CH_CHARGERCTRL		(0x56+AB8500_CHARGER_BASE)
#define DROPCOUNTRESET			0x01
#define AB8500_CH_MAINCHCTRL1		(0x80+AB8500_CHARGER_BASE)
#define MAINCHNOOVERSHOOTENAN		0x10
#define MAINCHENA			0x02
#define AB8500_USBCH_CTRL1_REG		(0xC0+AB8500_CHARGER_BASE)
#define AB8500_USBCH_CTRL2_REG		(0xC1+AB8500_CHARGER_BASE)
#define AB8500_USBCH_IPT_CRNTLVL_REG	(0xC2+AB8500_CHARGER_BASE)
#define IPT_CURRENT_LVL_INCREASE	0x10
#define CURRENT_LVL_98MA		0x10
#define CURRENT_LVL_600MA		0x70
#define CURRENT_LVL_1000MA		0xB0

/* Interrupt bank */
#define AB8500_INTERRUPT_BASE		0x0E00
#define AB8500_ITSOURCE_2		(0x01+AB8500_INTERRUPT_BASE)
#define AB8500_ITLATCH_2		(0x21+AB8500_INTERRUPT_BASE)
#define AB8500_ITLATCH_3		(0x22+AB8500_INTERRUPT_BASE)
#define AB8500_ITSOURCE_5		(0x04+AB8500_INTERRUPT_BASE)
#define AB8500_ITLATCH_5		(0x24+AB8500_INTERRUPT_BASE)
#define AB8500_ITSOURCE_12		(0x0B+AB8500_INTERRUPT_BASE)
#define AB8500_ITLATCH_12		(0x2B+AB8500_INTERRUPT_BASE)
#define GPADCSWCONVEND			0x01

/* RTC */
#define AB8500_RTC_BASE			0x0F00
#define AB8500_ALARMMINLOW		(0x08+AB8500_RTC_BASE)
#define AB8500_RTCCTRL			(0x0B+AB8500_RTC_BASE)
#define AB8500_RTCSWITCHSTATUS		(0x0F+AB8500_RTC_BASE)

/* AB version */
#define AB8500_REV			0x1080

/* AB8505 additional regulator control */
#define AB8500_BANK12ACCESS		0x1100
#define AB8500_DEBUGVARMREGU		0x120C
#define AB8500_DEBUGVMODREGU		0x120D
#define AB8500_DEBUGVAPEREGU		0x120E
#define AB8500_DEBUGVSMPS1REGU		0x120F
#define AB8500_DEBUGVSMPS2REGU		0x1210
#define AB8500_DEBUGVSMPS3REGU		0x1211

#endif /* __AB8500_H__ */

