/*
 * Copyright (c) 2018 Martin Geisse
 * This file is distributed under the terms of the MIT license.
 */
package name.martingeisse.esdk.core.rtl.synthesis.verilog;

/**
 *
 */
public enum VerilogExpressionNesting {
	ALL,
	SELECTIONS_SIGNALS_AND_CONSTANTS,
	SIGNALS_AND_CONSTANTS
}
