#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Dec 17 12:54:22 2022
# Process ID: 2656
# Current directory: E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16464 E:\EDA\Ubuntu_share\vivado_files\E906_FPGA_1\E906_FPGA_1.xpr
# Log file: E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/vivado.log
# Journal file: E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1\vivado.jou
# Running On: LAPTOP-95S8QNHA, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 25480 MB
#-----------------------------------------------------------
start_gui
open_project E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at E:/EDA/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at E:/EDA/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/EDA/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at E:/EDA/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at E:/EDA/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at E:/EDA/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/EDA/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at E:/EDA/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at E:/EDA/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at E:/EDA/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at E:/EDA/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/EDA/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at E:/EDA/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at E:/EDA/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/EDA/vivado/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1412.258 ; gain = 0.000
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.USE_RESET {false}] [get_ips clk_wiz_0]
generate_target all [get_files  E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 10
[Sat Dec 17 12:55:07 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.ip_user_files/sim_scripts -ip_user_files_dir E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.ip_user_files -ipstatic_source_dir E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/modelsim} {questa=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/questa} {riviera=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/riviera} {activehdl=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.USE_LOCKED {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.USE_RESET {true} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {5.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {129.198} CONFIG.CLKOUT1_PHASE_ERROR {89.971}] [get_ips clk_wiz_0]
generate_target all [get_files  E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 10
[Sat Dec 17 13:01:53 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.ip_user_files/sim_scripts -ip_user_files_dir E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.ip_user_files -ipstatic_source_dir E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/modelsim} {questa=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/questa} {riviera=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/riviera} {activehdl=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reorder_files -fileset constrs_1 -before E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/constrs_1/imports/digilent-xdc-master/Genesys-2-Master.xdc E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/constrs_1/imports/digilent-xdc-master/Genesys-2-Master.xdc
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {20.000} CONFIG.MMCM_CLKFBOUT_MULT_F {4.250} CONFIG.MMCM_CLKOUT0_DIVIDE_F {42.500} CONFIG.CLKOUT1_JITTER {155.788} CONFIG.CLKOUT1_PHASE_ERROR {94.329}] [get_ips clk_wiz_0]
generate_target all [get_files  E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 10
[Sat Dec 17 13:05:48 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.ip_user_files/sim_scripts -ip_user_files_dir E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.ip_user_files -ipstatic_source_dir E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/modelsim} {questa=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/questa} {riviera=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/riviera} {activehdl=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1160] Copying file E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.runs/synth_1/E906_top.dcp to E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 10
[Sat Dec 17 13:11:50 2022] Launched synth_1...
Run output will be captured here: E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Dec 17 13:16:18 2022] Launched impl_1...
Run output will be captured here: E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.695 . Memory (MB): peak = 2052.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2949 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2975.926 ; gain = 39.406
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2975.926 ; gain = 39.406
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2975.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 124 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 116 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 3141.129 ; gain = 1441.996
open_report: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3405.688 ; gain = 246.770
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Dec 17 13:26:56 2022] Launched impl_1...
Run output will be captured here: E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 17 14:25:44 2022...
