\hypertarget{group___p_o_r_t___peripheral___access___layer}{}\doxysection{PORT Peripheral Access Layer}
\label{group___p_o_r_t___peripheral___access___layer}\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
Collaboration diagram for PORT Peripheral Access Layer\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___p_o_r_t___peripheral___access___layer}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___p_o_r_t___register___masks}{PORT Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_p_o_r_t___type}{PORT\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em PORT -\/ Register Layout Typedef. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gae9d33dd352fbda70db758fa6daabf495}{PORT\+\_\+\+PCR\+\_\+\+COUNT}}~32u
\begin{DoxyCompactList}\small\item\em PORT -\/ Size of Registers Arrays. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gaa272f4e30fe8426e1222e9ddc13e3610}{PORT\+\_\+\+INSTANCE\+\_\+\+COUNT}}~(5u)
\begin{DoxyCompactList}\small\item\em Number of instances of the PORT module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gae3d20f730f9619aabbf94e2efd1de34c}{PORTA\+\_\+\+BASE}}~(0x40049000u)
\begin{DoxyCompactList}\small\item\em Peripheral PORTA base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga7c8a7f98a98d8cb125dd57a66720ab30}{PORTA}}~((\mbox{\hyperlink{struct_p_o_r_t___type}{PORT\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gae3d20f730f9619aabbf94e2efd1de34c}{PORTA\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral PORTA base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga2a668049a5e6c09cf6a7164ffca38a7e}{PORTB\+\_\+\+BASE}}~(0x4004\+A000u)
\begin{DoxyCompactList}\small\item\em Peripheral PORTB base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}{PORTB}}~((\mbox{\hyperlink{struct_p_o_r_t___type}{PORT\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga2a668049a5e6c09cf6a7164ffca38a7e}{PORTB\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral PORTB base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga0018f0edf7f8030868f9cc791275378d}{PORTC\+\_\+\+BASE}}~(0x4004\+B000u)
\begin{DoxyCompactList}\small\item\em Peripheral PORTC base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga68fea88642279a70246e026e7221b0a5}{PORTC}}~((\mbox{\hyperlink{struct_p_o_r_t___type}{PORT\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga0018f0edf7f8030868f9cc791275378d}{PORTC\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral PORTC base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gab88c980d0129f396683260eb978daf15}{PORTD\+\_\+\+BASE}}~(0x4004\+C000u)
\begin{DoxyCompactList}\small\item\em Peripheral PORTD base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}{PORTD}}~((\mbox{\hyperlink{struct_p_o_r_t___type}{PORT\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gab88c980d0129f396683260eb978daf15}{PORTD\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral PORTD base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga72d490d67d751071845b3532193b4b93}{PORTE\+\_\+\+BASE}}~(0x4004\+D000u)
\begin{DoxyCompactList}\small\item\em Peripheral PORTE base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga7e2386d3b1084b5b875ae3696f550ba9}{PORTE}}~((\mbox{\hyperlink{struct_p_o_r_t___type}{PORT\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga72d490d67d751071845b3532193b4b93}{PORTE\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral PORTE base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga80b01d00368494b63dd2a67eda52b241}{PORT\+\_\+\+BASE\+\_\+\+ADDRS}}~\{ \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gae3d20f730f9619aabbf94e2efd1de34c}{PORTA\+\_\+\+BASE}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga2a668049a5e6c09cf6a7164ffca38a7e}{PORTB\+\_\+\+BASE}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga0018f0edf7f8030868f9cc791275378d}{PORTC\+\_\+\+BASE}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gab88c980d0129f396683260eb978daf15}{PORTD\+\_\+\+BASE}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga72d490d67d751071845b3532193b4b93}{PORTE\+\_\+\+BASE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of PORT peripheral base addresses. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga54ff5179f8acaef2e1683cedfc0ef453}{PORT\+\_\+\+BASE\+\_\+\+PTRS}}~\{ \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga7c8a7f98a98d8cb125dd57a66720ab30}{PORTA}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}{PORTB}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga68fea88642279a70246e026e7221b0a5}{PORTC}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}{PORTD}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga7e2386d3b1084b5b875ae3696f550ba9}{PORTE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of PORT peripheral base pointers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga0e897bdb74b5fa048eea1238b28bcafe}{PORT\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt vector arrays for the PORT module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga68732ace83317192134db56c59dee31a}{PORT\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt channels for the PORT module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga442cafa4ce211d588393a5f2954198bb}{PORT\+\_\+\+IRQS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947}{PORTA\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3}{PORTB\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8}{PORTC\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487}{PORTD\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98}{PORTE\+\_\+\+IRQn}} \}
\begin{DoxyCompactList}\small\item\em Interrupt vectors for the PORT peripheral type. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_p_o_r_t___type}{PORT\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gaa0db94574a8e9a7d7de23f9fbecb0347}{PORT\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga80b01d00368494b63dd2a67eda52b241}\label{group___p_o_r_t___peripheral___access___layer_ga80b01d00368494b63dd2a67eda52b241}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORT\_BASE\_ADDRS@{PORT\_BASE\_ADDRS}}
\index{PORT\_BASE\_ADDRS@{PORT\_BASE\_ADDRS}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PORT\_BASE\_ADDRS}{PORT\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define PORT\+\_\+\+BASE\+\_\+\+ADDRS~\{ \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gae3d20f730f9619aabbf94e2efd1de34c}{PORTA\+\_\+\+BASE}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga2a668049a5e6c09cf6a7164ffca38a7e}{PORTB\+\_\+\+BASE}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga0018f0edf7f8030868f9cc791275378d}{PORTC\+\_\+\+BASE}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gab88c980d0129f396683260eb978daf15}{PORTD\+\_\+\+BASE}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga72d490d67d751071845b3532193b4b93}{PORTE\+\_\+\+BASE}} \}}



Array initializer of PORT peripheral base addresses. 

\mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga54ff5179f8acaef2e1683cedfc0ef453}\label{group___p_o_r_t___peripheral___access___layer_ga54ff5179f8acaef2e1683cedfc0ef453}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORT\_BASE\_PTRS@{PORT\_BASE\_PTRS}}
\index{PORT\_BASE\_PTRS@{PORT\_BASE\_PTRS}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PORT\_BASE\_PTRS}{PORT\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define PORT\+\_\+\+BASE\+\_\+\+PTRS~\{ \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga7c8a7f98a98d8cb125dd57a66720ab30}{PORTA}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}{PORTB}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga68fea88642279a70246e026e7221b0a5}{PORTC}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}{PORTD}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga7e2386d3b1084b5b875ae3696f550ba9}{PORTE}} \}}



Array initializer of PORT peripheral base pointers. 

\mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_gaa272f4e30fe8426e1222e9ddc13e3610}\label{group___p_o_r_t___peripheral___access___layer_gaa272f4e30fe8426e1222e9ddc13e3610}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORT\_INSTANCE\_COUNT@{PORT\_INSTANCE\_COUNT}}
\index{PORT\_INSTANCE\_COUNT@{PORT\_INSTANCE\_COUNT}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PORT\_INSTANCE\_COUNT}{PORT\_INSTANCE\_COUNT}}
{\footnotesize\ttfamily \#define PORT\+\_\+\+INSTANCE\+\_\+\+COUNT~(5u)}



Number of instances of the PORT module. 

\mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga442cafa4ce211d588393a5f2954198bb}\label{group___p_o_r_t___peripheral___access___layer_ga442cafa4ce211d588393a5f2954198bb}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORT\_IRQS@{PORT\_IRQS}}
\index{PORT\_IRQS@{PORT\_IRQS}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PORT\_IRQS}{PORT\_IRQS}}
{\footnotesize\ttfamily \#define PORT\+\_\+\+IRQS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947}{PORTA\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3}{PORTB\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8}{PORTC\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487}{PORTD\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98}{PORTE\+\_\+\+IRQn}} \}}



Interrupt vectors for the PORT peripheral type. 

\mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga0e897bdb74b5fa048eea1238b28bcafe}\label{group___p_o_r_t___peripheral___access___layer_ga0e897bdb74b5fa048eea1238b28bcafe}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORT\_IRQS\_ARR\_COUNT@{PORT\_IRQS\_ARR\_COUNT}}
\index{PORT\_IRQS\_ARR\_COUNT@{PORT\_IRQS\_ARR\_COUNT}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PORT\_IRQS\_ARR\_COUNT}{PORT\_IRQS\_ARR\_COUNT}}
{\footnotesize\ttfamily \#define PORT\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT~(1u)}



Number of interrupt vector arrays for the PORT module. 

\mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga68732ace83317192134db56c59dee31a}\label{group___p_o_r_t___peripheral___access___layer_ga68732ace83317192134db56c59dee31a}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORT\_IRQS\_CH\_COUNT@{PORT\_IRQS\_CH\_COUNT}}
\index{PORT\_IRQS\_CH\_COUNT@{PORT\_IRQS\_CH\_COUNT}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PORT\_IRQS\_CH\_COUNT}{PORT\_IRQS\_CH\_COUNT}}
{\footnotesize\ttfamily \#define PORT\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT~(1u)}



Number of interrupt channels for the PORT module. 

\mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_gae9d33dd352fbda70db758fa6daabf495}\label{group___p_o_r_t___peripheral___access___layer_gae9d33dd352fbda70db758fa6daabf495}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORT\_PCR\_COUNT@{PORT\_PCR\_COUNT}}
\index{PORT\_PCR\_COUNT@{PORT\_PCR\_COUNT}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PORT\_PCR\_COUNT}{PORT\_PCR\_COUNT}}
{\footnotesize\ttfamily \#define PORT\+\_\+\+PCR\+\_\+\+COUNT~32u}



PORT -\/ Size of Registers Arrays. 

\mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga7c8a7f98a98d8cb125dd57a66720ab30}\label{group___p_o_r_t___peripheral___access___layer_ga7c8a7f98a98d8cb125dd57a66720ab30}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORTA@{PORTA}}
\index{PORTA@{PORTA}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PORTA}{PORTA}}
{\footnotesize\ttfamily \#define PORTA~((\mbox{\hyperlink{struct_p_o_r_t___type}{PORT\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gae3d20f730f9619aabbf94e2efd1de34c}{PORTA\+\_\+\+BASE}})}



Peripheral PORTA base pointer. 

\mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_gae3d20f730f9619aabbf94e2efd1de34c}\label{group___p_o_r_t___peripheral___access___layer_gae3d20f730f9619aabbf94e2efd1de34c}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORTA\_BASE@{PORTA\_BASE}}
\index{PORTA\_BASE@{PORTA\_BASE}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PORTA\_BASE}{PORTA\_BASE}}
{\footnotesize\ttfamily \#define PORTA\+\_\+\+BASE~(0x40049000u)}



Peripheral PORTA base address. 

\mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}\label{group___p_o_r_t___peripheral___access___layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORTB@{PORTB}}
\index{PORTB@{PORTB}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PORTB}{PORTB}}
{\footnotesize\ttfamily \#define PORTB~((\mbox{\hyperlink{struct_p_o_r_t___type}{PORT\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga2a668049a5e6c09cf6a7164ffca38a7e}{PORTB\+\_\+\+BASE}})}



Peripheral PORTB base pointer. 

\mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga2a668049a5e6c09cf6a7164ffca38a7e}\label{group___p_o_r_t___peripheral___access___layer_ga2a668049a5e6c09cf6a7164ffca38a7e}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORTB\_BASE@{PORTB\_BASE}}
\index{PORTB\_BASE@{PORTB\_BASE}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PORTB\_BASE}{PORTB\_BASE}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+BASE~(0x4004\+A000u)}



Peripheral PORTB base address. 

\mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga68fea88642279a70246e026e7221b0a5}\label{group___p_o_r_t___peripheral___access___layer_ga68fea88642279a70246e026e7221b0a5}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORTC@{PORTC}}
\index{PORTC@{PORTC}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PORTC}{PORTC}}
{\footnotesize\ttfamily \#define PORTC~((\mbox{\hyperlink{struct_p_o_r_t___type}{PORT\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga0018f0edf7f8030868f9cc791275378d}{PORTC\+\_\+\+BASE}})}



Peripheral PORTC base pointer. 

\mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga0018f0edf7f8030868f9cc791275378d}\label{group___p_o_r_t___peripheral___access___layer_ga0018f0edf7f8030868f9cc791275378d}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORTC\_BASE@{PORTC\_BASE}}
\index{PORTC\_BASE@{PORTC\_BASE}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PORTC\_BASE}{PORTC\_BASE}}
{\footnotesize\ttfamily \#define PORTC\+\_\+\+BASE~(0x4004\+B000u)}



Peripheral PORTC base address. 

\mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}\label{group___p_o_r_t___peripheral___access___layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORTD@{PORTD}}
\index{PORTD@{PORTD}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PORTD}{PORTD}}
{\footnotesize\ttfamily \#define PORTD~((\mbox{\hyperlink{struct_p_o_r_t___type}{PORT\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gab88c980d0129f396683260eb978daf15}{PORTD\+\_\+\+BASE}})}



Peripheral PORTD base pointer. 

\mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_gab88c980d0129f396683260eb978daf15}\label{group___p_o_r_t___peripheral___access___layer_gab88c980d0129f396683260eb978daf15}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORTD\_BASE@{PORTD\_BASE}}
\index{PORTD\_BASE@{PORTD\_BASE}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PORTD\_BASE}{PORTD\_BASE}}
{\footnotesize\ttfamily \#define PORTD\+\_\+\+BASE~(0x4004\+C000u)}



Peripheral PORTD base address. 

\mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga7e2386d3b1084b5b875ae3696f550ba9}\label{group___p_o_r_t___peripheral___access___layer_ga7e2386d3b1084b5b875ae3696f550ba9}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORTE@{PORTE}}
\index{PORTE@{PORTE}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PORTE}{PORTE}}
{\footnotesize\ttfamily \#define PORTE~((\mbox{\hyperlink{struct_p_o_r_t___type}{PORT\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga72d490d67d751071845b3532193b4b93}{PORTE\+\_\+\+BASE}})}



Peripheral PORTE base pointer. 

\mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga72d490d67d751071845b3532193b4b93}\label{group___p_o_r_t___peripheral___access___layer_ga72d490d67d751071845b3532193b4b93}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORTE\_BASE@{PORTE\_BASE}}
\index{PORTE\_BASE@{PORTE\_BASE}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PORTE\_BASE}{PORTE\_BASE}}
{\footnotesize\ttfamily \#define PORTE\+\_\+\+BASE~(0x4004\+D000u)}



Peripheral PORTE base address. 



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_gaa0db94574a8e9a7d7de23f9fbecb0347}\label{group___p_o_r_t___peripheral___access___layer_gaa0db94574a8e9a7d7de23f9fbecb0347}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORT\_MemMapPtr@{PORT\_MemMapPtr}}
\index{PORT\_MemMapPtr@{PORT\_MemMapPtr}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PORT\_MemMapPtr}{PORT\_MemMapPtr}}
{\footnotesize\ttfamily typedef  struct \mbox{\hyperlink{struct_p_o_r_t___type}{PORT\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gaa0db94574a8e9a7d7de23f9fbecb0347}{PORT\+\_\+\+Mem\+Map\+Ptr}}}

