# Computer Organization
## [Module 1: Introduction \[3 L\]]()
1. [History of computing]()
1. [von Neumann machine]()
1. [Instruction and data]()
1. [fixed-point and floating point numbers]()
1. [errors]()
1. [IEEE standards]()
## [Module 2: Processor design \[7 L\]]()
1. [Instruction Set Architecture-Instruction format]()
1. [opcode optimization]()
1. [operand addressing]()
1. [Instruction implementation-data movement]()
1. [branch control]()
1. [logical]()
1. [Input/output and debugging instructions]()
1. [arithmetic instruction implementation–addition and subtraction]()
1. [multiplication-division]()
1. [2’s complement multiplication]()
1. [Booth’s algorithm–theory and examples]()
1. [bit-pair algorithm]()
1. [high performance arithmetic]()
## [Module 3: Control unit design \[ 8 L\]]()
1. [Hardwired control]()
1. [micro-programmed control design – micro-instruction formats]()
1. [control optimization]()
## [Module 4: Memory subsystem \[9 L\]]()
1. [Registers]()
1. [Memory technology]()
1. [memory interfacing]()
1. [Memory hierarchy–introduction to virtual memory system]()
1. [cache memory – performance]()
1. [address mapping]()
1. [content addressable memory (CAM)]()
## [Module 5: Peripherals \[7 L\]]()
1. [Basic properties]()
1. [bus architectures]()
1. [interfacing of I/O devices]()
1. [data transfer schemes –programmed I/O]()
1. [DMA]()
1. [mass storage]()
1. [RAID]()
## [Module 6: Pipelining \[6 L\]]()
1. [Pipelining]()
1. [data path and instructions]()
1. [speed up]()
1. [CPI]()
1. [latency]()
1. [inear / non-linear pipeline–reservation table]()
1. [MAL]()
1. [super-pipelined and super-scalar processors]()
