###############################################################
#  Generated by:      Cadence Innovus 23.13-s082_1
#  OS:                Linux x86_64(Host ID mun)
#  Generated on:      Fri Jun 27 10:54:47 2025
#  Design:            axis_sa
#  Command:           report_timing -max_paths 100 -group $cg  > "${reports_path}/$this_run(stage)/${cg}.setup.timing.rpt"
###############################################################
Path 1: MET (0.050 ns) Setup Check with Pin retime_s3_303_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_303_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.005        0.006

              Setup:-    0.066
        Uncertainty:-    0.125
      Required Time:=    1.815
       Launch Clock:=    0.006
          Data Path:+    1.758
              Slack:=    0.050

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.290    1.429  
  g44130/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.406   0.153    1.582  
  cts_opt_inst_FE_PHC1053_n_1736/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.171   0.183    1.764  
  retime_s3_303_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.071   0.000    1.764  
#--------------------------------------------------------------------------------------------------------------------
Path 2: MET (0.053 ns) Setup Check with Pin retime_s3_316_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_316_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.161 (P)
            Arrival:=    2.005        0.006

              Setup:-    0.066
        Uncertainty:-    0.125
      Required Time:=    1.814
       Launch Clock:=    0.006
          Data Path:+    1.755
              Slack:=    0.053

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.287    1.426  
  g44134/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.406   0.155    1.581  
  cts_opt_inst_FE_PHC1159_n_1732/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.175   0.180    1.761  
  retime_s3_316_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.065   0.000    1.761  
#--------------------------------------------------------------------------------------------------------------------
Path 3: MET (0.054 ns) Setup Check with Pin retime_s3_298_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_298_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.006        0.006

              Setup:-    0.065
        Uncertainty:-    0.125
      Required Time:=    1.816
       Launch Clock:=    0.006
          Data Path:+    1.755
              Slack:=    0.054

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.289    1.428  
  g44129/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.406   0.152    1.580  
  cts_opt_inst_FE_PHC1076_n_1737/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.170   0.181    1.761  
  retime_s3_298_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.069   0.000    1.761  
#--------------------------------------------------------------------------------------------------------------------
Path 4: MET (0.055 ns) Setup Check with Pin ro_reg[2][3][7]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][7]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.161 (P)
            Arrival:=    2.001        0.006

              Setup:-    0.077
        Uncertainty:-    0.125
      Required Time:=    1.799
       Launch Clock:=    0.006
          Data Path:+    1.738
              Slack:=    0.055

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.591    1.423  
  g42118/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.093    1.516  
  cts_opt_inst_FE_PHC2014_n_2383/Y   -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.332   0.228    1.744  
  ro_reg[2][3][7]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.083   0.000    1.744  
#--------------------------------------------------------------------------------------------------------------------
Path 5: MET (0.056 ns) Setup Check with Pin retime_s3_294_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_294_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.066
        Uncertainty:-    0.125
      Required Time:=    1.814
       Launch Clock:=    0.006
          Data Path:+    1.752
              Slack:=    0.056

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.288    1.426  
  g44128/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.406   0.153    1.580  
  cts_opt_inst_FE_PHC1049_n_1738/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.172   0.179    1.758  
  retime_s3_294_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.064   0.000    1.758  
#--------------------------------------------------------------------------------------------------------------------
Path 6: MET (0.057 ns) Setup Check with Pin retime_s3_307_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_307_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.006        0.006

              Setup:-    0.065
        Uncertainty:-    0.125
      Required Time:=    1.815
       Launch Clock:=    0.006
          Data Path:+    1.753
              Slack:=    0.057

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.289    1.428  
  g44131/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.406   0.151    1.578  
  cts_opt_inst_FE_PHC977_n_1735/Y    -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.167   0.181    1.759  
  retime_s3_307_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.069   0.000    1.759  
#--------------------------------------------------------------------------------------------------------------------
Path 7: MET (0.059 ns) Setup Check with Pin retime_s3_312_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_312_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.006        0.006

              Setup:-    0.064
        Uncertainty:-    0.125
      Required Time:=    1.816
       Launch Clock:=    0.006
          Data Path:+    1.751
              Slack:=    0.059

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.288    1.427  
  g44133/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.406   0.151    1.578  
  cts_opt_inst_FE_PHC988_n_1733/Y    -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.168   0.179    1.757  
  retime_s3_312_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.067   0.000    1.757  
#--------------------------------------------------------------------------------------------------------------------
Path 8: MET (0.060 ns) Setup Check with Pin retime_s3_319_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_319_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.161 (P)
            Arrival:=    2.005        0.006

              Setup:-    0.065
        Uncertainty:-    0.125
      Required Time:=    1.815
       Launch Clock:=    0.006
          Data Path:+    1.749
              Slack:=    0.060

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.286    1.425  
  g44135/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.406   0.153    1.578  
  cts_opt_inst_FE_PHC1187_n_1731/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.170   0.177    1.755  
  retime_s3_319_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.063   0.000    1.755  
#--------------------------------------------------------------------------------------------------------------------
Path 9: MET (0.062 ns) Setup Check with Pin ro_reg[2][3][3]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][3]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.161 (P)
            Arrival:=    2.003        0.006

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.006
          Data Path:+    1.742
              Slack:=    0.062

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.596    1.428  
  g42122/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.060    1.489  
  cts_opt_inst_FE_PHC1629_n_2379/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.286   0.259    1.747  
  ro_reg[2][3][3]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.055   0.000    1.747  
#--------------------------------------------------------------------------------------------------------------------
Path 10: MET (0.063 ns) Setup Check with Pin ro_reg[2][3][5]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][5]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.161 (P)
            Arrival:=    2.003        0.006

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.006
          Data Path:+    1.740
              Slack:=    0.063

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.593    1.426  
  g42120/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.061    1.487  
  cts_opt_inst_FE_PHC1623_n_2381/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.287   0.259    1.746  
  ro_reg[2][3][5]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.054   0.000    1.746  
#--------------------------------------------------------------------------------------------------------------------
Path 11: MET (0.064 ns) Setup Check with Pin retime_s4_181_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s4_181_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.005        0.006

              Setup:-    0.063
        Uncertainty:-    0.125
      Required Time:=    1.817
       Launch Clock:=    0.006
          Data Path:+    1.748
              Slack:=    0.064

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.296    1.434  
  g44166/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.406   0.145    1.580  
  cts_opt_inst_FE_PHC1406_n_1700/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.158   0.174    1.754  
  retime_s4_181_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.063   0.000    1.754  
#--------------------------------------------------------------------------------------------------------------------
Path 12: MET (0.065 ns) Setup Check with Pin ro_reg[2][3][4]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][4]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.161 (P)
            Arrival:=    2.003        0.006

              Setup:-    0.070
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.006
          Data Path:+    1.738
              Slack:=    0.065

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.594    1.427  
  g42121/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.057    1.484  
  cts_opt_inst_FE_PHC1594_n_2380/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.281   0.259    1.743  
  ro_reg[2][3][4]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.057   0.000    1.743  
#--------------------------------------------------------------------------------------------------------------------
Path 13: MET (0.066 ns) Setup Check with Pin ro_reg[3][2][1]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][1]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.161 (P)
            Arrival:=    2.003        0.006

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.006
          Data Path:+    1.737
              Slack:=    0.066

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.598    1.431  
  g42092/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.054    1.486  
  cts_opt_inst_FE_PHC1528_n_2409/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.277   0.257    1.743  
  ro_reg[3][2][1]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.055   0.000    1.743  
#--------------------------------------------------------------------------------------------------------------------
Path 14: MET (0.066 ns) Setup Check with Pin retime_s3_370_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_370_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.161 (P)
            Arrival:=    2.002        0.006

              Setup:-    0.060
        Uncertainty:-    0.125
      Required Time:=    1.818
       Launch Clock:=    0.006
          Data Path:+    1.746
              Slack:=    0.066

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.295    1.433  
  g44112/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.406   0.148    1.581  
  cts_opt_inst_FE_PHC1384_n_1754/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.162   0.171    1.752  
  retime_s3_370_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.054   0.000    1.752  
#--------------------------------------------------------------------------------------------------------------------
Path 15: MET (0.066 ns) Setup Check with Pin retime_s3_309_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_309_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.005        0.006

              Setup:-    0.063
        Uncertainty:-    0.125
      Required Time:=    1.817
       Launch Clock:=    0.006
          Data Path:+    1.745
              Slack:=    0.066

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.288    1.427  
  g44132/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.406   0.149    1.576  
  cts_opt_inst_FE_PHC994_n_1734/Y    -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.164   0.175    1.751  
  retime_s3_309_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.062   0.000    1.751  
#--------------------------------------------------------------------------------------------------------------------
Path 16: MET (0.068 ns) Setup Check with Pin retime_s3_375_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_375_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.006        0.006

              Setup:-    0.062
        Uncertainty:-    0.125
      Required Time:=    1.819
       Launch Clock:=    0.006
          Data Path:+    1.745
              Slack:=    0.068

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.295    1.434  
  g44139/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.406   0.146    1.579  
  cts_opt_inst_FE_PHC1213_n_1727/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.158   0.172    1.751  
  retime_s3_375_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.059   0.000    1.751  
#--------------------------------------------------------------------------------------------------------------------
Path 17: MET (0.073 ns) Setup Check with Pin ro_reg[2][3][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.068
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.006
          Data Path:+    1.731
              Slack:=    0.073

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.596    1.429  
  g42125/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.053    1.482  
  cts_opt_inst_FE_PHC1546_n_2376/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.276   0.255    1.737  
  ro_reg[2][3][0]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.052   0.000    1.737  
#--------------------------------------------------------------------------------------------------------------------
Path 18: MET (0.076 ns) Setup Check with Pin retime_s3_333_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_333_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.006        0.006

              Setup:-    0.059
        Uncertainty:-    0.125
      Required Time:=    1.821
       Launch Clock:=    0.006
          Data Path:+    1.739
              Slack:=    0.076

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.295    1.434  
  g44136/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.406   0.145    1.578  
  cts_opt_inst_FE_PHC1117_n_1730/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.156   0.166    1.745  
  retime_s3_333_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.050   0.000    1.745  
#--------------------------------------------------------------------------------------------------------------------
Path 19: MET (0.077 ns) Setup Check with Pin ro_reg[2][3][6]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][6]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.161 (P)
            Arrival:=    2.001        0.006

              Setup:-    0.074
        Uncertainty:-    0.125
      Required Time:=    1.802
       Launch Clock:=    0.006
          Data Path:+    1.719
              Slack:=    0.077

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.591    1.424  
  g42119/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.081    1.505  
  cts_opt_inst_FE_PHC2012_n_2382/Y   -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.316   0.220    1.725  
  ro_reg[2][3][6]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.074   0.000    1.725  
#--------------------------------------------------------------------------------------------------------------------
Path 20: MET (0.077 ns) Setup Check with Pin retime_s4_174_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s4_174_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.161 (P)
            Arrival:=    2.001        0.006

              Setup:-    0.060
        Uncertainty:-    0.125
      Required Time:=    1.816
       Launch Clock:=    0.006
          Data Path:+    1.733
              Slack:=    0.077

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.296    1.434  
  g44165/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.406   0.142    1.576  
  cts_opt_inst_FE_PHC1170_n_1701/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.152   0.162    1.739  
  retime_s4_174_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.045   0.000    1.739  
#--------------------------------------------------------------------------------------------------------------------
Path 21: MET (0.083 ns) Setup Check with Pin retime_s4_172_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s4_172_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.005        0.006

              Setup:-    0.059
        Uncertainty:-    0.125
      Required Time:=    1.821
       Launch Clock:=    0.006
          Data Path:+    1.732
              Slack:=    0.083

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.296    1.434  
  g44164/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.406   0.141    1.575  
  cts_opt_inst_FE_PHC1194_n_1702/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.150   0.163    1.738  
  retime_s4_172_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.047   0.000    1.738  
#--------------------------------------------------------------------------------------------------------------------
Path 22: MET (0.088 ns) Setup Check with Pin retime_s4_95_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s4_95_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.161 (P)
            Arrival:=    2.003        0.006

              Setup:-    0.057
        Uncertainty:-    0.125
      Required Time:=    1.821
       Launch Clock:=    0.006
          Data Path:+    1.728
              Slack:=    0.088

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.291    1.430  
  g44158/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.406   0.141    1.571  
  cts_opt_inst_FE_PHC1093_n_1708/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.151   0.163    1.734  
  retime_s4_95_reg/D                 -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.046   0.000    1.734  
#--------------------------------------------------------------------------------------------------------------------
Path 23: MET (0.091 ns) Setup Check with Pin ro_reg[2][3][1]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][1]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.067
        Uncertainty:-    0.125
      Required Time:=    1.812
       Launch Clock:=    0.006
          Data Path:+    1.715
              Slack:=    0.091

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.596    1.429  
  g42124/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.042    1.471  
  cts_opt_inst_FE_PHC1478_n_2377/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.262   0.249    1.721  
  ro_reg[2][3][1]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.048   0.000    1.721  
#--------------------------------------------------------------------------------------------------------------------
Path 24: MET (0.092 ns) Setup Check with Pin retime_s3_343_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_343_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.006        0.006

              Setup:-    0.058
        Uncertainty:-    0.125
      Required Time:=    1.823
       Launch Clock:=    0.006
          Data Path:+    1.725
              Slack:=    0.092

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.296    1.434  
  g44138/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.406   0.137    1.571  
  cts_opt_inst_FE_PHC1114_n_1728/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.143   0.159    1.730  
  retime_s3_343_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.043   0.000    1.730  
#--------------------------------------------------------------------------------------------------------------------
Path 25: MET (0.093 ns) Setup Check with Pin ro_reg[3][2][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.161 (P)
            Arrival:=    2.003        0.006

              Setup:-    0.067
        Uncertainty:-    0.125
      Required Time:=    1.811
       Launch Clock:=    0.006
          Data Path:+    1.712
              Slack:=    0.093

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.598    1.431  
  g42093/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.039    1.470  
  cts_opt_inst_FE_PHC1441_n_2408/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.259   0.248    1.718  
  ro_reg[3][2][0]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.047   0.000    1.718  
#--------------------------------------------------------------------------------------------------------------------
Path 26: MET (0.096 ns) Setup Check with Pin retime_s4_145_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s4_145_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.162 (P)    0.161 (P)
            Arrival:=    2.007        0.006

              Setup:-    0.058
        Uncertainty:-    0.125
      Required Time:=    1.824
       Launch Clock:=    0.006
          Data Path:+    1.722
              Slack:=    0.096

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.296    1.435  
  g44162/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.406   0.136    1.570  
  cts_opt_inst_FE_PHC1294_n_1704/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.141   0.157    1.728  
  retime_s4_145_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.042   0.000    1.728  
#--------------------------------------------------------------------------------------------------------------------
Path 27: MET (0.096 ns) Setup Check with Pin ro_reg[3][2][3]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][3]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.150 (P)    0.161 (P)
            Arrival:=    1.994        0.006

              Setup:-    0.061
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.006
          Data Path:+    1.707
              Slack:=    0.096

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.600    1.433  
  g42089/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.038    1.471  
  cts_opt_inst_FE_PHC1368_n_2412/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.257   0.242    1.713  
  ro_reg[3][2][3]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.038   0.000    1.713  
#--------------------------------------------------------------------------------------------------------------------
Path 28: MET (0.096 ns) Setup Check with Pin retime_s3_380_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_380_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.006        0.006

              Setup:-    0.057
        Uncertainty:-    0.125
      Required Time:=    1.824
       Launch Clock:=    0.006
          Data Path:+    1.722
              Slack:=    0.096

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.296    1.434  
  g44141/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.406   0.138    1.572  
  cts_opt_inst_FE_PHC1090_n_1725/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.144   0.156    1.728  
  retime_s3_380_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.038   0.000    1.728  
#--------------------------------------------------------------------------------------------------------------------
Path 29: MET (0.097 ns) Setup Check with Pin retime_s4_108_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s4_108_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.161 (P)
            Arrival:=    2.005        0.006

              Setup:-    0.055
        Uncertainty:-    0.125
      Required Time:=    1.825
       Launch Clock:=    0.006
          Data Path:+    1.722
              Slack:=    0.097

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.296    1.435  
  g44161/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.406   0.138    1.573  
  cts_opt_inst_FE_PHC1205_n_1705/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.145   0.155    1.728  
  retime_s4_108_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.037   0.000    1.728  
#--------------------------------------------------------------------------------------------------------------------
Path 30: MET (0.099 ns) Setup Check with Pin VALID_data_reg[4][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[4][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.071
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.006
          Data Path:+    1.703
              Slack:=    0.099

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35          67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.480   0.203    1.615  
  cts_opt_inst_FE_OFC120_n_240/Y     -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           5  0.249   0.076    1.691  
  g43897/Y                           -      A0->Y  F     OAI31_X1M_A9PP140ZTUL_C35         1  0.094   0.018    1.709  
  VALID_data_reg[4][0]/D             -      D      F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.087   0.000    1.709  
#-------------------------------------------------------------------------------------------------------------------
Path 31: MET (0.099 ns) Setup Check with Pin retime_s3_243_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_243_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.005        0.006

              Setup:-    0.067
        Uncertainty:-    0.125
      Required Time:=    1.813
       Launch Clock:=    0.006
          Data Path:+    1.708
              Slack:=    0.099

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y  R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y   F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y   F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y   F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y   F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.289    1.428  
  g44122/Y                           -      S0->Y  F     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.406   0.118    1.546  
  cts_opt_inst_FE_PHC1550_n_1744/Y   -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.109   0.168    1.714  
  retime_s3_243_reg/D                -      D      F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.078   0.000    1.714  
#-------------------------------------------------------------------------------------------------------------------
Path 32: MET (0.102 ns) Setup Check with Pin retime_s1_83_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s1_83_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.070
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.006
          Data Path:+    1.702
              Slack:=    0.102

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y    F     INV_X2M_A9PP140ZTUL_C35           67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y    F     OR2_X1B_A9PP140ZTUL_C35           23  0.480   0.206    1.617  
  g44078/Y                           -      B1N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.249   0.091    1.707  
  retime_s1_83_reg/D                 -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.058   0.000    1.707  
#---------------------------------------------------------------------------------------------------------------------
Path 33: MET (0.103 ns) Setup Check with Pin ro_reg[2][3][8]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][8]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.161 (P)
            Arrival:=    2.001        0.006

              Setup:-    0.071
        Uncertainty:-    0.125
      Required Time:=    1.805
       Launch Clock:=    0.006
          Data Path:+    1.695
              Slack:=    0.103

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.590    1.423  
  g42117/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.069    1.492  
  cts_opt_inst_FE_PHC1615_n_2384/Y   -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.298   0.209    1.701  
  ro_reg[2][3][8]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.063   0.000    1.701  
#--------------------------------------------------------------------------------------------------------------------
Path 34: MET (0.104 ns) Setup Check with Pin ro_reg[0][5][9]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][9]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.161 (P)
            Arrival:=    2.001        0.006

              Setup:-    0.071
        Uncertainty:-    0.125
      Required Time:=    1.805
       Launch Clock:=    0.006
          Data Path:+    1.695
              Slack:=    0.104

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.559    1.392  
  g42142/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.058   0.050    1.442  
  cts_opt_inst_FE_PHC1674_n_2359/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         2  0.271   0.260    1.701  
  ro_reg[0][5][9]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       2  0.064   0.000    1.701  
#--------------------------------------------------------------------------------------------------------------------
Path 35: MET (0.106 ns) Setup Check with Pin retime_s4_147_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s4_147_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.161 (P)
            Arrival:=    2.003        0.006

              Setup:-    0.056
        Uncertainty:-    0.125
      Required Time:=    1.823
       Launch Clock:=    0.006
          Data Path:+    1.711
              Slack:=    0.106

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y    F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.291    1.430  
  g44163/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.406   0.133    1.562  
  cts_opt_inst_FE_PHC1003_n_1703/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.135   0.155    1.717  
  retime_s4_147_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.040   0.000    1.717  
#--------------------------------------------------------------------------------------------------------------------
Path 36: MET (0.112 ns) Setup Check with Pin retime_s2_158_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s2_158_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.057
        Uncertainty:-    0.125
      Required Time:=    1.823
       Launch Clock:=    0.006
          Data Path:+    1.705
              Slack:=    0.112

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35          67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.480   0.203    1.615  
  cts_opt_inst_FE_OFC120_n_240/Y     -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           5  0.249   0.076    1.691  
  g44084/Y                           -      A0->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.094   0.020    1.711  
  retime_s2_158_reg/D                -      D      F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.033   0.000    1.711  
#-------------------------------------------------------------------------------------------------------------------
Path 37: MET (0.115 ns) Setup Check with Pin retime_s7_35_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s7_35_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.162 (P)    0.161 (P)
            Arrival:=    2.006        0.006

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.855
       Launch Clock:=    0.006
          Data Path:+    1.735
              Slack:=    0.115

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y  R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y   F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y   F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.113    0.727  
  place_opt_inst_FE_OFC34_n_203/Y    -      A->Y   F     BUFH_X1M_A9PP140ZTUL_C35         67  0.211   0.253    0.980  
  g45645/Y                           -      A->Y   F     OR2_X0P5B_A9PP140ZTUL_C35        48  0.423   0.456    1.436  
  g44439/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.729   0.186    1.623  
  cts_opt_inst_FE_PHC1767_n_1427/Y   -      A->Y   R     DLY4_X4M_A9PP140ZTUL_C35          1  0.082   0.118    1.740  
  retime_s7_35_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.000    1.740  
#-------------------------------------------------------------------------------------------------------------------
Path 38: MET (0.117 ns) Setup Check with Pin ro_reg[3][2][15]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][15]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.161 (P)
            Arrival:=    2.005        0.006

              Setup:-    0.065
        Uncertainty:-    0.125
      Required Time:=    1.815
       Launch Clock:=    0.006
          Data Path:+    1.693
              Slack:=    0.117

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.601    1.434  
  g42078/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.025    1.459  
  cts_opt_inst_FE_PHC1581_n_2423/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.242   0.239    1.699  
  ro_reg[3][2][15]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.040   0.000    1.699  
#--------------------------------------------------------------------------------------------------------------------
Path 39: MET (0.117 ns) Setup Check with Pin retime_s1_6_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s1_6_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.057
        Uncertainty:-    0.125
      Required Time:=    1.823
       Launch Clock:=    0.006
          Data Path:+    1.700
              Slack:=    0.117

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35          67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.480   0.203    1.615  
  cts_opt_inst_FE_OFC120_n_240/Y     -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           5  0.249   0.076    1.691  
  g44609/Y                           -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       1  0.094   0.015    1.705  
  retime_s1_6_reg/D                  -      D      F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.033   0.000    1.705  
#-------------------------------------------------------------------------------------------------------------------
Path 40: MET (0.118 ns) Setup Check with Pin ro_reg[0][5][4]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][4]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.161 (P)
            Arrival:=    2.003        0.006

              Setup:-    0.067
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.006
          Data Path:+    1.687
              Slack:=    0.118

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.562    1.395  
  g42137/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.059   0.047    1.441  
  cts_opt_inst_FE_PHC1593_n_2364/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.267   0.251    1.693  
  ro_reg[0][5][4]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.049   0.000    1.693  
#--------------------------------------------------------------------------------------------------------------------
Path 41: MET (0.118 ns) Setup Check with Pin retime_s4_177_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s4_177_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.006        0.006

              Setup:-    0.080
        Uncertainty:-    0.125
      Required Time:=    1.801
       Launch Clock:=    0.006
          Data Path:+    1.677
              Slack:=    0.118

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y    F     INV_X2M_A9PP140ZTUL_C35           67  0.272   0.162    1.100  
  cts_opt_inst_FE_OFC142_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           56  0.225   0.239    1.339  
  g44892/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.327   0.150    1.489  
  cts_opt_inst_FE_PHC1017_n_970/Y    -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         2  0.172   0.194    1.683  
  retime_s4_177_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       2  0.092   0.000    1.683  
#---------------------------------------------------------------------------------------------------------------------
Path 42: MET (0.120 ns) Setup Check with Pin VALID_data_reg[5][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[5][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.071
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.006
          Data Path:+    1.682
              Slack:=    0.120

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35           67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.480   0.205    1.616  
  g43898/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.249   0.072    1.688  
  VALID_data_reg[5][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.061   0.000    1.688  
#--------------------------------------------------------------------------------------------------------------------
Path 43: MET (0.121 ns) Setup Check with Pin VALID_data_reg[3][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[3][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.070
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.006
          Data Path:+    1.682
              Slack:=    0.121

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35           67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.480   0.205    1.617  
  g43896/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.249   0.072    1.688  
  VALID_data_reg[3][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.060   0.000    1.688  
#--------------------------------------------------------------------------------------------------------------------
Path 44: MET (0.121 ns) Setup Check with Pin VALID_data_reg[6][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[6][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.071
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.006
          Data Path:+    1.681
              Slack:=    0.121

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35           67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.480   0.204    1.615  
  g43901/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.249   0.072    1.687  
  VALID_data_reg[6][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.062   0.000    1.687  
#--------------------------------------------------------------------------------------------------------------------
Path 45: MET (0.121 ns) Setup Check with Pin VALID_data_reg[1][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[1][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.070
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.006
          Data Path:+    1.682
              Slack:=    0.121

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35           67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.480   0.205    1.617  
  g43907/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.249   0.071    1.688  
  VALID_data_reg[1][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.060   0.000    1.688  
#--------------------------------------------------------------------------------------------------------------------
Path 46: MET (0.122 ns) Setup Check with Pin ro_reg[3][2][5]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][5]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.150 (P)    0.161 (P)
            Arrival:=    1.994        0.006

              Setup:-    0.060
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.006
          Data Path:+    1.682
              Slack:=    0.122

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.600    1.433  
  g42088/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.021    1.454  
  cts_opt_inst_FE_PHC1349_n_2413/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.237   0.234    1.688  
  ro_reg[3][2][5]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.034   0.000    1.688  
#--------------------------------------------------------------------------------------------------------------------
Path 47: MET (0.123 ns) Setup Check with Pin VALID_data_reg[2][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[2][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.070
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.006
          Data Path:+    1.681
              Slack:=    0.123

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35           67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.480   0.205    1.617  
  g43899/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.249   0.070    1.687  
  VALID_data_reg[2][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.058   0.000    1.687  
#--------------------------------------------------------------------------------------------------------------------
Path 48: MET (0.123 ns) Setup Check with Pin ro_reg[0][5][7]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][7]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.161 (P)
            Arrival:=    2.001        0.006

              Setup:-    0.067
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.006
          Data Path:+    1.681
              Slack:=    0.123

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.555    1.388  
  g42140/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.058   0.049    1.437  
  cts_opt_inst_FE_PHC1644_n_2361/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.270   0.250    1.687  
  ro_reg[0][5][7]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.046   0.000    1.687  
#--------------------------------------------------------------------------------------------------------------------
Path 49: MET (0.124 ns) Setup Check with Pin VALID_data_reg[8][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[8][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.161 (P)
            Arrival:=    2.003        0.006

              Setup:-    0.071
        Uncertainty:-    0.125
      Required Time:=    1.807
       Launch Clock:=    0.006
          Data Path:+    1.677
              Slack:=    0.124

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35           67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.480   0.199    1.610  
  g43902/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.248   0.072    1.683  
  VALID_data_reg[8][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.062   0.000    1.683  
#--------------------------------------------------------------------------------------------------------------------
Path 50: MET (0.125 ns) Setup Check with Pin ro_reg[2][6][7]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][6][7]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.161 (P)
            Arrival:=    2.001        0.006

              Setup:-    0.070
        Uncertainty:-    0.125
      Required Time:=    1.806
       Launch Clock:=    0.006
          Data Path:+    1.675
              Slack:=    0.125

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.290   0.100    0.519  
  g46610/Y                           -      AN->Y  F     NOR2B_X1M_A9PP140ZTUL_C35         24  0.040   0.118    0.637  
  cts_opt_inst_FE_OFC147_n_5767/Y    -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           75  0.166   0.228    0.865  
  g45674/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.360   0.403    1.269  
  g42807/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.655   0.162    1.431  
  cts_opt_inst_FE_PHC1724_n_2235/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.245   0.250    1.681  
  ro_reg[2][6][7]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.058   0.000    1.681  
#--------------------------------------------------------------------------------------------------------------------
Path 51: MET (0.125 ns) Setup Check with Pin MR[2].MC[7].MUL_mul_15_35_retime_s8_1_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) MR[2].MC[7].MUL_mul_15_35_retime_s8_1_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.161 (P)
            Arrival:=    2.001        0.006

              Setup:-    0.066
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.006
          Data Path:+    1.679
              Slack:=    0.125

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                                     -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                                      -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y                      -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.106   0.244    0.481  
  g33669__7482/Y                                         -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.381   0.030    0.511  
  g39222__6417/Y                                         -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.044   0.060    0.571  
  g39176__5122/Y                                         -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.099   0.046    0.617  
  g39175__1705/Y                                         -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y                        -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.256   0.152    0.938  
  g46132/Y                                               -      A->Y   F     INV_X2M_A9PP140ZTUL_C35          67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y                       -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.225   0.320    1.420  
  MR[2].MC[7].MUL_mul_15_35_g2170/Y                      -      S0->Y  F     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.481   0.111    1.532  
  cts_opt_inst_FE_PHC1781_MR_2_MC_7_MUL_mul_15_35_n_3/Y  -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.089   0.154    1.685  
  MR[2].MC[7].MUL_mul_15_35_retime_s8_1_reg/D            -      D      F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.064   0.000    1.685  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 52: MET (0.125 ns) Setup Check with Pin ro_reg[1][4][8]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][4][8]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.071
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.006
          Data Path:+    1.677
              Slack:=    0.125

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.568    1.401  
  g42173/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.059   0.070    1.471  
  cts_opt_inst_FE_PHC1489_n_2328/Y   -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.299   0.212    1.683  
  ro_reg[1][4][8]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.066   0.000    1.683  
#--------------------------------------------------------------------------------------------------------------------
Path 53: MET (0.126 ns) Setup Check with Pin VALID_data_reg[7][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[7][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.161 (P)
            Arrival:=    2.003        0.006

              Setup:-    0.070
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.006
          Data Path:+    1.677
              Slack:=    0.126

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35           67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.480   0.201    1.612  
  g43900/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.248   0.070    1.683  
  VALID_data_reg[7][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.057   0.000    1.683  
#--------------------------------------------------------------------------------------------------------------------
Path 54: MET (0.126 ns) Setup Check with Pin ro_reg[1][4][4]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][4][4]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.161 (P)
            Arrival:=    2.002        0.006

              Setup:-    0.062
        Uncertainty:-    0.125
      Required Time:=    1.816
       Launch Clock:=    0.006
          Data Path:+    1.684
              Slack:=    0.126

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.575    1.408  
  g42169/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.059   0.083    1.490  
  cts_opt_inst_FE_PHC1267_n_2332/Y   -      A->Y   F     DLY4_X4M_A9PP140ZTUL_C35           1  0.317   0.199    1.689  
  ro_reg[1][4][4]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.029   0.000    1.689  
#--------------------------------------------------------------------------------------------------------------------
Path 55: MET (0.127 ns) Setup Check with Pin ro_reg[1][4][11]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][4][11]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.161 (P)
            Arrival:=    2.002        0.006

              Setup:-    0.067
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.006
          Data Path:+    1.677
              Slack:=    0.127

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.560    1.392  
  g42176/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.059   0.042    1.435  
  cts_opt_inst_FE_PHC1648_n_2325/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.261   0.248    1.683  
  ro_reg[1][4][11]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.046   0.000    1.683  
#--------------------------------------------------------------------------------------------------------------------
Path 56: MET (0.129 ns) Setup Check with Pin ro_reg[1][4][12]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][4][12]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.161 (P)
            Arrival:=    2.002        0.006

              Setup:-    0.066
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.006
          Data Path:+    1.676
              Slack:=    0.129

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.559    1.392  
  g42177/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.058   0.042    1.434  
  cts_opt_inst_FE_PHC1618_n_2324/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.262   0.248    1.682  
  ro_reg[1][4][12]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.045   0.000    1.682  
#--------------------------------------------------------------------------------------------------------------------
Path 57: MET (0.129 ns) Setup Check with Pin ro_reg[3][2][4]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][4]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.150 (P)    0.161 (P)
            Arrival:=    1.994        0.006

              Setup:-    0.060
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.006
          Data Path:+    1.675
              Slack:=    0.129

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.601    1.433  
  g42090/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.015    1.448  
  cts_opt_inst_FE_PHC1328_n_2411/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.230   0.233    1.681  
  ro_reg[3][2][4]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.035   0.000    1.681  
#--------------------------------------------------------------------------------------------------------------------
Path 58: MET (0.130 ns) Setup Check with Pin MR[2].MC[7].MUL_mul_15_35_retime_s8_19_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) MR[2].MC[7].MUL_mul_15_35_retime_s8_19_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.161 (P)
            Arrival:=    2.001        0.006

              Setup:-    0.065
        Uncertainty:-    0.125
      Required Time:=    1.811
       Launch Clock:=    0.006
          Data Path:+    1.676
              Slack:=    0.130

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                                     -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                                      -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y                      -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.106   0.244    0.481  
  g33669__7482/Y                                         -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.381   0.030    0.511  
  g39222__6417/Y                                         -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.044   0.060    0.571  
  g39176__5122/Y                                         -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.099   0.046    0.617  
  g39175__1705/Y                                         -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y                        -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.256   0.152    0.938  
  g46132/Y                                               -      A->Y   F     INV_X2M_A9PP140ZTUL_C35          67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y                       -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.225   0.322    1.423  
  MR[2].MC[7].MUL_mul_15_35_g2171/Y                      -      S0->Y  F     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.481   0.108    1.531  
  cts_opt_inst_FE_PHC1740_MR_2_MC_7_MUL_mul_15_35_n_2/Y  -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.084   0.150    1.681  
  MR[2].MC[7].MUL_mul_15_35_retime_s8_19_reg/D           -      D      F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.061   0.000    1.681  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 59: MET (0.130 ns) Setup Check with Pin MR[2].MC[7].MUL_mul_15_35_retime_s8_15_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) MR[2].MC[7].MUL_mul_15_35_retime_s8_15_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.161 (P)
            Arrival:=    2.001        0.006

              Setup:-    0.065
        Uncertainty:-    0.125
      Required Time:=    1.811
       Launch Clock:=    0.006
          Data Path:+    1.675
              Slack:=    0.130

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                                     -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                                      -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y                      -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.106   0.244    0.481  
  g33669__7482/Y                                         -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.381   0.030    0.511  
  g39222__6417/Y                                         -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.044   0.060    0.571  
  g39176__5122/Y                                         -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.099   0.046    0.617  
  g39175__1705/Y                                         -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y                        -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.256   0.152    0.938  
  g46132/Y                                               -      A->Y   F     INV_X2M_A9PP140ZTUL_C35          67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y                       -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.225   0.323    1.423  
  MR[2].MC[7].MUL_mul_15_35_g2169/Y                      -      S0->Y  F     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.481   0.107    1.531  
  cts_opt_inst_FE_PHC1761_MR_2_MC_7_MUL_mul_15_35_n_4/Y  -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.082   0.150    1.681  
  MR[2].MC[7].MUL_mul_15_35_retime_s8_15_reg/D           -      D      F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.061   0.000    1.681  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 60: MET (0.131 ns) Setup Check with Pin ro_reg[3][2][14]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][14]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.063
        Uncertainty:-    0.125
      Required Time:=    1.816
       Launch Clock:=    0.006
          Data Path:+    1.680
              Slack:=    0.131

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.601    1.434  
  g42079/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.019    1.453  
  cts_opt_inst_FE_PHC1543_n_2422/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.235   0.233    1.686  
  ro_reg[3][2][14]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.033   0.000    1.686  
#--------------------------------------------------------------------------------------------------------------------
Path 61: MET (0.131 ns) Setup Check with Pin ro_reg[0][5][6]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][6]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.161 (P)
            Arrival:=    2.003        0.006

              Setup:-    0.066
        Uncertainty:-    0.125
      Required Time:=    1.811
       Launch Clock:=    0.006
          Data Path:+    1.674
              Slack:=    0.131

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.559    1.392  
  g42139/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.059   0.041    1.433  
  cts_opt_inst_FE_PHC1609_n_2362/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.260   0.247    1.680  
  ro_reg[0][5][6]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.046   0.000    1.680  
#--------------------------------------------------------------------------------------------------------------------
Path 62: MET (0.131 ns) Setup Check with Pin retime_s8_16_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s8_16_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.162 (P)    0.161 (P)
            Arrival:=    2.006        0.006

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.855
       Launch Clock:=    0.006
          Data Path:+    1.718
              Slack:=    0.131

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y  R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y   F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y   F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.113    0.727  
  place_opt_inst_FE_OFC34_n_203/Y    -      A->Y   F     BUFH_X1M_A9PP140ZTUL_C35         67  0.211   0.253    0.980  
  g45645/Y                           -      A->Y   F     OR2_X0P5B_A9PP140ZTUL_C35        48  0.423   0.450    1.430  
  g44455/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.729   0.180    1.610  
  cts_opt_inst_FE_PHC1646_n_1411/Y   -      A->Y   R     DLY4_X4M_A9PP140ZTUL_C35          1  0.073   0.113    1.724  
  retime_s8_16_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.024   0.000    1.724  
#-------------------------------------------------------------------------------------------------------------------
Path 63: MET (0.132 ns) Setup Check with Pin VALID_data_reg[9][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[9][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.006        0.006

              Setup:-    0.070
        Uncertainty:-    0.125
      Required Time:=    1.811
       Launch Clock:=    0.006
          Data Path:+    1.673
              Slack:=    0.132

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35           67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.480   0.197    1.608  
  g43903/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.248   0.071    1.679  
  VALID_data_reg[9][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.058   0.000    1.679  
#--------------------------------------------------------------------------------------------------------------------
Path 64: MET (0.132 ns) Setup Check with Pin retime_s3_345_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_345_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.006        0.006

              Setup:-    0.077
        Uncertainty:-    0.125
      Required Time:=    1.803
       Launch Clock:=    0.006
          Data Path:+    1.666
              Slack:=    0.132

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y    F     INV_X2M_A9PP140ZTUL_C35           67  0.272   0.162    1.100  
  cts_opt_inst_FE_OFC142_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           56  0.225   0.240    1.340  
  g44735/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.327   0.145    1.485  
  cts_opt_inst_FE_PHC1059_n_1127/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         2  0.164   0.186    1.671  
  retime_s3_345_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       2  0.083   0.000    1.671  
#---------------------------------------------------------------------------------------------------------------------
Path 65: MET (0.132 ns) Setup Check with Pin VALID_data_reg[11][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[11][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.005        0.006

              Setup:-    0.070
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.006
          Data Path:+    1.672
              Slack:=    0.132

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35           67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.480   0.195    1.607  
  g43905/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.248   0.071    1.678  
  VALID_data_reg[11][0]/D            -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.060   0.000    1.678  
#--------------------------------------------------------------------------------------------------------------------
Path 66: MET (0.132 ns) Setup Check with Pin VALID_data_reg[10][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[10][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.005        0.006

              Setup:-    0.070
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.006
          Data Path:+    1.672
              Slack:=    0.132

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35           67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.480   0.195    1.607  
  g43904/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.248   0.071    1.678  
  VALID_data_reg[10][0]/D            -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.059   0.000    1.678  
#--------------------------------------------------------------------------------------------------------------------
Path 67: MET (0.132 ns) Setup Check with Pin ro_reg[3][2][12]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][12]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.062
        Uncertainty:-    0.125
      Required Time:=    1.817
       Launch Clock:=    0.006
          Data Path:+    1.678
              Slack:=    0.132

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.601    1.434  
  g42081/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.018    1.452  
  cts_opt_inst_FE_PHC1499_n_2420/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.234   0.232    1.684  
  ro_reg[3][2][12]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.032   0.000    1.684  
#--------------------------------------------------------------------------------------------------------------------
Path 68: MET (0.132 ns) Setup Check with Pin ro_reg[3][2][9]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][9]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.151 (P)    0.161 (P)
            Arrival:=    1.995        0.006

              Setup:-    0.059
        Uncertainty:-    0.125
      Required Time:=    1.811
       Launch Clock:=    0.006
          Data Path:+    1.673
              Slack:=    0.132

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.601    1.433  
  g42084/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.015    1.448  
  cts_opt_inst_FE_PHC1350_n_2417/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.230   0.231    1.679  
  ro_reg[3][2][9]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.032   0.000    1.679  
#--------------------------------------------------------------------------------------------------------------------
Path 69: MET (0.133 ns) Setup Check with Pin ro_reg[3][2][13]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][13]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.062
        Uncertainty:-    0.125
      Required Time:=    1.817
       Launch Clock:=    0.006
          Data Path:+    1.677
              Slack:=    0.133

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.601    1.434  
  g42080/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.017    1.451  
  cts_opt_inst_FE_PHC1497_n_2421/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.233   0.232    1.683  
  ro_reg[3][2][13]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.032   0.000    1.683  
#--------------------------------------------------------------------------------------------------------------------
Path 70: MET (0.133 ns) Setup Check with Pin retime_s3_265_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s3_265_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.005        0.006

              Setup:-    0.025
        Uncertainty:-    0.125
      Required Time:=    1.855
       Launch Clock:=    0.006
          Data Path:+    1.716
              Slack:=    0.133

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35          67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.480   0.196    1.607  
  g44074/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.248   0.096    1.704  
  cts_opt_inst_FE_PHC1841_n_1792/Y   -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          1  0.028   0.018    1.722  
  retime_s3_265_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    1.722  
#-------------------------------------------------------------------------------------------------------------------
Path 71: MET (0.134 ns) Setup Check with Pin ro_reg[2][6][9]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][6][9]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.161 (P)
            Arrival:=    2.000        0.006

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.806
       Launch Clock:=    0.006
          Data Path:+    1.666
              Slack:=    0.134

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.290   0.100    0.519  
  g46610/Y                           -      AN->Y  F     NOR2B_X1M_A9PP140ZTUL_C35         24  0.040   0.118    0.637  
  cts_opt_inst_FE_OFC147_n_5767/Y    -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           75  0.166   0.228    0.865  
  g45674/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.360   0.400    1.265  
  g42805/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.654   0.159    1.424  
  cts_opt_inst_FE_PHC1617_n_2237/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.236   0.247    1.672  
  ro_reg[2][6][9]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.056   0.000    1.672  
#--------------------------------------------------------------------------------------------------------------------
Path 72: MET (0.135 ns) Setup Check with Pin retime_s7_29_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s7_29_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.006        0.006

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.854
       Launch Clock:=    0.006
          Data Path:+    1.714
              Slack:=    0.135

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y  R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y   F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y   F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.113    0.727  
  place_opt_inst_FE_OFC34_n_203/Y    -      A->Y   F     BUFH_X1M_A9PP140ZTUL_C35         67  0.211   0.253    0.980  
  g45645/Y                           -      A->Y   F     OR2_X0P5B_A9PP140ZTUL_C35        48  0.423   0.456    1.436  
  g44433/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.729   0.174    1.610  
  cts_opt_inst_FE_PHC1706_n_1433/Y   -      A->Y   R     DLY4_X4M_A9PP140ZTUL_C35          1  0.065   0.109    1.720  
  retime_s7_29_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    1.720  
#-------------------------------------------------------------------------------------------------------------------
Path 73: MET (0.135 ns) Setup Check with Pin ro_reg[2][6][6]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][6][6]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.161 (P)
            Arrival:=    1.999        0.006

              Setup:-    0.068
        Uncertainty:-    0.125
      Required Time:=    1.806
       Launch Clock:=    0.006
          Data Path:+    1.665
              Slack:=    0.135

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.290   0.100    0.519  
  g46610/Y                           -      AN->Y  F     NOR2B_X1M_A9PP140ZTUL_C35         24  0.040   0.118    0.637  
  cts_opt_inst_FE_OFC147_n_5767/Y    -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           75  0.166   0.228    0.865  
  g45674/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.360   0.404    1.269  
  g42808/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.655   0.157    1.426  
  cts_opt_inst_FE_PHC1718_n_2234/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.231   0.245    1.671  
  ro_reg[2][6][6]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.053   0.000    1.671  
#--------------------------------------------------------------------------------------------------------------------
Path 74: MET (0.136 ns) Setup Check with Pin retime_s7_52_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s7_52_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.162 (P)    0.161 (P)
            Arrival:=    2.006        0.006

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.856
       Launch Clock:=    0.006
          Data Path:+    1.714
              Slack:=    0.136

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y  R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y   F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y   F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.113    0.727  
  place_opt_inst_FE_OFC34_n_203/Y    -      A->Y   F     BUFH_X1M_A9PP140ZTUL_C35         67  0.211   0.253    0.980  
  g45645/Y                           -      A->Y   F     OR2_X0P5B_A9PP140ZTUL_C35        48  0.423   0.454    1.434  
  g44440/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.729   0.176    1.609  
  cts_opt_inst_FE_PHC1721_n_1426/Y   -      A->Y   R     DLY4_X4M_A9PP140ZTUL_C35          1  0.068   0.110    1.720  
  retime_s7_52_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    1.720  
#-------------------------------------------------------------------------------------------------------------------
Path 75: MET (0.136 ns) Setup Check with Pin retime_s7_22_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s7_22_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.006        0.006

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.854
       Launch Clock:=    0.006
          Data Path:+    1.712
              Slack:=    0.136

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y  R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y   F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y   F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.113    0.727  
  place_opt_inst_FE_OFC34_n_203/Y    -      A->Y   F     BUFH_X1M_A9PP140ZTUL_C35         67  0.211   0.253    0.980  
  g45645/Y                           -      A->Y   F     OR2_X0P5B_A9PP140ZTUL_C35        48  0.423   0.456    1.436  
  g44426/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.729   0.172    1.609  
  cts_opt_inst_FE_PHC1661_n_1440/Y   -      A->Y   R     DLY4_X4M_A9PP140ZTUL_C35          1  0.063   0.109    1.718  
  retime_s7_22_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    1.718  
#-------------------------------------------------------------------------------------------------------------------
Path 76: MET (0.138 ns) Setup Check with Pin ro_reg[0][5][10]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][10]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.161 (P)
            Arrival:=    2.001        0.006

              Setup:-    0.066
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.006
          Data Path:+    1.667
              Slack:=    0.138

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.555    1.387  
  g42143/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.058   0.039    1.426  
  cts_opt_inst_FE_PHC1608_n_2358/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.257   0.246    1.673  
  ro_reg[0][5][10]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.045   0.000    1.673  
#--------------------------------------------------------------------------------------------------------------------
Path 77: MET (0.139 ns) Setup Check with Pin ro_reg[3][2][11]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][11]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.151 (P)    0.161 (P)
            Arrival:=    1.995        0.006

              Setup:-    0.059
        Uncertainty:-    0.125
      Required Time:=    1.811
       Launch Clock:=    0.006
          Data Path:+    1.667
              Slack:=    0.139

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.601    1.434  
  g42082/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.010    1.444  
  cts_opt_inst_FE_PHC1347_n_2419/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.225   0.229    1.673  
  ro_reg[3][2][11]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.031   0.000    1.673  
#--------------------------------------------------------------------------------------------------------------------
Path 78: MET (0.139 ns) Setup Check with Pin ro_reg[3][2][10]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][10]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.151 (P)    0.161 (P)
            Arrival:=    1.995        0.006

              Setup:-    0.059
        Uncertainty:-    0.125
      Required Time:=    1.811
       Launch Clock:=    0.006
          Data Path:+    1.666
              Slack:=    0.139

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.601    1.434  
  g42083/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.007    1.441  
  cts_opt_inst_FE_PHC1351_n_2418/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.222   0.230    1.671  
  ro_reg[3][2][10]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.034   0.000    1.671  
#--------------------------------------------------------------------------------------------------------------------
Path 79: MET (0.139 ns) Setup Check with Pin retime_s3_148_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_148_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.161 (P)
            Arrival:=    2.002        0.006

              Setup:-    0.058
        Uncertainty:-    0.125
      Required Time:=    1.819
       Launch Clock:=    0.006
          Data Path:+    1.674
              Slack:=    0.139

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y  R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y   F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y   F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y   F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.197    0.927  
  g45648/Y                           -      A->Y   F     OR2_X1M_A9PP140ZTUL_C35          38  0.291   0.212    1.139  
  cts_opt_inst_FE_OFC145_n_264/Y     -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          75  0.275   0.294    1.433  
  g44106/Y                           -      S0->Y  F     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.406   0.103    1.536  
  cts_opt_inst_FE_PHC975_n_1760/Y    -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.084   0.143    1.680  
  retime_s3_148_reg/D                -      D      F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.049   0.000    1.680  
#-------------------------------------------------------------------------------------------------------------------
Path 80: MET (0.142 ns) Setup Check with Pin retime_s5_133_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s5_133_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.005        0.006

              Setup:-    0.075
        Uncertainty:-    0.125
      Required Time:=    1.805
       Launch Clock:=    0.006
          Data Path:+    1.658
              Slack:=    0.142

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y    F     INV_X2M_A9PP140ZTUL_C35           67  0.272   0.162    1.100  
  cts_opt_inst_FE_OFC142_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           56  0.225   0.240    1.340  
  g45012/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.327   0.142    1.483  
  cts_opt_inst_FE_PHC961_n_850/Y     -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.159   0.181    1.664  
  retime_s5_133_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.075   0.000    1.664  
#---------------------------------------------------------------------------------------------------------------------
Path 81: MET (0.143 ns) Setup Check with Pin retime_s3_283_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s3_283_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.853
       Launch Clock:=    0.006
          Data Path:+    1.704
              Slack:=    0.143

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35          67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.480   0.205    1.616  
  g44076/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.249   0.094    1.710  
  retime_s3_283_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.026   0.000    1.710  
#-------------------------------------------------------------------------------------------------------------------
Path 82: MET (0.144 ns) Setup Check with Pin retime_s3_288_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s3_288_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.853
       Launch Clock:=    0.006
          Data Path:+    1.704
              Slack:=    0.144

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35          67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.480   0.205    1.616  
  g44077/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.249   0.094    1.710  
  retime_s3_288_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.025   0.000    1.710  
#-------------------------------------------------------------------------------------------------------------------
Path 83: MET (0.144 ns) Setup Check with Pin retime_s2_133_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s2_133_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.162 (P)    0.161 (P)
            Arrival:=    2.006        0.006

              Setup:-    0.074
        Uncertainty:-    0.125
      Required Time:=    1.807
       Launch Clock:=    0.006
          Data Path:+    1.657
              Slack:=    0.144

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y    F     INV_X2M_A9PP140ZTUL_C35           67  0.272   0.162    1.100  
  cts_opt_inst_FE_OFC142_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           56  0.225   0.242    1.342  
  g44639/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.327   0.141    1.482  
  cts_opt_inst_FE_PHC1144_n_1223/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         2  0.157   0.181    1.663  
  retime_s2_133_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       2  0.076   0.000    1.663  
#---------------------------------------------------------------------------------------------------------------------
Path 84: MET (0.145 ns) Setup Check with Pin retime_s2_38_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_38_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.854
       Launch Clock:=    0.006
          Data Path:+    1.703
              Slack:=    0.145

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35          67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.480   0.205    1.616  
  g44083/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.249   0.093    1.709  
  retime_s2_38_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.024   0.000    1.709  
#-------------------------------------------------------------------------------------------------------------------
Path 85: MET (0.145 ns) Setup Check with Pin retime_s1_34_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_34_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.161 (P)
            Arrival:=    2.003        0.006

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.852
       Launch Clock:=    0.006
          Data Path:+    1.701
              Slack:=    0.145

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35          67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.480   0.203    1.614  
  g44073/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.249   0.093    1.707  
  retime_s1_34_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.024   0.000    1.707  
#-------------------------------------------------------------------------------------------------------------------
Path 86: MET (0.145 ns) Setup Check with Pin retime_s2_26_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_26_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.854
       Launch Clock:=    0.006
          Data Path:+    1.703
              Slack:=    0.145

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35          67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.480   0.204    1.616  
  g44082/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.249   0.093    1.709  
  retime_s2_26_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.025   0.000    1.709  
#-------------------------------------------------------------------------------------------------------------------
Path 87: MET (0.145 ns) Setup Check with Pin ro_reg[2][6][1]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][6][1]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.161 (P)
            Arrival:=    2.000        0.006

              Setup:-    0.066
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.006
          Data Path:+    1.658
              Slack:=    0.145

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.290   0.100    0.519  
  g46610/Y                           -      AN->Y  F     NOR2B_X1M_A9PP140ZTUL_C35         24  0.040   0.118    0.637  
  cts_opt_inst_FE_OFC147_n_5767/Y    -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           75  0.166   0.228    0.865  
  g45674/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.360   0.406    1.271  
  g42813/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.655   0.154    1.425  
  cts_opt_inst_FE_PHC1501_n_2229/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.224   0.239    1.664  
  ro_reg[2][6][1]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.046   0.000    1.664  
#--------------------------------------------------------------------------------------------------------------------
Path 88: MET (0.145 ns) Setup Check with Pin retime_s3_277_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s3_277_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.161 (P)
            Arrival:=    2.002        0.006

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.852
       Launch Clock:=    0.006
          Data Path:+    1.701
              Slack:=    0.145

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35          67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.480   0.200    1.612  
  g44075/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.248   0.095    1.707  
  retime_s3_277_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.000    1.707  
#-------------------------------------------------------------------------------------------------------------------
Path 89: MET (0.145 ns) Setup Check with Pin retime_s8_18_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s8_18_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.162 (P)    0.161 (P)
            Arrival:=    2.006        0.006

              Setup:-    0.027
        Uncertainty:-    0.125
      Required Time:=    1.855
       Launch Clock:=    0.006
          Data Path:+    1.704
              Slack:=    0.145

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y  R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y   F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y   F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.113    0.727  
  place_opt_inst_FE_OFC34_n_203/Y    -      A->Y   F     BUFH_X1M_A9PP140ZTUL_C35         67  0.211   0.253    0.980  
  g45645/Y                           -      A->Y   F     OR2_X0P5B_A9PP140ZTUL_C35        48  0.423   0.450    1.430  
  g44457/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.729   0.172    1.602  
  cts_opt_inst_FE_PHC1097_n_1409/Y   -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.063   0.108    1.710  
  retime_s8_18_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.032   0.000    1.710  
#-------------------------------------------------------------------------------------------------------------------
Path 90: MET (0.146 ns) Setup Check with Pin retime_s9_47_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s9_47_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.161 (P)
            Arrival:=    2.003        0.006

              Setup:-    0.025
        Uncertainty:-    0.125
      Required Time:=    1.853
       Launch Clock:=    0.006
          Data Path:+    1.701
              Slack:=    0.146

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y  R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y   F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y   F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.113    0.727  
  place_opt_inst_FE_OFC34_n_203/Y    -      A->Y   F     BUFH_X1M_A9PP140ZTUL_C35         67  0.211   0.253    0.980  
  g45645/Y                           -      A->Y   F     OR2_X0P5B_A9PP140ZTUL_C35        48  0.423   0.431    1.411  
  g44473/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.728   0.181    1.593  
  cts_opt_inst_FE_PHC1679_n_1393/Y   -      A->Y   R     DLY4_X4M_A9PP140ZTUL_C35          1  0.075   0.115    1.707  
  retime_s9_47_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.025   0.000    1.707  
#-------------------------------------------------------------------------------------------------------------------
Path 91: MET (0.146 ns) Setup Check with Pin ro_reg[1][4][14]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][4][14]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.161 (P)
            Arrival:=    2.001        0.006

              Setup:-    0.066
        Uncertainty:-    0.125
      Required Time:=    1.811
       Launch Clock:=    0.006
          Data Path:+    1.659
              Slack:=    0.146

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.555    1.388  
  g42181/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.058   0.033    1.421  
  cts_opt_inst_FE_PHC1656_n_2320/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.251   0.244    1.665  
  ro_reg[1][4][14]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.043   0.000    1.665  
#--------------------------------------------------------------------------------------------------------------------
Path 92: MET (0.146 ns) Setup Check with Pin retime_s2_20_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_20_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.161 (P)
            Arrival:=    2.003        0.006

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.852
       Launch Clock:=    0.006
          Data Path:+    1.700
              Slack:=    0.146

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y   F     INV_X2M_A9PP140ZTUL_C35          67  0.272   0.163    1.100  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.225   0.311    1.411  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.480   0.202    1.613  
  g44081/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.249   0.093    1.706  
  retime_s2_20_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.025   0.000    1.706  
#-------------------------------------------------------------------------------------------------------------------
Path 93: MET (0.146 ns) Setup Check with Pin ro_reg[0][5][1]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][1]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.161 (P)
            Arrival:=    2.003        0.006

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.006
          Data Path:+    1.657
              Slack:=    0.146

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.564    1.397  
  g42135/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.059   0.063    1.460  
  cts_opt_inst_FE_PHC1613_n_2366/Y   -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.289   0.203    1.663  
  ro_reg[0][5][1]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.054   0.000    1.663  
#--------------------------------------------------------------------------------------------------------------------
Path 94: MET (0.146 ns) Setup Check with Pin retime_s3_361_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_361_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.161 (P)
            Arrival:=    2.004        0.006

              Setup:-    0.063
        Uncertainty:-    0.125
      Required Time:=    1.816
       Launch Clock:=    0.006
          Data Path:+    1.664
              Slack:=    0.146

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y    F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y   R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y    F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y    F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.115    0.729  
  place_opt_inst_FE_OFC36_n_203/Y    -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35         39  0.213   0.200    0.929  
  g45644/Y                           -      A->Y    F     OR2_X0P5B_A9PP140ZTUL_C35        51  0.291   0.379    1.308  
  g44516/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.627   0.180    1.488  
  cts_opt_inst_FE_PHC1190_n_1350/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.200   0.182    1.670  
  retime_s3_361_reg/D                -      D       F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.056   0.000    1.670  
#--------------------------------------------------------------------------------------------------------------------
Path 95: MET (0.147 ns) Setup Check with Pin ro_reg[0][5][8]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][8]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.161 (P)
            Arrival:=    2.002        0.006

              Setup:-    0.064
        Uncertainty:-    0.125
      Required Time:=    1.812
       Launch Clock:=    0.006
          Data Path:+    1.660
              Slack:=    0.147

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.557    1.390  
  g42141/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.058   0.035    1.425  
  cts_opt_inst_FE_PHC1516_n_2360/Y   -      A->Y   F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.253   0.241    1.666  
  ro_reg[0][5][8]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.038   0.000    1.666  
#--------------------------------------------------------------------------------------------------------------------
Path 96: MET (0.147 ns) Setup Check with Pin retime_s1_29_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s1_29_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.006        0.006

              Setup:-    0.074
        Uncertainty:-    0.125
      Required Time:=    1.806
       Launch Clock:=    0.006
          Data Path:+    1.654
              Slack:=    0.147

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y    F     INV_X2M_A9PP140ZTUL_C35           67  0.272   0.162    1.100  
  cts_opt_inst_FE_OFC142_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           56  0.225   0.239    1.339  
  g44680/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.327   0.141    1.480  
  cts_opt_inst_FE_PHC1005_n_1182/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.156   0.179    1.660  
  retime_s1_29_reg/D                 -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.073   0.000    1.660  
#---------------------------------------------------------------------------------------------------------------------
Path 97: MET (0.147 ns) Setup Check with Pin ro_reg[2][3][9]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][9]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.161 (P)
            Arrival:=    2.001        0.006

              Setup:-    0.078
        Uncertainty:-    0.125
      Required Time:=    1.798
       Launch Clock:=    0.006
          Data Path:+    1.645
              Slack:=    0.147

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                           Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                          20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35        21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35             5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35            2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35          57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35          64  0.596   0.588    1.421  
  g42116/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35           1  1.060   0.102    1.523  
  cts_opt_inst_FE_PHC2193_n_2385/Y   -      A->Y   F     DLYCLK8S6_X1B_A9PP140ZTUL_C35       1  0.347   0.128    1.651  
  ro_reg[2][3][9]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35        1  0.085   0.000    1.651  
#---------------------------------------------------------------------------------------------------------------------
Path 98: MET (0.148 ns) Setup Check with Pin ro_reg[0][5][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.161 (P)
            Arrival:=    2.002        0.006

              Setup:-    0.068
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.006
          Data Path:+    1.655
              Slack:=    0.148

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC103_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           56  0.106   0.249    0.485  
  g33660__1617/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.380   0.020    0.505  
  g46526/Y                           -      AN->Y  R     NOR2B_X1M_A9PP140ZTUL_C35         57  0.031   0.328    0.833  
  g45108/Y                           -      B->Y   R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.596   0.565    1.398  
  g42133/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.059   0.061    1.459  
  cts_opt_inst_FE_PHC1573_n_2368/Y   -      A->Y   F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.287   0.202    1.661  
  ro_reg[0][5][0]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.053   0.000    1.661  
#--------------------------------------------------------------------------------------------------------------------
Path 99: MET (0.149 ns) Setup Check with Pin retime_s3_322_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_322_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=    2.005        0.006

              Setup:-    0.074
        Uncertainty:-    0.125
      Required Time:=    1.807
       Launch Clock:=    0.006
          Data Path:+    1.652
              Slack:=    0.149

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.156    0.162  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.219   0.075    0.237  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.106   0.244    0.481  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.381   0.030    0.511  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.044   0.060    0.571  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.099   0.046    0.617  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.169    0.786  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.256   0.152    0.938  
  g46132/Y                           -      A->Y    F     INV_X2M_A9PP140ZTUL_C35           67  0.272   0.162    1.100  
  cts_opt_inst_FE_OFC142_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           56  0.225   0.241    1.341  
  g44720/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.327   0.139    1.480  
  cts_opt_inst_FE_PHC1195_n_1142/Y   -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.153   0.178    1.658  
  retime_s3_322_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.071   0.000    1.658  
#---------------------------------------------------------------------------------------------------------------------
Path 100: MET (0.149 ns) Setup Check with Pin retime_s8_17_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s8_17_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.162 (P)    0.161 (P)
            Arrival:=    2.006        0.006

              Setup:-    0.027
        Uncertainty:-    0.125
      Required Time:=    1.855
       Launch Clock:=    0.006
          Data Path:+    1.700
              Slack:=    0.149

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y  R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y   F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y   F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.113    0.727  
  place_opt_inst_FE_OFC34_n_203/Y    -      A->Y   F     BUFH_X1M_A9PP140ZTUL_C35         67  0.211   0.253    0.980  
  g45645/Y                           -      A->Y   F     OR2_X0P5B_A9PP140ZTUL_C35        48  0.423   0.450    1.430  
  g44456/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.729   0.169    1.599  
  cts_opt_inst_FE_PHC1064_n_1410/Y   -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.059   0.107    1.706  
  retime_s8_17_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.033   0.000    1.706  
#-------------------------------------------------------------------------------------------------------------------

