
---------- Begin Simulation Statistics ----------
final_tick                               101115537592001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2547716                       # Simulator instruction rate (inst/s)
host_mem_usage                                1731084                       # Number of bytes of host memory used
host_op_rate                                  2626966                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2550.08                       # Real time elapsed on the host
host_tick_rate                              100128120                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6496870772                       # Number of instructions simulated
sim_ops                                    6698964917                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.255334                       # Number of seconds simulated
sim_ticks                                255334374501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       131072                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           32                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           32                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total            2                      
system.ruby.DMA_Controller.I.allocI_store |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         2048                      
system.ruby.DMA_Controller.I.deallocnet0from_in |        1025    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocnet0from_in::total         1025                      
system.ruby.DMA_Controller.I.deallocnet2from_in |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocnet2from_in::total            1                      
system.ruby.DMA_Controller.M.allocTBE    |        1026    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         1026                      
system.ruby.DMA_Controller.M.externalstoreMnet1from_in |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMnet1from_in::total         2048                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       15287    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        15287                      
system.ruby.DMA_Controller.S.SloadSEvent |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total            3                      
system.ruby.DMA_Controller.S.allocTBE    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total            2                      
system.ruby.DMA_Controller.S.deallocTBE  |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total            1                      
system.ruby.DMA_Controller.S.externalloadSnet0from_in |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSnet0from_in::total            1                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total            1                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total            2                      
system.ruby.DMA_Controller.SloadSEvent   |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total            3                      
system.ruby.DMA_Controller.Stallmandatory_in |       15289    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        15289                      
system.ruby.DMA_Controller.allocI_load   |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total            2                      
system.ruby.DMA_Controller.allocI_store  |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         2048                      
system.ruby.DMA_Controller.allocTBE      |        1028    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         1028                      
system.ruby.DMA_Controller.deallocTBE    |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total            1                      
system.ruby.DMA_Controller.deallocnet0from_in |        1025    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocnet0from_in::total         1025                      
system.ruby.DMA_Controller.deallocnet2from_in |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocnet2from_in::total            1                      
system.ruby.DMA_Controller.externalloadSnet0from_in |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSnet0from_in::total            1                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total            1                      
system.ruby.DMA_Controller.externalstoreMnet1from_in |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMnet1from_in::total         2048                      
system.ruby.Directory_Controller.I.allocTBE |     1622423     24.98%     24.98% |     1627708     25.06%     50.04% |     1622903     24.99%     75.03% |     1621803     24.97%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total      6494837                      
system.ruby.Directory_Controller.I.deallocTBE |     1621583     24.98%     24.98% |     1626891     25.06%     50.04% |     1622071     24.99%     75.03% |     1620963     24.97%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      6491508                      
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in |           7     87.50%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in::total            8                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |         152     27.00%     27.00% |         186     33.04%     60.04% |          85     15.10%     75.13% |         140     24.87%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total          563                      
system.ruby.Directory_Controller.M.allocTBE |      632456     24.91%     24.91% |      636662     25.07%     49.98% |      637054     25.09%     75.07% |      633047     24.93%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      2539219                      
system.ruby.Directory_Controller.M.deallocTBE |      632852     24.91%     24.91% |      637054     25.07%     49.98% |      637447     25.09%     75.07% |      633445     24.93%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      2540798                      
system.ruby.Directory_Controller.M_GetS.Progress |        1147     29.20%     29.20% |         912     23.22%     52.42% |         790     20.11%     72.53% |        1079     27.47%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total         3928                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |          23     33.82%     33.82% |          45     66.18%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total           68                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |          15      5.75%      5.75% |          18      6.90%     12.64% |          58     22.22%     34.87% |         170     65.13%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total          261                      
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in |           4     44.44%     44.44% |           0      0.00%     44.44% |           2     22.22%     66.67% |           3     33.33%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in::total            9                      
system.ruby.Directory_Controller.Progress |        1147     29.20%     29.20% |         912     23.22%     52.42% |         790     20.11%     72.53% |        1079     27.47%    100.00%
system.ruby.Directory_Controller.Progress::total         3928                      
system.ruby.Directory_Controller.S.allocTBE |     1917078     25.26%     25.26% |     1885297     24.84%     50.10% |     1896292     24.98%     75.08% |     1891282     24.92%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      7589949                      
system.ruby.Directory_Controller.S.deallocTBE |     1917522     25.26%     25.26% |     1885722     24.84%     50.10% |     1896731     24.98%     75.08% |     1891723     24.92%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      7591698                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |         965     29.90%     29.90% |         799     24.76%     54.66% |         722     22.37%     77.04% |         741     22.96%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total         3227                      
system.ruby.Directory_Controller.Stallreqto_in |        1143     27.64%     27.64% |        1003     24.25%     51.89% |         891     21.54%     73.43% |        1099     26.57%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total         4136                      
system.ruby.Directory_Controller.allocTBE |     4171957     25.10%     25.10% |     4149667     24.96%     50.06% |     4156249     25.00%     75.06% |     4146132     24.94%    100.00%
system.ruby.Directory_Controller.allocTBE::total     16624005                      
system.ruby.Directory_Controller.deallocTBE |     4171957     25.10%     25.10% |     4149667     24.96%     50.06% |     4156249     25.00%     75.06% |     4146131     24.94%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     16624004                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    386152552                      
system.ruby.IFETCH.hit_latency_hist_seqr |   386152552    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    386152552                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples    386682380                      
system.ruby.IFETCH.latency_hist_seqr     |   386682380    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    386682380                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples       529828                      
system.ruby.IFETCH.miss_latency_hist_seqr |      529828    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total       529828                      
system.ruby.L1Cache_Controller.I.allocI_load |     1472630     25.16%     25.16% |     1451394     24.80%     49.96% |     1478578     25.26%     75.22% |     1450360     24.78%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      5852962                      
system.ruby.L1Cache_Controller.I.allocI_store |      603882     25.13%     25.13% |      605778     25.21%     50.35% |      596951     24.85%     75.19% |      596073     24.81%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      2402684                      
system.ruby.L1Cache_Controller.I.deallocnet0from_in |      637401     25.15%     25.15% |      638230     25.18%     50.34% |      629319     24.83%     75.17% |      629307     24.83%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet0from_in::total      2534257                      
system.ruby.L1Cache_Controller.I.deallocnet1from_in |           2     40.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           2     40.00%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet1from_in::total            5                      
system.ruby.L1Cache_Controller.I.deallocnet2from_in |     1438091     25.15%     25.15% |     1417934     24.80%     49.95% |     1445212     25.28%     75.23% |     1416125     24.77%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet2from_in::total      5717362                      
system.ruby.L1Cache_Controller.I_evict.Progress |           2     40.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           2     40.00%    100.00%
system.ruby.L1Cache_Controller.I_evict.Progress::total            5                      
system.ruby.L1Cache_Controller.I_evict.Stallmandatory_in |           6     50.00%     50.00% |           0      0.00%     50.00% |           3     25.00%     75.00% |           3     25.00%    100.00%
system.ruby.L1Cache_Controller.I_evict.Stallmandatory_in::total           12                      
system.ruby.L1Cache_Controller.I_store.Progress |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total            2                      
system.ruby.L1Cache_Controller.I_store.Stallnet0from_in |          15     55.56%     55.56% |           6     22.22%     77.78% |           4     14.81%     92.59% |           2      7.41%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallnet0from_in::total           27                      
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress |         766     59.43%     59.43% |         177     13.73%     73.16% |         191     14.82%     87.98% |         155     12.02%    100.00%
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress::total         1289                      
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Stallnet0from_in |           1     20.00%     20.00% |           2     40.00%     60.00% |           0      0.00%     60.00% |           2     40.00%    100.00%
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Stallnet0from_in::total            5                      
system.ruby.L1Cache_Controller.M.MloadMEvent |     5340952     25.24%     25.24% |     5274813     24.93%     50.17% |     5267042     24.89%     75.07% |     5274705     24.93%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total     21157512                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |     6642512     25.27%     25.27% |     6536890     24.87%     50.15% |     6541349     24.89%     75.04% |     6560311     24.96%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     26281062                      
system.ruby.L1Cache_Controller.M.allocTBE |      639450     25.19%     25.19% |      638876     25.17%     50.36% |      629932     24.82%     75.18% |      629930     24.82%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      2538188                      
system.ruby.L1Cache_Controller.M.externalstoreMnet1from_in |      633464     25.17%     25.17% |      633791     25.18%     50.35% |      624710     24.82%     75.18% |      624751     24.82%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMnet1from_in::total      2516716                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |        6145     27.90%     27.90% |        5235     23.76%     51.66% |        5346     24.27%     75.93% |        5303     24.07%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total        22029                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |         986     30.57%     30.57% |         727     22.54%     53.12% |         713     22.11%     75.22% |         799     24.78%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total         3225                      
system.ruby.L1Cache_Controller.MloadMEvent |     5340952     25.24%     25.24% |     5274813     24.93%     50.17% |     5267042     24.89%     75.07% |     5274705     24.93%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total     21157512                      
system.ruby.L1Cache_Controller.MstoreMEvent |     6642512     25.27%     25.27% |     6536890     24.87%     50.15% |     6541349     24.89%     75.04% |     6560311     24.96%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     26281062                      
system.ruby.L1Cache_Controller.Progress  |       37297     26.72%     26.72% |       33911     24.30%     51.02% |       33746     24.18%     75.20% |       34620     24.80%    100.00%
system.ruby.L1Cache_Controller.Progress::total       139574                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   112685641     25.04%     25.04% |   112319119     24.96%     50.00% |   112429040     24.98%     74.98% |   112619268     25.02%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total    450053068                      
system.ruby.L1Cache_Controller.S.allocTBE |     1473818     25.18%     25.18% |     1451181     24.79%     49.97% |     1478317     25.26%     75.23% |     1450107     24.77%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      5853423                      
system.ruby.L1Cache_Controller.S.deallocTBE |        2047     52.14%     52.14% |         645     16.43%     68.57% |         612     15.59%     84.16% |         622     15.84%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total         3926                      
system.ruby.L1Cache_Controller.S.externalloadSnet0from_in |     1471949     25.17%     25.17% |     1449384     24.78%     49.95% |     1477908     25.27%     75.21% |     1449792     24.79%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSnet0from_in::total      5849033                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |         681     17.34%     17.34% |        2009     51.16%     68.50% |         669     17.04%     85.54% |         568     14.46%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total         3927                      
system.ruby.L1Cache_Controller.S_evict.Progress |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total            1                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         705     29.81%     29.81% |         519     21.95%     51.75% |         560     23.68%     75.43% |         581     24.57%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         2365                      
system.ruby.L1Cache_Controller.S_store.Progress |       35727     26.26%     26.26% |       33248     24.44%     50.69% |       33105     24.33%     75.03% |       33981     24.97%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       136061                      
system.ruby.L1Cache_Controller.S_store.Stallnet0from_in |           2     20.00%     20.00% |           4     40.00%     60.00% |           4     40.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallnet0from_in::total           10                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |         802     36.19%     36.19% |         483     21.80%     57.99% |         449     20.26%     78.25% |         482     21.75%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total         2216                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallnet0from_in |          18     43.90%     43.90% |          10     24.39%     68.29% |           9     21.95%     90.24% |           4      9.76%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallnet0from_in::total           41                      
system.ruby.L1Cache_Controller.SloadSEvent |   112685641     25.04%     25.04% |   112319119     24.96%     50.00% |   112429040     24.98%     74.98% |   112619268     25.02%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total    450053068                      
system.ruby.L1Cache_Controller.Stallmandatory_in |        1697     30.29%     30.29% |        1246     22.24%     52.53% |        1276     22.78%     75.31% |        1383     24.69%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total         5602                      
system.ruby.L1Cache_Controller.Stallnet0from_in |          36     43.37%     43.37% |          22     26.51%     69.88% |          17     20.48%     90.36% |           8      9.64%    100.00%
system.ruby.L1Cache_Controller.Stallnet0from_in::total           83                      
system.ruby.L1Cache_Controller.allocI_load |     1472630     25.16%     25.16% |     1451394     24.80%     49.96% |     1478578     25.26%     75.22% |     1450360     24.78%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      5852962                      
system.ruby.L1Cache_Controller.allocI_store |      603882     25.13%     25.13% |      605778     25.21%     50.35% |      596951     24.85%     75.19% |      596073     24.81%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      2402684                      
system.ruby.L1Cache_Controller.allocTBE  |     2113268     25.18%     25.18% |     2090057     24.91%     50.09% |     2108249     25.12%     75.21% |     2080037     24.79%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      8391611                      
system.ruby.L1Cache_Controller.deallocTBE |        2047     52.14%     52.14% |         645     16.43%     68.57% |         612     15.59%     84.16% |         622     15.84%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total         3926                      
system.ruby.L1Cache_Controller.deallocnet0from_in |      637401     25.15%     25.15% |      638230     25.18%     50.34% |      629319     24.83%     75.17% |      629307     24.83%    100.00%
system.ruby.L1Cache_Controller.deallocnet0from_in::total      2534257                      
system.ruby.L1Cache_Controller.deallocnet1from_in |           2     40.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           2     40.00%    100.00%
system.ruby.L1Cache_Controller.deallocnet1from_in::total            5                      
system.ruby.L1Cache_Controller.deallocnet2from_in |     1438091     25.15%     25.15% |     1417934     24.80%     49.95% |     1445212     25.28%     75.23% |     1416125     24.77%    100.00%
system.ruby.L1Cache_Controller.deallocnet2from_in::total      5717362                      
system.ruby.L1Cache_Controller.externalloadSnet0from_in |     1471949     25.17%     25.17% |     1449384     24.78%     49.95% |     1477908     25.27%     75.21% |     1449792     24.79%    100.00%
system.ruby.L1Cache_Controller.externalloadSnet0from_in::total      5849033                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |         681     17.34%     17.34% |        2009     51.16%     68.50% |         669     17.04%     85.54% |         568     14.46%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total         3927                      
system.ruby.L1Cache_Controller.externalstoreMnet1from_in |      633464     25.17%     25.17% |      633791     25.18%     50.35% |      624710     24.82%     75.18% |      624751     24.82%    100.00%
system.ruby.L1Cache_Controller.externalstoreMnet1from_in::total      2516716                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |        6145     27.90%     27.90% |        5235     23.76%     51.66% |        5346     24.27%     75.93% |        5303     24.07%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total        22029                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     85058028                      
system.ruby.LD.hit_latency_hist_seqr     |    85058028    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     85058028                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples     90381160                      
system.ruby.LD.latency_hist_seqr         |    90381160    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      90381160                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      5323132                      
system.ruby.LD.miss_latency_hist_seqr    |     5323132    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      5323132                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples      2659652                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |     2659652    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total      2659652                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples      5024292                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |     5024292    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total      5024292                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples      2364640                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |     2364640    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total      2364640                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples      5024292                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |     5024292    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total      5024292                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples      5024292                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |     5024292    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total      5024292                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       125014                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      125014    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       125014                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples       139695                      
system.ruby.RMW_Read.latency_hist_seqr   |      139695    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       139695                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        14681                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       14681    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        14681                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     18472104                      
system.ruby.ST.hit_latency_hist_seqr     |    18472104    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     18472104                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     18631528                      
system.ruby.ST.latency_hist_seqr         |    18631528    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      18631528                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples       159424                      
system.ruby.ST.miss_latency_hist_seqr    |      159424    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       159424                      
system.ruby.dir_cntrl0.net0From.avg_buf_msgs     0.024729                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net0From.avg_stall_time  3000.052439                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.net1From.avg_buf_msgs     0.007397                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net1From.avg_stall_time  3001.035536                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.net2From.avg_buf_msgs     0.016919                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net2From.avg_stall_time  2999.959005                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.008192                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5411.985398                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.005342                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999991                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 13977.238598                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.005362                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999826                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net0From.avg_buf_msgs     0.024610                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net0From.avg_stall_time  3000.052072                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net1From.avg_buf_msgs     0.007449                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net1From.avg_stall_time  3000.884362                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net2From.avg_buf_msgs     0.016725                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net2From.avg_stall_time  2999.842613                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.008146                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5436.021964                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.005330                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999779                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 14595.275459                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.005350                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999614                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net0From.avg_buf_msgs     0.024639                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net0From.avg_stall_time  3000.048840                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net1From.avg_buf_msgs     0.007497                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net1From.avg_stall_time  3002.526582                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net2From.avg_buf_msgs     0.016766                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net2From.avg_stall_time  2999.800562                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.008156                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5413.066070                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.005337                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999148                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 14565.783256                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.005357                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.998984                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net0From.avg_buf_msgs     0.024580                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net0From.avg_stall_time  3000.047661                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net1From.avg_buf_msgs     0.007453                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net1From.avg_stall_time  3002.386305                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net2From.avg_buf_msgs     0.016760                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net2From.avg_stall_time  2999.916712                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.008141                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5422.054290                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.005318                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999989                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 15224.437019                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.005338                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999824                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles         2752                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000370                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 87865.238989                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net0From.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net0From.avg_stall_time  2938.466458                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net1From.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net1From.avg_stall_time 55019.075841                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net2From.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net2From.avg_stall_time  2937.851815                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000592                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time  7746.012135                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time  8012.698316                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   533.575088                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    497491642                      
system.ruby.hit_latency_hist_seqr        |   497491642    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    497491642                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.367538                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  6025.411137                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net0From.avg_buf_msgs     0.666051                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net0From.avg_stall_time 14762.895283                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net1From.avg_buf_msgs     0.001243                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net1From.avg_stall_time 16510.933150                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net2From.avg_buf_msgs     0.002816                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net2From.avg_stall_time  6494.629758                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.008190                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000014                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 14417.157158                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   554.137317                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.365705                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  5979.843012                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net0From.avg_buf_msgs     0.389023                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net0From.avg_stall_time 14700.039925                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net1From.avg_buf_msgs     0.001242                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net1From.avg_stall_time 16519.466856                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net2From.avg_buf_msgs     0.002777                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net2From.avg_stall_time  6512.813936                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.008109                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.971399                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000014                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 14358.044923                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000014                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   520.143173                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.366310                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  6003.096025                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net0From.avg_buf_msgs     0.004128                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net0From.avg_stall_time 14752.367495                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net1From.avg_buf_msgs     0.001224                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net1From.avg_stall_time 16534.063494                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net2From.avg_buf_msgs     0.002830                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net2From.avg_stall_time  6498.754199                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.008180                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 14391.301997                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   515.689139                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.365503                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  5945.101445                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net0From.avg_buf_msgs     0.004073                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net0From.avg_stall_time 14708.296444                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net1From.avg_buf_msgs     0.001225                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net1From.avg_stall_time 16497.095091                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net2From.avg_buf_msgs     0.002773                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net2From.avg_stall_time  6510.422997                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.008068                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.320014                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 14351.804855                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   516.166082                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples      505883347                      
system.ruby.latency_hist_seqr            |   505883347    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        505883347                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples      8391705                      
system.ruby.miss_latency_hist_seqr       |     8391705    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      8391705                      
system.ruby.network.average_flit_latency    16.390216                      
system.ruby.network.average_flit_network_latency    12.117540                      
system.ruby.network.average_flit_queueing_latency     4.272676                      
system.ruby.network.average_flit_vnet_latency |   14.223128                       |   15.056623                       |    5.004368                       |   15.619296                       |    9.725356                      
system.ruby.network.average_flit_vqueue_latency |    6.000032                       |    6.033638                       |    6.000001                       |    1.129787                       |    1.031411                      
system.ruby.network.average_hops             1.000808                      
system.ruby.network.average_packet_latency    15.090048                      
system.ruby.network.average_packet_network_latency    11.580366                      
system.ruby.network.average_packet_queueing_latency     3.509682                      
system.ruby.network.average_packet_vnet_latency |   18.976409                       |   25.076424                       |    5.004368                       |   25.681183                       |    8.037005                      
system.ruby.network.average_packet_vqueue_latency |    6.000121                       |    6.033638                       |    6.000001                       |    1.129787                       |    1.018007                      
system.ruby.network.avg_link_utilization     0.452188                      
system.ruby.network.avg_vc_load          |    0.139515     30.85%     30.85% |    0.016132      3.57%     34.42% |    0.015558      3.44%     37.86% |    0.015564      3.44%     41.30% |    0.055422     12.26%     53.56% |    0.006273      1.39%     54.95% |    0.006182      1.37%     56.31% |    0.006181      1.37%     57.68% |    0.025188      5.57%     63.25% |    0.002812      0.62%     63.87% |    0.002799      0.62%     64.49% |    0.002799      0.62%     65.11% |    0.000725      0.16%     65.27% |    0.000098      0.02%     65.29% |    0.000075      0.02%     65.31% |    0.000074      0.02%     65.33% |    0.115194     25.47%     90.80% |    0.015445      3.42%     94.22% |    0.013076      2.89%     97.11% |    0.013078      2.89%    100.00%
system.ruby.network.avg_vc_load::total       0.452188                      
system.ruby.network.ext_in_link_utilization     76952079                      
system.ruby.network.ext_out_link_utilization     76952078                      
system.ruby.network.flit_network_latency |   452073368                       |   189855733                       |    28611801                       |     2363590                       |   259565417                      
system.ruby.network.flit_queueing_latency |   190707330                       |    76080860                       |    34304201                       |      170965                       |    27527909                      
system.ruby.network.flits_injected       |    31784389     41.30%     41.30% |    12609450     16.39%     57.69% |     5717366      7.43%     65.12% |      151325      0.20%     65.32% |    26689553     34.68%    100.00%
system.ruby.network.flits_injected::total     76952083                      
system.ruby.network.flits_received       |    31784384     41.30%     41.30% |    12609450     16.39%     57.69% |     5717366      7.43%     65.12% |      151325      0.20%     65.32% |    26689553     34.68%    100.00%
system.ruby.network.flits_received::total     76952078                      
system.ruby.network.int_link_utilization     77014226                      
system.ruby.network.packet_network_latency |   159178825                       |    63240084                       |    28611801                       |      777241                       |   133607215                      
system.ruby.network.packet_queueing_latency |    50330506                       |    15216196                       |    34304201                       |       34193                       |    16923349                      
system.ruby.network.packets_injected     |     8388249     25.20%     25.20% |     2521894      7.58%     32.78% |     5717366     17.18%     49.96% |       30265      0.09%     50.05% |    16624005     49.95%    100.00%
system.ruby.network.packets_injected::total     33281779                      
system.ruby.network.packets_received     |     8388248     25.20%     25.20% |     2521894      7.58%     32.78% |     5717366     17.18%     49.96% |       30265      0.09%     50.05% |    16624005     49.95%    100.00%
system.ruby.network.packets_received::total     33281778                      
system.ruby.network.routers0.buffer_reads     38656043                      
system.ruby.network.routers0.buffer_writes     38656043                      
system.ruby.network.routers0.crossbar_activity     38656043                      
system.ruby.network.routers0.sw_input_arbiter_activity     38753987                      
system.ruby.network.routers0.sw_output_arbiter_activity     38656043                      
system.ruby.network.routers1.buffer_reads     38420611                      
system.ruby.network.routers1.buffer_writes     38420611                      
system.ruby.network.routers1.crossbar_activity     38420611                      
system.ruby.network.routers1.sw_input_arbiter_activity     38513580                      
system.ruby.network.routers1.sw_output_arbiter_activity     38420611                      
system.ruby.network.routers2.buffer_reads     38564625                      
system.ruby.network.routers2.buffer_writes     38564625                      
system.ruby.network.routers2.crossbar_activity     38564625                      
system.ruby.network.routers2.sw_input_arbiter_activity     38658296                      
system.ruby.network.routers2.sw_output_arbiter_activity     38564625                      
system.ruby.network.routers3.buffer_reads     38325025                      
system.ruby.network.routers3.buffer_writes     38325025                      
system.ruby.network.routers3.crossbar_activity     38325025                      
system.ruby.network.routers3.sw_input_arbiter_activity     38417379                      
system.ruby.network.routers3.sw_output_arbiter_activity     38325025                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    505883349                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000172                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   505883334    100.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    505883349                      
system.switch_cpus0.Branches                  5954354                       # Number of branches fetched
system.switch_cpus0.committedInsts           68872298                       # Number of instructions committed
system.switch_cpus0.committedOps            119752286                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses           20389670                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses              1185883                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses            5991095                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                 1127                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.010384                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses           96832849                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                 2995                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.989616                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               510668510                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      505365866.481753                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads     41792226                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes     38004110                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts      4382207                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses      39476772                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts             39476772                       # number of float instructions
system.switch_cpus0.num_fp_register_reads     72450831                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     38236520                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            1194466                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      5302643.518247                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses     85026308                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts            85026308                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    179395058                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     66386282                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts           19203781                       # Number of load instructions
system.switch_cpus0.num_mem_refs             25193784                       # number of memory refs
system.switch_cpus0.num_store_insts           5990003                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass       399265      0.33%      0.33% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         59692820     49.85%     50.18% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            8120      0.01%     50.19% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            18007      0.02%     50.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         869773      0.73%     50.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     50.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            576      0.00%     50.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     50.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     50.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     50.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     50.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     50.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd          202720      0.17%     51.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     51.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu        18905250     15.79%     66.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     66.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             456      0.00%     66.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        4367011      3.65%     70.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     70.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     70.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift        203056      0.17%     70.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     70.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     70.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     70.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd      4804668      4.01%     74.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     74.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     74.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      4451552      3.72%     78.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv        71366      0.06%     78.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult       563873      0.47%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        16464701     13.75%     92.71% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        5429154      4.53%     97.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead      2739080      2.29%     99.53% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite       560849      0.47%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         119752297                       # Class of executed instruction
system.switch_cpus1.Branches                  5861258                       # Number of branches fetched
system.switch_cpus1.committedInsts           68629639                       # Number of instructions committed
system.switch_cpus1.committedOps            118967850                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses           20269468                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses              1183879                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses            5888090                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                  988                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.017624                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses           96502737                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                 2815                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.982376                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               510668642                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      501668671.885827                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads     41274795                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes     37807857                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      4304248                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses      39436303                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts             39436303                       # number of float instructions
system.switch_cpus1.num_fp_register_reads     72378746                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     38199665                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            1185056                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      8999970.114173                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses     84332323                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts            84332323                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    177852677                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     65835267                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts           19085838                       # Number of load instructions
system.switch_cpus1.num_mem_refs             24973053                       # number of memory refs
system.switch_cpus1.num_store_insts           5887215                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       339781      0.29%      0.29% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         59221491     49.78%     50.07% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            6729      0.01%     50.07% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            17607      0.01%     50.09% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         868219      0.73%     50.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     50.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            448      0.00%     50.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     50.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     50.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     50.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     50.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     50.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd          202608      0.17%     50.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     50.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu        18891568     15.88%     66.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             232      0.00%     66.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        4362553      3.67%     70.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     70.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     70.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift        202989      0.17%     70.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     70.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     70.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     70.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd      4799901      4.03%     74.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     74.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     74.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      4447483      3.74%     78.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv        71234      0.06%     78.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult       561957      0.47%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        16350272     13.74%     92.75% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        5327798      4.48%     97.23% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead      2735566      2.30%     99.53% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite       559417      0.47%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         118967853                       # Class of executed instruction
system.switch_cpus2.Branches                  5869856                       # Number of branches fetched
system.switch_cpus2.committedInsts           68697512                       # Number of instructions committed
system.switch_cpus2.committedOps            119074422                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses           20291171                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses              1186838                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses            5882580                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 1034                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.013179                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses           96602233                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                 2897                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.986821                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               510668688                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      503938676.803961                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads     41338566                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes     37844229                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      4311923                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses      39484664                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts             39484664                       # number of float instructions
system.switch_cpus2.num_fp_register_reads     72472315                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     38247509                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1182525                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      6730011.196039                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     84394453                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            84394453                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    177958583                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     65883246                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           19104332                       # Number of load instructions
system.switch_cpus2.num_mem_refs             24985904                       # number of memory refs
system.switch_cpus2.num_store_insts           5881572                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       338581      0.28%      0.28% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         59273910     49.78%     50.06% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            6047      0.01%     50.07% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            16573      0.01%     50.08% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         869369      0.73%     50.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     50.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            416      0.00%     50.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     50.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     50.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     50.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     50.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     50.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd          202604      0.17%     50.98% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     50.98% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu        18913662     15.88%     66.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             224      0.00%     66.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        4368421      3.67%     70.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     70.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     70.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift        202994      0.17%     70.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     70.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     70.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd      4807424      4.04%     74.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     74.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     74.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      4453252      3.74%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv        71338      0.06%     78.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     78.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult       563707      0.47%     79.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     79.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        16366547     13.74%     92.76% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        5322283      4.47%     97.23% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead      2737785      2.30%     99.53% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite       559289      0.47%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         119074426                       # Class of executed instruction
system.switch_cpus3.Branches                  5906495                       # Number of branches fetched
system.switch_cpus3.committedInsts           68825313                       # Number of instructions committed
system.switch_cpus3.committedOps            119324349                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses           20311594                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses              1185883                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses            5899599                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                 1033                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.018646                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses           96756183                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                 2913                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.981354                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles               510653570                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      501132146.017095                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads     41539260                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes     37942105                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts      4341279                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses      39491722                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts             39491722                       # number of float instructions
system.switch_cpus3.num_fp_register_reads     72485988                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     38253871                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            1189730                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      9521423.982905                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses     84637160                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts            84637160                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    178392591                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     66073913                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts           19125714                       # Number of load instructions
system.switch_cpus3.num_mem_refs             25024328                       # number of memory refs
system.switch_cpus3.num_store_insts           5898614                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       339340      0.28%      0.28% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         59474971     49.84%     50.13% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            7120      0.01%     50.13% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            17081      0.01%     50.15% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         868942      0.73%     50.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     50.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            560      0.00%     50.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     50.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     50.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     50.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     50.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     50.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd          202604      0.17%     51.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     51.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu        18919770     15.86%     66.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             224      0.00%     66.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        4369887      3.66%     70.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     70.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     70.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift        202991      0.17%     70.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     70.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     70.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     70.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd      4807667      4.03%     74.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     74.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     74.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      4454892      3.73%     78.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv        71330      0.06%     78.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult       562647      0.47%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        16388728     13.73%     92.76% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        5338793      4.47%     97.24% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead      2736986      2.29%     99.53% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite       559821      0.47%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         119324354                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions           49                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples           24                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 140208583.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 99696821.164563                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           24    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     12325000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    421633000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total           24                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 251736811501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED   3365006000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 100860435774500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions           67                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples           33                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 133745666.696970                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 84802906.081915                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value      3527500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    288290500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total           33                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 250573521000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   4413607001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 100860550464000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions           53                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples           26                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 101973961.538462                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 72453900.697881                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           26    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value      7569500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    278365000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total           26                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 233771738501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED   2651323000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 100879114530500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions           68                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples           33                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 135920651.515152                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 99529641.576210                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      5170000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    441878000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total           33                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 250834388501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED   4485381500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 100860217822000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 255334374501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 255334374501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 255334374501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 255334374501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      7386048                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           7386048                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2       115407                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             115407                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     28926963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             28926963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     28926963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            28926963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples    115407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000645500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             296192                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                     115407                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   115407                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             7244                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             7274                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             7111                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             7058                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             7165                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             7229                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             7108                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             7358                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             7334                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             7417                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            7193                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            7288                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            7183                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            7162                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            7129                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            7154                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                  2388739209                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 577035000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             4552620459                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    20698.39                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               39448.39                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                    2599                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                 2.25                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               115407                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                 111437                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                   3486                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                    123                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     33                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     36                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     37                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     47                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     49                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                    100                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     47                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     5                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       112799                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean    65.472353                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    64.680272                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    23.551803                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127       111474     98.83%     98.83% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         1146      1.02%     99.84% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           62      0.05%     99.90% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           40      0.04%     99.93% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639           15      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767           10      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            9      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023           11      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           32      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       112799                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               7386048                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                7386048                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                       28.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    28.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.23                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 255333839000                       # Total gap between requests
system.mem_ctrls2.avgGap                   2212464.05                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      7386048                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 28926962.985044825822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2       115407                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   4552620459                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     39448.39                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                    2.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      2609861                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      2609861                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      2609861                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      2609861                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2       115407                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total       115407                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2       115407                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total       115407                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2  10496624593                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total  10496624593                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2  10496624593                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total  10496624593                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      2725268                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      2725268                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      2725268                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      2725268                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.042347                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.042347                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.042347                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.042347                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 90953.101571                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 90953.101571                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 90953.101571                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 90953.101571                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2       115407                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total       115407                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2       115407                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total       115407                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   8126578100                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   8126578100                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   8126578100                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   8126578100                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.042347                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.042347                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.042347                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.042347                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 70416.682697                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 70416.682697                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 70416.682697                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 70416.682697                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      1977392                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      1977392                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2       115407                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total       115407                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2  10496624593                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total  10496624593                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      2092799                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      2092799                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.055145                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.055145                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 90953.101571                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 90953.101571                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2       115407                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total       115407                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   8126578100                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   8126578100                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.055145                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.055145                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 70416.682697                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 70416.682697                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2       632469                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total       632469                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2       632469                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total       632469                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     85887.796164                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  100860203715500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 85887.796164                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.327636                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.327636                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024       115407                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3          884                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4       114313                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.440243                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      43719695                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      2725268                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy           403238640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy           214303650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          413120400                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    20155274880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     51846067980                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy     54388378560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      127420384110                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       499.033412                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 140864313002                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF   8525920000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT 105944141499                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy           402210480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy           213768555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          410885580                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    20155274880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     51705600600                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy     54506670240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      127394410335                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       498.931687                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 141172788250                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF   8525920000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT 105635666251                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      7386624                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           7386624                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3       115416                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             115416                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     28929219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             28929219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     28929219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            28929219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples    115416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000633500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             296243                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                     115416                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   115416                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             7306                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             7216                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             7104                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             7014                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             7166                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             7199                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             7185                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             7326                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             7333                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             7397                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            7234                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            7229                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            7216                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            7155                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            7148                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            7188                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                  2390195716                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 577080000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             4554245716                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    20709.40                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               39459.40                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                    2610                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                 2.26                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               115416                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                 111494                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                   3449                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                    117                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     33                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     33                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     34                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     40                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     48                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                    106                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     56                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       112801                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean    65.477434                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    64.683301                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    23.684268                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127       111462     98.81%     98.81% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         1172      1.04%     99.85% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           51      0.05%     99.90% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           38      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639           17      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767            7      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895           11      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023           11      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           32      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       112801                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               7386624                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                7386624                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                       28.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    28.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.23                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 255334071000                       # Total gap between requests
system.mem_ctrls3.avgGap                   2212293.54                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      7386624                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 28929218.850519757718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3       115416                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   4554245716                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     39459.40                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                    2.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      2600536                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      2600536                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      2600536                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      2600536                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3       115416                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total       115416                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3       115416                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total       115416                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3  10498598084                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total  10498598084                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3  10498598084                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total  10498598084                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      2715952                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      2715952                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      2715952                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      2715952                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.042496                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.042496                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.042496                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.042496                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 90963.108096                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 90963.108096                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 90963.108096                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 90963.108096                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3       115416                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total       115416                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3       115416                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total       115416                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   8128390841                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   8128390841                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   8128390841                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   8128390841                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.042496                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.042496                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.042496                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.042496                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 70426.897839                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 70426.897839                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 70426.897839                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 70426.897839                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      1972238                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      1972238                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3       115416                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total       115416                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3  10498598084                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total  10498598084                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      2087654                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      2087654                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.055285                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.055285                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 90963.108096                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 90963.108096                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3       115416                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total       115416                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   8128390841                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   8128390841                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.055285                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.055285                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 70426.897839                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 70426.897839                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3       628298                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total       628298                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3       628298                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total       628298                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     85918.712074                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  100860203286500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 85918.712074                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.327754                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.327754                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024       115416                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3          830                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4       114379                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.440277                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses      43570648                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      2715952                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy           403552800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy           214482015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          413406000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    20155274880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     51947990250                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy     54302385120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      127437091065                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       499.098844                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 140640007750                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF   8525920000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT 106168446751                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy           401882040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy           213597780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          410664240                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    20155274880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     51756013680                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy     54464381760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      127401814380                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       498.960685                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 141063723500                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF   8525920000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT 105744731001                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      7384192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           7384192                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0       115378                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             115378                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     28919694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             28919694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     28919694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            28919694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples    115378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000645250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             296141                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     115378                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   115378                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             7279                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             7213                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             7113                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             6993                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             7170                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             7211                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             7155                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             7334                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             7395                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             7409                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            7192                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            7289                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            7147                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            7133                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            7160                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            7185                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  2403247968                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 576890000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             4566585468                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20829.34                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39579.34                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                    2582                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                 2.24                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               115378                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 111384                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   3516                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    119                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     35                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     33                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     37                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     41                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     48                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    106                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     47                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       112790                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean    65.463392                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    64.677919                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    23.386192                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       111467     98.83%     98.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         1146      1.02%     99.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           61      0.05%     99.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           34      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           22      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            9      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           12      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            8      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           31      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       112790                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               7384192                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                7384192                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       28.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    28.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.23                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 255334159000                       # Total gap between requests
system.mem_ctrls0.avgGap                   2213022.92                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      7384192                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 28919694.085181158036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0       115378                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   4566585468                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     39579.34                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                    2.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      2612642                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      2612642                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      2612642                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      2612642                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0       115378                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total       115378                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0       115378                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total       115378                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0  10508955622                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total  10508955622                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0  10508955622                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total  10508955622                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      2728020                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      2728020                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      2728020                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      2728020                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.042294                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.042294                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.042294                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.042294                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 91082.837473                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 91082.837473                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 91082.837473                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 91082.837473                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0       115378                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total       115378                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0       115378                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total       115378                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   8139597126                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   8139597126                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   8139597126                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   8139597126                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.042294                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.042294                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.042294                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.042294                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 70547.219799                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 70547.219799                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 70547.219799                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 70547.219799                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      1984945                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      1984945                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0       115378                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total       115378                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0  10508955622                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total  10508955622                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      2100323                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      2100323                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.054933                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.054933                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 91082.837473                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 91082.837473                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0       115378                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total       115378                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   8139597126                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   8139597126                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.054933                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.054933                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 70547.219799                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 70547.219799                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0       627697                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total       627697                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0       627697                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total       627697                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     85740.189742                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  100860203285500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 85740.189742                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.327073                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.327073                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024       115378                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3          863                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4       114305                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.440132                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      43763698                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      2728020                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy           403588500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           214500990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          413477400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    20155274880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     52327415310                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     53983201920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      127497459000                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       499.335271                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 139807983502                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   8525920000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 107000470999                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           401774940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           213537060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          410321520                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    20155274880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     51836409330                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     54396475200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      127413792930                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       499.007598                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 140886973255                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   8525920000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 105921481246                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      7384704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           7384704                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1       115386                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             115386                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     28921699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             28921699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     28921699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            28921699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples    115386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000641500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             296163                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     115386                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   115386                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             7322                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             7283                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             7057                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             6991                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             7182                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             7180                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             7137                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             7361                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             7324                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             7378                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            7215                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            7289                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            7171                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            7171                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            7183                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            7142                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  2377304958                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 576930000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             4540792458                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20603.06                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39353.06                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                    2639                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                 2.29                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               115386                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 111466                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   3442                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    116                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     34                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     34                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     35                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     37                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     54                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    101                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     55                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       112741                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean    65.498089                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    64.692331                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    23.653228                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       111398     98.81%     98.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         1164      1.03%     99.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           60      0.05%     99.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           36      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           21      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           12      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           10      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            8      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           32      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       112741                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               7384704                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                7384704                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       28.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    28.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.23                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 255333830000                       # Total gap between requests
system.mem_ctrls1.avgGap                   2212866.64                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      7384704                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 28921699.298936650157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1       115386                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   4540792458                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     39353.06                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                    2.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      2606609                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      2606609                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      2606609                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      2606609                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1       115386                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total       115386                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1       115386                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total       115386                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1  10483503114                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total  10483503114                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1  10483503114                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total  10483503114                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      2721995                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      2721995                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      2721995                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      2721995                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.042390                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.042390                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.042390                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.042390                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 90855.936717                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 90855.936717                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 90855.936717                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 90855.936717                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1       115386                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total       115386                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1       115386                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total       115386                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   8114002622                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   8114002622                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   8114002622                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   8114002622                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.042390                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.042390                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.042390                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.042390                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 70320.512211                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 70320.512211                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 70320.512211                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 70320.512211                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      1974763                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      1974763                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1       115386                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total       115386                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1  10483503114                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total  10483503114                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      2090149                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      2090149                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.055205                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.055205                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 90855.936717                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 90855.936717                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1       115386                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total       115386                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   8114002622                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   8114002622                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.055205                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.055205                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 70320.512211                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 70320.512211                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1       631846                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total       631846                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1       631846                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total       631846                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     85733.015090                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  100860203393500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 85733.015090                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.327045                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.327045                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024       115386                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3          834                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4       114352                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.440163                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      43667306                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      2721995                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy           403131540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           214258110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          413213220                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    20155274880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     52098895470                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     54175516320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      127460289540                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       499.189699                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 140309812503                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   8525920000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 106498641998                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           401882040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           213593985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          410642820                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    20155274880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     51941161080                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     54308427360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      127430982165                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       499.074919                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 140655346504                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   8525920000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 106153107997                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  366                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 366                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1663                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1663                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           26                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           26                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total          856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          662                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         1452                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           26                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          774                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total          854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          662                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total          726                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4058                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          340                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          340                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1564                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           52                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           52                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         1712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          331                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1448                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         1893                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            3                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           52                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1548                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         1699                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1324                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         1404                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     7048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 101115537592001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy              957707                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy              962212                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              424000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             1090715                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy              545000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             1184000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy              656000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              126499                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              659500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy              888204                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
