
usb_to_com.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf80  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  0800d108  0800d108  0000e108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d5cc  0800d5cc  0000f17c  2**0
                  CONTENTS
  4 .ARM          00000008  0800d5cc  0800d5cc  0000e5cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d5d4  0800d5d4  0000f17c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d5d4  0800d5d4  0000e5d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d5d8  0800d5d8  0000e5d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000017c  20000000  0800d5dc  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f17c  2**0
                  CONTENTS
 10 .bss          000023ac  2000017c  2000017c  0000f17c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002528  20002528  0000f17c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f17c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001aabe  00000000  00000000  0000f1ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004642  00000000  00000000  00029c6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001740  00000000  00000000  0002e2b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011df  00000000  00000000  0002f9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025365  00000000  00000000  00030bcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ebc1  00000000  00000000  00055f34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d11aa  00000000  00000000  00074af5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00145c9f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000605c  00000000  00000000  00145ce4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004e  00000000  00000000  0014bd40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000017c 	.word	0x2000017c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800d0f0 	.word	0x0800d0f0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000180 	.word	0x20000180
 80001c4:	0800d0f0 	.word	0x0800d0f0

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <Init_Timer_chanal>:
uint8_t Set_Direction_OX(uint8_t status);
uint8_t Set_Direction_OY(uint8_t status);
uint8_t Set_Direction_OZ(uint8_t status);
static MC_Axis_t Rotbot_axis[NUM_AXIT_ROBOT];
void Init_Timer_chanal(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80004bc:	2100      	movs	r1, #0
 80004be:	4818      	ldr	r0, [pc, #96]	@ (8000520 <Init_Timer_chanal+0x68>)
 80004c0:	f005 fdde 	bl	8006080 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 80004c4:	2100      	movs	r1, #0
 80004c6:	4817      	ldr	r0, [pc, #92]	@ (8000524 <Init_Timer_chanal+0x6c>)
 80004c8:	f005 fdda 	bl	8006080 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80004cc:	2104      	movs	r1, #4
 80004ce:	4816      	ldr	r0, [pc, #88]	@ (8000528 <Init_Timer_chanal+0x70>)
 80004d0:	f005 fdd6 	bl	8006080 <HAL_TIM_PWM_Start>
	/* 1. Reset Counter */
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 80004d4:	4b12      	ldr	r3, [pc, #72]	@ (8000520 <Init_Timer_chanal+0x68>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	2200      	movs	r2, #0
 80004da:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim5, 0);
 80004dc:	4b11      	ldr	r3, [pc, #68]	@ (8000524 <Init_Timer_chanal+0x6c>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	2200      	movs	r2, #0
 80004e2:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 80004e4:	4b10      	ldr	r3, [pc, #64]	@ (8000528 <Init_Timer_chanal+0x70>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	2200      	movs	r2, #0
 80004ea:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80004ec:	2108      	movs	r1, #8
 80004ee:	480f      	ldr	r0, [pc, #60]	@ (800052c <Init_Timer_chanal+0x74>)
 80004f0:	f005 fdc6 	bl	8006080 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80004f4:	2100      	movs	r1, #0
 80004f6:	480e      	ldr	r0, [pc, #56]	@ (8000530 <Init_Timer_chanal+0x78>)
 80004f8:	f005 fdc2 	bl	8006080 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80004fc:	2100      	movs	r1, #0
 80004fe:	480d      	ldr	r0, [pc, #52]	@ (8000534 <Init_Timer_chanal+0x7c>)
 8000500:	f005 fdbe 	bl	8006080 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COUNTER(&htim8, 0);
 8000504:	4b09      	ldr	r3, [pc, #36]	@ (800052c <Init_Timer_chanal+0x74>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	2200      	movs	r2, #0
 800050a:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 800050c:	4b08      	ldr	r3, [pc, #32]	@ (8000530 <Init_Timer_chanal+0x78>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	2200      	movs	r2, #0
 8000512:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000514:	4b07      	ldr	r3, [pc, #28]	@ (8000534 <Init_Timer_chanal+0x7c>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	2200      	movs	r2, #0
 800051a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800051c:	bf00      	nop
 800051e:	bd80      	pop	{r7, pc}
 8000520:	200003f8 	.word	0x200003f8
 8000524:	20000440 	.word	0x20000440
 8000528:	20000368 	.word	0x20000368
 800052c:	200004d0 	.word	0x200004d0
 8000530:	200003b0 	.word	0x200003b0
 8000534:	20000320 	.word	0x20000320

08000538 <Reset_position>:
void Reset_position(void)
{
 8000538:	b480      	push	{r7}
 800053a:	b083      	sub	sp, #12
 800053c:	af00      	add	r7, sp, #0
	for(int i=0x00U;i<NUM_AXIT_ROBOT;i++)
 800053e:	2300      	movs	r3, #0
 8000540:	607b      	str	r3, [r7, #4]
 8000542:	e067      	b.n	8000614 <Reset_position+0xdc>
	{
		Rotbot_axis[i].current_pos =0x00U;
 8000544:	4a38      	ldr	r2, [pc, #224]	@ (8000628 <Reset_position+0xf0>)
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	214c      	movs	r1, #76	@ 0x4c
 800054a:	fb01 f303 	mul.w	r3, r1, r3
 800054e:	4413      	add	r3, r2
 8000550:	3314      	adds	r3, #20
 8000552:	2200      	movs	r2, #0
 8000554:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].target_pos =0x00U;
 8000556:	4a34      	ldr	r2, [pc, #208]	@ (8000628 <Reset_position+0xf0>)
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	214c      	movs	r1, #76	@ 0x4c
 800055c:	fb01 f303 	mul.w	r3, r1, r3
 8000560:	4413      	add	r3, r2
 8000562:	3318      	adds	r3, #24
 8000564:	2200      	movs	r2, #0
 8000566:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].current_speed=SET_SPEED_1000HZ;
 8000568:	4a2f      	ldr	r2, [pc, #188]	@ (8000628 <Reset_position+0xf0>)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	214c      	movs	r1, #76	@ 0x4c
 800056e:	fb01 f303 	mul.w	r3, r1, r3
 8000572:	4413      	add	r3, r2
 8000574:	3324      	adds	r3, #36	@ 0x24
 8000576:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800057a:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].target_speed=0X00U;
 800057c:	4a2a      	ldr	r2, [pc, #168]	@ (8000628 <Reset_position+0xf0>)
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	214c      	movs	r1, #76	@ 0x4c
 8000582:	fb01 f303 	mul.w	r3, r1, r3
 8000586:	4413      	add	r3, r2
 8000588:	3328      	adds	r3, #40	@ 0x28
 800058a:	2200      	movs	r2, #0
 800058c:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].accel =0X00U;
 800058e:	4a26      	ldr	r2, [pc, #152]	@ (8000628 <Reset_position+0xf0>)
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	214c      	movs	r1, #76	@ 0x4c
 8000594:	fb01 f303 	mul.w	r3, r1, r3
 8000598:	4413      	add	r3, r2
 800059a:	332c      	adds	r3, #44	@ 0x2c
 800059c:	f04f 0200 	mov.w	r2, #0
 80005a0:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].state =STANDSTILL;
 80005a2:	4a21      	ldr	r2, [pc, #132]	@ (8000628 <Reset_position+0xf0>)
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	214c      	movs	r1, #76	@ 0x4c
 80005a8:	fb01 f303 	mul.w	r3, r1, r3
 80005ac:	4413      	add	r3, r2
 80005ae:	3331      	adds	r3, #49	@ 0x31
 80005b0:	2200      	movs	r2, #0
 80005b2:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].ramp_time=0x00U;
 80005b4:	4a1c      	ldr	r2, [pc, #112]	@ (8000628 <Reset_position+0xf0>)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	214c      	movs	r1, #76	@ 0x4c
 80005ba:	fb01 f303 	mul.w	r3, r1, r3
 80005be:	4413      	add	r3, r2
 80005c0:	3334      	adds	r3, #52	@ 0x34
 80005c2:	2200      	movs	r2, #0
 80005c4:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].counter_pos=0x00U;
 80005c6:	4a18      	ldr	r2, [pc, #96]	@ (8000628 <Reset_position+0xf0>)
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	214c      	movs	r1, #76	@ 0x4c
 80005cc:	fb01 f303 	mul.w	r3, r1, r3
 80005d0:	4413      	add	r3, r2
 80005d2:	3320      	adds	r3, #32
 80005d4:	2200      	movs	r2, #0
 80005d6:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].direction=0x00U;
 80005d8:	4a13      	ldr	r2, [pc, #76]	@ (8000628 <Reset_position+0xf0>)
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	214c      	movs	r1, #76	@ 0x4c
 80005de:	fb01 f303 	mul.w	r3, r1, r3
 80005e2:	4413      	add	r3, r2
 80005e4:	3330      	adds	r3, #48	@ 0x30
 80005e6:	2200      	movs	r2, #0
 80005e8:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].fulse_stop=0x00U;
 80005ea:	4a0f      	ldr	r2, [pc, #60]	@ (8000628 <Reset_position+0xf0>)
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	214c      	movs	r1, #76	@ 0x4c
 80005f0:	fb01 f303 	mul.w	r3, r1, r3
 80005f4:	4413      	add	r3, r2
 80005f6:	3338      	adds	r3, #56	@ 0x38
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].offset=0x00U;
 80005fc:	4a0a      	ldr	r2, [pc, #40]	@ (8000628 <Reset_position+0xf0>)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	214c      	movs	r1, #76	@ 0x4c
 8000602:	fb01 f303 	mul.w	r3, r1, r3
 8000606:	4413      	add	r3, r2
 8000608:	3332      	adds	r3, #50	@ 0x32
 800060a:	2200      	movs	r2, #0
 800060c:	701a      	strb	r2, [r3, #0]
	for(int i=0x00U;i<NUM_AXIT_ROBOT;i++)
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	3301      	adds	r3, #1
 8000612:	607b      	str	r3, [r7, #4]
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2b02      	cmp	r3, #2
 8000618:	dd94      	ble.n	8000544 <Reset_position+0xc>
	}
}
 800061a:	bf00      	nop
 800061c:	bf00      	nop
 800061e:	370c      	adds	r7, #12
 8000620:	46bd      	mov	sp, r7
 8000622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000626:	4770      	bx	lr
 8000628:	20000198 	.word	0x20000198

0800062c <Robot_Init>:
void Robot_Init(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
	// TRỤC X
	Rotbot_axis[AXIT_X_ROBOT].htim= &htim1;
 8000630:	4b27      	ldr	r3, [pc, #156]	@ (80006d0 <Robot_Init+0xa4>)
 8000632:	4a28      	ldr	r2, [pc, #160]	@ (80006d4 <Robot_Init+0xa8>)
 8000634:	601a      	str	r2, [r3, #0]
	Rotbot_axis[AXIT_X_ROBOT].htim_counter= &htim2;
 8000636:	4b26      	ldr	r3, [pc, #152]	@ (80006d0 <Robot_Init+0xa4>)
 8000638:	4a27      	ldr	r2, [pc, #156]	@ (80006d8 <Robot_Init+0xac>)
 800063a:	605a      	str	r2, [r3, #4]
	Rotbot_axis[AXIT_X_ROBOT].channel=TIM_CHANNEL_1;
 800063c:	4b24      	ldr	r3, [pc, #144]	@ (80006d0 <Robot_Init+0xa4>)
 800063e:	2200      	movs	r2, #0
 8000640:	609a      	str	r2, [r3, #8]
	Rotbot_axis[AXIT_X_ROBOT].channel_counter=TIM_CHANNEL_2;
 8000642:	4b23      	ldr	r3, [pc, #140]	@ (80006d0 <Robot_Init+0xa4>)
 8000644:	2204      	movs	r2, #4
 8000646:	60da      	str	r2, [r3, #12]
	Rotbot_axis[AXIT_X_ROBOT].Set_Direction_Pin=Set_Direction_OX;
 8000648:	4b21      	ldr	r3, [pc, #132]	@ (80006d0 <Robot_Init+0xa4>)
 800064a:	4a24      	ldr	r2, [pc, #144]	@ (80006dc <Robot_Init+0xb0>)
 800064c:	611a      	str	r2, [r3, #16]
	Rotbot_axis[AXIT_X_ROBOT].max_axis=55000U;
 800064e:	4b20      	ldr	r3, [pc, #128]	@ (80006d0 <Robot_Init+0xa4>)
 8000650:	f24d 62d8 	movw	r2, #55000	@ 0xd6d8
 8000654:	645a      	str	r2, [r3, #68]	@ 0x44
	Rotbot_axis[AXIT_X_ROBOT].indexaxis=0x00U;
 8000656:	4b1e      	ldr	r3, [pc, #120]	@ (80006d0 <Robot_Init+0xa4>)
 8000658:	2200      	movs	r2, #0
 800065a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	// TRỤC Y
	Rotbot_axis[AXIT_Y_ROBOT].htim= &htim3;
 800065e:	4b1c      	ldr	r3, [pc, #112]	@ (80006d0 <Robot_Init+0xa4>)
 8000660:	4a1f      	ldr	r2, [pc, #124]	@ (80006e0 <Robot_Init+0xb4>)
 8000662:	64da      	str	r2, [r3, #76]	@ 0x4c
	Rotbot_axis[AXIT_Y_ROBOT].htim_counter= &htim5;
 8000664:	4b1a      	ldr	r3, [pc, #104]	@ (80006d0 <Robot_Init+0xa4>)
 8000666:	4a1f      	ldr	r2, [pc, #124]	@ (80006e4 <Robot_Init+0xb8>)
 8000668:	651a      	str	r2, [r3, #80]	@ 0x50
	Rotbot_axis[AXIT_Y_ROBOT].channel=TIM_CHANNEL_1;
 800066a:	4b19      	ldr	r3, [pc, #100]	@ (80006d0 <Robot_Init+0xa4>)
 800066c:	2200      	movs	r2, #0
 800066e:	655a      	str	r2, [r3, #84]	@ 0x54
	Rotbot_axis[AXIT_Y_ROBOT].channel_counter=TIM_CHANNEL_1;
 8000670:	4b17      	ldr	r3, [pc, #92]	@ (80006d0 <Robot_Init+0xa4>)
 8000672:	2200      	movs	r2, #0
 8000674:	659a      	str	r2, [r3, #88]	@ 0x58
	Rotbot_axis[AXIT_Y_ROBOT].Set_Direction_Pin=Set_Direction_OY;
 8000676:	4b16      	ldr	r3, [pc, #88]	@ (80006d0 <Robot_Init+0xa4>)
 8000678:	4a1b      	ldr	r2, [pc, #108]	@ (80006e8 <Robot_Init+0xbc>)
 800067a:	65da      	str	r2, [r3, #92]	@ 0x5c
	Rotbot_axis[AXIT_Y_ROBOT].max_axis=28000U;
 800067c:	4b14      	ldr	r3, [pc, #80]	@ (80006d0 <Robot_Init+0xa4>)
 800067e:	f646 5260 	movw	r2, #28000	@ 0x6d60
 8000682:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	Rotbot_axis[AXIT_Y_ROBOT].indexaxis=0x03U;
 8000686:	4b12      	ldr	r3, [pc, #72]	@ (80006d0 <Robot_Init+0xa4>)
 8000688:	2203      	movs	r2, #3
 800068a:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	// TRỤC Z
	Rotbot_axis[AXIT_Z_ROBOT].htim= &htim8;
 800068e:	4b10      	ldr	r3, [pc, #64]	@ (80006d0 <Robot_Init+0xa4>)
 8000690:	4a16      	ldr	r2, [pc, #88]	@ (80006ec <Robot_Init+0xc0>)
 8000692:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	Rotbot_axis[AXIT_Z_ROBOT].htim_counter= &htim4;
 8000696:	4b0e      	ldr	r3, [pc, #56]	@ (80006d0 <Robot_Init+0xa4>)
 8000698:	4a15      	ldr	r2, [pc, #84]	@ (80006f0 <Robot_Init+0xc4>)
 800069a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	Rotbot_axis[AXIT_Z_ROBOT].channel=TIM_CHANNEL_3;
 800069e:	4b0c      	ldr	r3, [pc, #48]	@ (80006d0 <Robot_Init+0xa4>)
 80006a0:	2208      	movs	r2, #8
 80006a2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
	Rotbot_axis[AXIT_Z_ROBOT].channel_counter=TIM_CHANNEL_1;
 80006a6:	4b0a      	ldr	r3, [pc, #40]	@ (80006d0 <Robot_Init+0xa4>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
	Rotbot_axis[AXIT_Z_ROBOT].Set_Direction_Pin=Set_Direction_OZ;
 80006ae:	4b08      	ldr	r3, [pc, #32]	@ (80006d0 <Robot_Init+0xa4>)
 80006b0:	4a10      	ldr	r2, [pc, #64]	@ (80006f4 <Robot_Init+0xc8>)
 80006b2:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	Rotbot_axis[AXIT_Z_ROBOT].max_axis=13000U;
 80006b6:	4b06      	ldr	r3, [pc, #24]	@ (80006d0 <Robot_Init+0xa4>)
 80006b8:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 80006bc:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
	Rotbot_axis[AXIT_Z_ROBOT].indexaxis=0x06U;
 80006c0:	4b03      	ldr	r3, [pc, #12]	@ (80006d0 <Robot_Init+0xa4>)
 80006c2:	2206      	movs	r2, #6
 80006c4:	f883 20d8 	strb.w	r2, [r3, #216]	@ 0xd8
	Reset_position();
 80006c8:	f7ff ff36 	bl	8000538 <Reset_position>
}
 80006cc:	bf00      	nop
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	20000198 	.word	0x20000198
 80006d4:	20000320 	.word	0x20000320
 80006d8:	20000368 	.word	0x20000368
 80006dc:	08001501 	.word	0x08001501
 80006e0:	200003b0 	.word	0x200003b0
 80006e4:	20000440 	.word	0x20000440
 80006e8:	0800153d 	.word	0x0800153d
 80006ec:	200004d0 	.word	0x200004d0
 80006f0:	200003f8 	.word	0x200003f8
 80006f4:	08001575 	.word	0x08001575

080006f8 <MC_MoveAbsolute>:
// uint32_t speed Vận tốc mục tiêu, đơn vị tần số ( số xung / giây)
// uint16_t accel (Gia tốc - Acceleration) Độ dốc của quá trình tăng tốc và giảm tốc.Tham số này sẽ quyết định việc bạn thay đổi giá trị ARR nhanh hay chậm trong ngắt 1ms để đạt tới speed.
//QUAN TRỌNG: Ép cập nhật giá trị từ vùng đệm vào thanh ghi thực thi
//axis->htim->Instance->EGR = TIM_EGR_UG;
void MC_MoveAbsolute(MC_Axis_t* axis, int32_t pos, uint32_t speed)// mục đích Kích hoạt di chuyển đến vị trí tuyệt đối
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	60f8      	str	r0, [r7, #12]
 8000700:	60b9      	str	r1, [r7, #8]
 8000702:	607a      	str	r2, [r7, #4]
// 1. Kiểm tra nếu trục đang bận hoặc có lỗi thì không nhận lệnh mới (Tùy logic)
	if(axis->state == AXIS_ERROR || axis->busy == 0x01) return;
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800070a:	b2db      	uxtb	r3, r3
 800070c:	2b07      	cmp	r3, #7
 800070e:	d075      	beq.n	80007fc <MC_MoveAbsolute+0x104>
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000716:	b2db      	uxtb	r3, r3
 8000718:	2b01      	cmp	r3, #1
 800071a:	d06f      	beq.n	80007fc <MC_MoveAbsolute+0x104>

	// 2. Gán các tham số mục tiêu
	if(pos >= axis->max_axis) pos=axis->max_axis;
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000720:	68ba      	ldr	r2, [r7, #8]
 8000722:	429a      	cmp	r2, r3
 8000724:	db02      	blt.n	800072c <MC_MoveAbsolute+0x34>
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800072a:	60bb      	str	r3, [r7, #8]
	if(pos <= 0x00U) pos=100U;// tránh chạm home liên tục sinh ngắt
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	2b00      	cmp	r3, #0
 8000730:	d101      	bne.n	8000736 <MC_MoveAbsolute+0x3e>
 8000732:	2364      	movs	r3, #100	@ 0x64
 8000734:	60bb      	str	r3, [r7, #8]
	axis->target_pos = pos;
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	68ba      	ldr	r2, [r7, #8]
 800073a:	619a      	str	r2, [r3, #24]
	axis->target_speed = speed;
 800073c:	687a      	ldr	r2, [r7, #4]
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	629a      	str	r2, [r3, #40]	@ 0x28
	axis->accel = jerk_table[(speed/(uint32_t)1000)-1] ;// speed là 1k đến 50k
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	4a30      	ldr	r2, [pc, #192]	@ (8000808 <MC_MoveAbsolute+0x110>)
 8000746:	fba2 2303 	umull	r2, r3, r2, r3
 800074a:	099b      	lsrs	r3, r3, #6
 800074c:	3b01      	subs	r3, #1
 800074e:	4a2f      	ldr	r2, [pc, #188]	@ (800080c <MC_MoveAbsolute+0x114>)
 8000750:	009b      	lsls	r3, r3, #2
 8000752:	4413      	add	r3, r2
 8000754:	681a      	ldr	r2, [r3, #0]
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	62da      	str	r2, [r3, #44]	@ 0x2c
	// 3. Xác định hướng di chuyển
	if (axis->target_pos > axis->current_pos) {
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	699a      	ldr	r2, [r3, #24]
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	695b      	ldr	r3, [r3, #20]
 8000762:	429a      	cmp	r2, r3
 8000764:	dd04      	ble.n	8000770 <MC_MoveAbsolute+0x78>
		axis->direction = 0x00; // Chạy tiến
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	2200      	movs	r2, #0
 800076a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 800076e:	e009      	b.n	8000784 <MC_MoveAbsolute+0x8c>
	} else if (axis->target_pos < axis->current_pos) {
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	699a      	ldr	r2, [r3, #24]
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	695b      	ldr	r3, [r3, #20]
 8000778:	429a      	cmp	r2, r3
 800077a:	da41      	bge.n	8000800 <MC_MoveAbsolute+0x108>
		axis->direction = 0x01; // Chạy lùi
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	2201      	movs	r2, #1
 8000780:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	} else
	{
		return; // Đã ở đúng vị trí
	}
    //  Chọn hướng đi cho chân DIR
	if(axis->Set_Direction_Pin(axis->direction) != axis->direction)
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	691b      	ldr	r3, [r3, #16]
 8000788:	68fa      	ldr	r2, [r7, #12]
 800078a:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 800078e:	4610      	mov	r0, r2
 8000790:	4798      	blx	r3
 8000792:	4603      	mov	r3, r0
 8000794:	461a      	mov	r2, r3
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800079c:	429a      	cmp	r2, r3
 800079e:	d006      	beq.n	80007ae <MC_MoveAbsolute+0xb6>
	{
		axis->Set_Direction_Pin(axis->direction);
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	691b      	ldr	r3, [r3, #16]
 80007a4:	68fa      	ldr	r2, [r7, #12]
 80007a6:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 80007aa:	4610      	mov	r0, r2
 80007ac:	4798      	blx	r3
	}
	axis->delta_pos = axis->target_pos > axis->current_pos ? (axis->target_pos - axis->current_pos):(axis->current_pos - axis->target_pos);
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	699a      	ldr	r2, [r3, #24]
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	695b      	ldr	r3, [r3, #20]
 80007b6:	429a      	cmp	r2, r3
 80007b8:	dd05      	ble.n	80007c6 <MC_MoveAbsolute+0xce>
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	699a      	ldr	r2, [r3, #24]
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	695b      	ldr	r3, [r3, #20]
 80007c2:	1ad3      	subs	r3, r2, r3
 80007c4:	e004      	b.n	80007d0 <MC_MoveAbsolute+0xd8>
 80007c6:	68fb      	ldr	r3, [r7, #12]
 80007c8:	695a      	ldr	r2, [r3, #20]
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	699b      	ldr	r3, [r3, #24]
 80007ce:	1ad3      	subs	r3, r2, r3
 80007d0:	68fa      	ldr	r2, [r7, #12]
 80007d2:	61d3      	str	r3, [r2, #28]
	// 4. Chuyển trạng thái sang Tăng tốc để bộ Handler bắt đầu làm việc
	axis->state = START_RUN;
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	2201      	movs	r2, #1
 80007d8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	axis->busy = 0x01U;
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	2201      	movs	r2, #1
 80007e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	axis->done = 0x00U;
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	2200      	movs	r2, #0
 80007e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    axis->counter_pos=0x00U;
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	2200      	movs	r2, #0
 80007f0:	621a      	str	r2, [r3, #32]
    axis->current_speed=SET_SPEED_1000HZ;
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80007f8:	625a      	str	r2, [r3, #36]	@ 0x24
 80007fa:	e002      	b.n	8000802 <MC_MoveAbsolute+0x10a>
	if(axis->state == AXIS_ERROR || axis->busy == 0x01) return;
 80007fc:	bf00      	nop
 80007fe:	e000      	b.n	8000802 <MC_MoveAbsolute+0x10a>
		return; // Đã ở đúng vị trí
 8000800:	bf00      	nop
    // CƯỠNG BỨC cập nhật giá trị từ vùng đệm vào thanh ghi thực thi CỦA timer đếm xung
}
 8000802:	3710      	adds	r7, #16
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	10624dd3 	.word	0x10624dd3
 800080c:	0800d150 	.word	0x0800d150

08000810 <Timer_PWM_Chanal_Start>:
void Timer_PWM_Chanal_Start(MC_Axis_t* axis)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
	// RESET BỘ ĐẾM COUNTER CỦA TIMER PHÁT XUNG VÀ TIMER ĐẾM XUNG
	__HAL_TIM_SET_COUNTER(axis->htim, 0);
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	2200      	movs	r2, #0
 8000820:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(axis->htim_counter, 0);
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	685b      	ldr	r3, [r3, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	2200      	movs	r2, #0
 800082a:	625a      	str	r2, [r3, #36]	@ 0x24
	//	 SET SỐ XUNG CẦN ĐẾM CỦA TIMER ĐẾN XUNG ĐỂ DỪNG XUNG CỦA TIMER PHÁT XUNG
	__HAL_TIM_SET_AUTORELOAD(axis->htim_counter, axis->delta_pos);
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	69da      	ldr	r2, [r3, #28]
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	685b      	ldr	r3, [r3, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	69da      	ldr	r2, [r3, #28]
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	685b      	ldr	r3, [r3, #4]
 8000840:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(axis->htim_counter, axis->channel_counter, axis->delta_pos);
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	68db      	ldr	r3, [r3, #12]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d106      	bne.n	8000858 <Timer_PWM_Chanal_Start+0x48>
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	69da      	ldr	r2, [r3, #28]
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	685b      	ldr	r3, [r3, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	635a      	str	r2, [r3, #52]	@ 0x34
 8000856:	e01e      	b.n	8000896 <Timer_PWM_Chanal_Start+0x86>
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	68db      	ldr	r3, [r3, #12]
 800085c:	2b04      	cmp	r3, #4
 800085e:	d107      	bne.n	8000870 <Timer_PWM_Chanal_Start+0x60>
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	69d9      	ldr	r1, [r3, #28]
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	685b      	ldr	r3, [r3, #4]
 8000868:	681a      	ldr	r2, [r3, #0]
 800086a:	460b      	mov	r3, r1
 800086c:	6393      	str	r3, [r2, #56]	@ 0x38
 800086e:	e012      	b.n	8000896 <Timer_PWM_Chanal_Start+0x86>
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	68db      	ldr	r3, [r3, #12]
 8000874:	2b08      	cmp	r3, #8
 8000876:	d107      	bne.n	8000888 <Timer_PWM_Chanal_Start+0x78>
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	69d9      	ldr	r1, [r3, #28]
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	685b      	ldr	r3, [r3, #4]
 8000880:	681a      	ldr	r2, [r3, #0]
 8000882:	460b      	mov	r3, r1
 8000884:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000886:	e006      	b.n	8000896 <Timer_PWM_Chanal_Start+0x86>
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	69d9      	ldr	r1, [r3, #28]
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	685b      	ldr	r3, [r3, #4]
 8000890:	681a      	ldr	r2, [r3, #0]
 8000892:	460b      	mov	r3, r1
 8000894:	6413      	str	r3, [r2, #64]	@ 0x40
	axis->htim_counter->Instance->EGR = TIM_EGR_UG;
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	685b      	ldr	r3, [r3, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	2201      	movs	r2, #1
 800089e:	615a      	str	r2, [r3, #20]
    // set tần só ban đầu của timer phát xung là 15 hz, lúc khởi động coi tần số gần bằng min là 1kHz
    __HAL_TIM_SET_AUTORELOAD(axis->htim, SET_FREQ_1KHZ);
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80008aa:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80008b4:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, (SET_FREQ_1KHZ/2));
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	689b      	ldr	r3, [r3, #8]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d106      	bne.n	80008cc <Timer_PWM_Chanal_Start+0xbc>
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80008c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80008ca:	e01b      	b.n	8000904 <Timer_PWM_Chanal_Start+0xf4>
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	689b      	ldr	r3, [r3, #8]
 80008d0:	2b04      	cmp	r3, #4
 80008d2:	d106      	bne.n	80008e2 <Timer_PWM_Chanal_Start+0xd2>
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	681a      	ldr	r2, [r3, #0]
 80008da:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80008de:	6393      	str	r3, [r2, #56]	@ 0x38
 80008e0:	e010      	b.n	8000904 <Timer_PWM_Chanal_Start+0xf4>
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	689b      	ldr	r3, [r3, #8]
 80008e6:	2b08      	cmp	r3, #8
 80008e8:	d106      	bne.n	80008f8 <Timer_PWM_Chanal_Start+0xe8>
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	681a      	ldr	r2, [r3, #0]
 80008f0:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80008f4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80008f6:	e005      	b.n	8000904 <Timer_PWM_Chanal_Start+0xf4>
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	681a      	ldr	r2, [r3, #0]
 80008fe:	f240 13f3 	movw	r3, #499	@ 0x1f3
 8000902:	6413      	str	r3, [r2, #64]	@ 0x40

    axis->htim->Instance->EGR = TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	2201      	movs	r2, #1
 800090c:	615a      	str	r2, [r3, #20]
}
 800090e:	bf00      	nop
 8000910:	370c      	adds	r7, #12
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr

0800091a <MC_MoveHomeAbsolute>:

	taget_move = (axis->current_pos + distance);
	MC_MoveAbsolute(axis,taget_move,freq);
}
uint8_t MC_MoveHomeAbsolute(MC_Axis_t* axis)
{
 800091a:	b480      	push	{r7}
 800091c:	b083      	sub	sp, #12
 800091e:	af00      	add	r7, sp, #0
 8000920:	6078      	str	r0, [r7, #4]
	if(axis->busy != 0x00U)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000928:	b2db      	uxtb	r3, r3
 800092a:	2b00      	cmp	r3, #0
 800092c:	d036      	beq.n	800099c <MC_MoveHomeAbsolute+0x82>
	{
		__HAL_TIM_SET_COMPARE(axis->htim, axis->channel, 0x00u);
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	689b      	ldr	r3, [r3, #8]
 8000932:	2b00      	cmp	r3, #0
 8000934:	d105      	bne.n	8000942 <MC_MoveHomeAbsolute+0x28>
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	2200      	movs	r2, #0
 800093e:	635a      	str	r2, [r3, #52]	@ 0x34
 8000940:	e018      	b.n	8000974 <MC_MoveHomeAbsolute+0x5a>
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	689b      	ldr	r3, [r3, #8]
 8000946:	2b04      	cmp	r3, #4
 8000948:	d105      	bne.n	8000956 <MC_MoveHomeAbsolute+0x3c>
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	681a      	ldr	r2, [r3, #0]
 8000950:	2300      	movs	r3, #0
 8000952:	6393      	str	r3, [r2, #56]	@ 0x38
 8000954:	e00e      	b.n	8000974 <MC_MoveHomeAbsolute+0x5a>
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	689b      	ldr	r3, [r3, #8]
 800095a:	2b08      	cmp	r3, #8
 800095c:	d105      	bne.n	800096a <MC_MoveHomeAbsolute+0x50>
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	681a      	ldr	r2, [r3, #0]
 8000964:	2300      	movs	r3, #0
 8000966:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000968:	e004      	b.n	8000974 <MC_MoveHomeAbsolute+0x5a>
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	681a      	ldr	r2, [r3, #0]
 8000970:	2300      	movs	r3, #0
 8000972:	6413      	str	r3, [r2, #64]	@ 0x40
		axis->htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	695a      	ldr	r2, [r3, #20]
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	f042 0201 	orr.w	r2, r2, #1
 8000986:	615a      	str	r2, [r3, #20]
		axis->ramp_time=0x00U;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	2200      	movs	r2, #0
 800098c:	635a      	str	r2, [r3, #52]	@ 0x34
		axis->state = STANDSTILL;
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	2200      	movs	r2, #0
 8000992:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		axis->current_speed = 0x00U;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	2200      	movs	r2, #0
 800099a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	return 0x01U;
 800099c:	2301      	movs	r3, #1
}
 800099e:	4618      	mov	r0, r3
 80009a0:	370c      	adds	r7, #12
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr
	...

080009ac <Interrup_gpio_OX>:
void Interrup_gpio_OX(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0
		GPIOA->ODR &=~(1<<9u);
 80009b0:	4b20      	ldr	r3, [pc, #128]	@ (8000a34 <Interrup_gpio_OX+0x88>)
 80009b2:	695b      	ldr	r3, [r3, #20]
 80009b4:	4a1f      	ldr	r2, [pc, #124]	@ (8000a34 <Interrup_gpio_OX+0x88>)
 80009b6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80009ba:	6153      	str	r3, [r2, #20]
        __HAL_TIM_SET_COMPARE(Rotbot_axis[AXIT_X_ROBOT].htim, Rotbot_axis[AXIT_X_ROBOT].channel, 0x00u);
 80009bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000a38 <Interrup_gpio_OX+0x8c>)
 80009be:	689b      	ldr	r3, [r3, #8]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d105      	bne.n	80009d0 <Interrup_gpio_OX+0x24>
 80009c4:	4b1c      	ldr	r3, [pc, #112]	@ (8000a38 <Interrup_gpio_OX+0x8c>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	2200      	movs	r2, #0
 80009cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80009ce:	e018      	b.n	8000a02 <Interrup_gpio_OX+0x56>
 80009d0:	4b19      	ldr	r3, [pc, #100]	@ (8000a38 <Interrup_gpio_OX+0x8c>)
 80009d2:	689b      	ldr	r3, [r3, #8]
 80009d4:	2b04      	cmp	r3, #4
 80009d6:	d105      	bne.n	80009e4 <Interrup_gpio_OX+0x38>
 80009d8:	4b17      	ldr	r3, [pc, #92]	@ (8000a38 <Interrup_gpio_OX+0x8c>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	681a      	ldr	r2, [r3, #0]
 80009de:	2300      	movs	r3, #0
 80009e0:	6393      	str	r3, [r2, #56]	@ 0x38
 80009e2:	e00e      	b.n	8000a02 <Interrup_gpio_OX+0x56>
 80009e4:	4b14      	ldr	r3, [pc, #80]	@ (8000a38 <Interrup_gpio_OX+0x8c>)
 80009e6:	689b      	ldr	r3, [r3, #8]
 80009e8:	2b08      	cmp	r3, #8
 80009ea:	d105      	bne.n	80009f8 <Interrup_gpio_OX+0x4c>
 80009ec:	4b12      	ldr	r3, [pc, #72]	@ (8000a38 <Interrup_gpio_OX+0x8c>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	681a      	ldr	r2, [r3, #0]
 80009f2:	2300      	movs	r3, #0
 80009f4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80009f6:	e004      	b.n	8000a02 <Interrup_gpio_OX+0x56>
 80009f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000a38 <Interrup_gpio_OX+0x8c>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	681a      	ldr	r2, [r3, #0]
 80009fe:	2300      	movs	r3, #0
 8000a00:	6413      	str	r3, [r2, #64]	@ 0x40
        Rotbot_axis[AXIT_X_ROBOT].htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000a02:	4b0d      	ldr	r3, [pc, #52]	@ (8000a38 <Interrup_gpio_OX+0x8c>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	695a      	ldr	r2, [r3, #20]
 8000a0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a38 <Interrup_gpio_OX+0x8c>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	f042 0201 	orr.w	r2, r2, #1
 8000a14:	615a      	str	r2, [r3, #20]
        Rotbot_axis[AXIT_X_ROBOT].ramp_time=0x00U;
 8000a16:	4b08      	ldr	r3, [pc, #32]	@ (8000a38 <Interrup_gpio_OX+0x8c>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	635a      	str	r2, [r3, #52]	@ 0x34
        Rotbot_axis[AXIT_X_ROBOT].state = STANDSTILL;
 8000a1c:	4b06      	ldr	r3, [pc, #24]	@ (8000a38 <Interrup_gpio_OX+0x8c>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        Rotbot_axis[AXIT_X_ROBOT].current_speed=0x00U;
 8000a24:	4b04      	ldr	r3, [pc, #16]	@ (8000a38 <Interrup_gpio_OX+0x8c>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000a2a:	bf00      	nop
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a32:	4770      	bx	lr
 8000a34:	40020000 	.word	0x40020000
 8000a38:	20000198 	.word	0x20000198

08000a3c <Interrup_gpio_OY>:
void Interrup_gpio_OY(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
	GPIOC->ODR &=~(1<<7U);
 8000a40:	4b21      	ldr	r3, [pc, #132]	@ (8000ac8 <Interrup_gpio_OY+0x8c>)
 8000a42:	695b      	ldr	r3, [r3, #20]
 8000a44:	4a20      	ldr	r2, [pc, #128]	@ (8000ac8 <Interrup_gpio_OY+0x8c>)
 8000a46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000a4a:	6153      	str	r3, [r2, #20]
    __HAL_TIM_SET_COMPARE(Rotbot_axis[AXIT_Y_ROBOT].htim, Rotbot_axis[AXIT_Y_ROBOT].channel, 0x00u);
 8000a4c:	4b1f      	ldr	r3, [pc, #124]	@ (8000acc <Interrup_gpio_OY+0x90>)
 8000a4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d105      	bne.n	8000a60 <Interrup_gpio_OY+0x24>
 8000a54:	4b1d      	ldr	r3, [pc, #116]	@ (8000acc <Interrup_gpio_OY+0x90>)
 8000a56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a5e:	e018      	b.n	8000a92 <Interrup_gpio_OY+0x56>
 8000a60:	4b1a      	ldr	r3, [pc, #104]	@ (8000acc <Interrup_gpio_OY+0x90>)
 8000a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000a64:	2b04      	cmp	r3, #4
 8000a66:	d105      	bne.n	8000a74 <Interrup_gpio_OY+0x38>
 8000a68:	4b18      	ldr	r3, [pc, #96]	@ (8000acc <Interrup_gpio_OY+0x90>)
 8000a6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6c:	681a      	ldr	r2, [r3, #0]
 8000a6e:	2300      	movs	r3, #0
 8000a70:	6393      	str	r3, [r2, #56]	@ 0x38
 8000a72:	e00e      	b.n	8000a92 <Interrup_gpio_OY+0x56>
 8000a74:	4b15      	ldr	r3, [pc, #84]	@ (8000acc <Interrup_gpio_OY+0x90>)
 8000a76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000a78:	2b08      	cmp	r3, #8
 8000a7a:	d105      	bne.n	8000a88 <Interrup_gpio_OY+0x4c>
 8000a7c:	4b13      	ldr	r3, [pc, #76]	@ (8000acc <Interrup_gpio_OY+0x90>)
 8000a7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a80:	681a      	ldr	r2, [r3, #0]
 8000a82:	2300      	movs	r3, #0
 8000a84:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000a86:	e004      	b.n	8000a92 <Interrup_gpio_OY+0x56>
 8000a88:	4b10      	ldr	r3, [pc, #64]	@ (8000acc <Interrup_gpio_OY+0x90>)
 8000a8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a8c:	681a      	ldr	r2, [r3, #0]
 8000a8e:	2300      	movs	r3, #0
 8000a90:	6413      	str	r3, [r2, #64]	@ 0x40
    Rotbot_axis[AXIT_Y_ROBOT].htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000a92:	4b0e      	ldr	r3, [pc, #56]	@ (8000acc <Interrup_gpio_OY+0x90>)
 8000a94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	695a      	ldr	r2, [r3, #20]
 8000a9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000acc <Interrup_gpio_OY+0x90>)
 8000a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	f042 0201 	orr.w	r2, r2, #1
 8000aa4:	615a      	str	r2, [r3, #20]
    Rotbot_axis[AXIT_Y_ROBOT].ramp_time=0x00U;
 8000aa6:	4b09      	ldr	r3, [pc, #36]	@ (8000acc <Interrup_gpio_OY+0x90>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    Rotbot_axis[AXIT_Y_ROBOT].state = STANDSTILL;
 8000aae:	4b07      	ldr	r3, [pc, #28]	@ (8000acc <Interrup_gpio_OY+0x90>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    Rotbot_axis[AXIT_Y_ROBOT].current_speed=0x00U;
 8000ab6:	4b05      	ldr	r3, [pc, #20]	@ (8000acc <Interrup_gpio_OY+0x90>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8000abc:	bf00      	nop
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	40020800 	.word	0x40020800
 8000acc:	20000198 	.word	0x20000198

08000ad0 <Interrup_gpio_OZ>:
void Interrup_gpio_OZ(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
	GPIOC->ODR &=~(1<<9U);
 8000ad4:	4b26      	ldr	r3, [pc, #152]	@ (8000b70 <Interrup_gpio_OZ+0xa0>)
 8000ad6:	695b      	ldr	r3, [r3, #20]
 8000ad8:	4a25      	ldr	r2, [pc, #148]	@ (8000b70 <Interrup_gpio_OZ+0xa0>)
 8000ada:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000ade:	6153      	str	r3, [r2, #20]
	__HAL_TIM_SET_COMPARE(Rotbot_axis[AXIT_Z_ROBOT].htim, Rotbot_axis[AXIT_Z_ROBOT].channel, 0x00u);
 8000ae0:	4b24      	ldr	r3, [pc, #144]	@ (8000b74 <Interrup_gpio_OZ+0xa4>)
 8000ae2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d106      	bne.n	8000af8 <Interrup_gpio_OZ+0x28>
 8000aea:	4b22      	ldr	r3, [pc, #136]	@ (8000b74 <Interrup_gpio_OZ+0xa4>)
 8000aec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	2200      	movs	r2, #0
 8000af4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000af6:	e01d      	b.n	8000b34 <Interrup_gpio_OZ+0x64>
 8000af8:	4b1e      	ldr	r3, [pc, #120]	@ (8000b74 <Interrup_gpio_OZ+0xa4>)
 8000afa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000afe:	2b04      	cmp	r3, #4
 8000b00:	d106      	bne.n	8000b10 <Interrup_gpio_OZ+0x40>
 8000b02:	4b1c      	ldr	r3, [pc, #112]	@ (8000b74 <Interrup_gpio_OZ+0xa4>)
 8000b04:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000b08:	681a      	ldr	r2, [r3, #0]
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	6393      	str	r3, [r2, #56]	@ 0x38
 8000b0e:	e011      	b.n	8000b34 <Interrup_gpio_OZ+0x64>
 8000b10:	4b18      	ldr	r3, [pc, #96]	@ (8000b74 <Interrup_gpio_OZ+0xa4>)
 8000b12:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000b16:	2b08      	cmp	r3, #8
 8000b18:	d106      	bne.n	8000b28 <Interrup_gpio_OZ+0x58>
 8000b1a:	4b16      	ldr	r3, [pc, #88]	@ (8000b74 <Interrup_gpio_OZ+0xa4>)
 8000b1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	2300      	movs	r3, #0
 8000b24:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000b26:	e005      	b.n	8000b34 <Interrup_gpio_OZ+0x64>
 8000b28:	4b12      	ldr	r3, [pc, #72]	@ (8000b74 <Interrup_gpio_OZ+0xa4>)
 8000b2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	2300      	movs	r3, #0
 8000b32:	6413      	str	r3, [r2, #64]	@ 0x40
    Rotbot_axis[AXIT_Z_ROBOT].htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000b34:	4b0f      	ldr	r3, [pc, #60]	@ (8000b74 <Interrup_gpio_OZ+0xa4>)
 8000b36:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	695a      	ldr	r2, [r3, #20]
 8000b3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000b74 <Interrup_gpio_OZ+0xa4>)
 8000b40:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f042 0201 	orr.w	r2, r2, #1
 8000b4a:	615a      	str	r2, [r3, #20]
    Rotbot_axis[AXIT_Z_ROBOT].ramp_time=0x00U;
 8000b4c:	4b09      	ldr	r3, [pc, #36]	@ (8000b74 <Interrup_gpio_OZ+0xa4>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    Rotbot_axis[AXIT_Z_ROBOT].state = STANDSTILL;
 8000b54:	4b07      	ldr	r3, [pc, #28]	@ (8000b74 <Interrup_gpio_OZ+0xa4>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
    Rotbot_axis[AXIT_Z_ROBOT].current_speed=0x00U;
 8000b5c:	4b05      	ldr	r3, [pc, #20]	@ (8000b74 <Interrup_gpio_OZ+0xa4>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	40020800 	.word	0x40020800
 8000b74:	20000198 	.word	0x20000198

08000b78 <Motor_Busy>:
        Rotbot_axis[AXIT_Z_ROBOT].current_speed=0x00U;
	}

}
uint8_t Motor_Busy(void)// kiểm tra xem 3 trục robot có đã goàn toàn dừng lại chưa
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
	return (Rotbot_axis[0].busy || Rotbot_axis[1].busy || Rotbot_axis[2].busy) ;;
 8000b7c:	4b0d      	ldr	r3, [pc, #52]	@ (8000bb4 <Motor_Busy+0x3c>)
 8000b7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000b82:	b2db      	uxtb	r3, r3
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d10b      	bne.n	8000ba0 <Motor_Busy+0x28>
 8000b88:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb4 <Motor_Busy+0x3c>)
 8000b8a:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d105      	bne.n	8000ba0 <Motor_Busy+0x28>
 8000b94:	4b07      	ldr	r3, [pc, #28]	@ (8000bb4 <Motor_Busy+0x3c>)
 8000b96:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 8000b9a:	b2db      	uxtb	r3, r3
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <Motor_Busy+0x2c>
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	e000      	b.n	8000ba6 <Motor_Busy+0x2e>
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	b2db      	uxtb	r3, r3
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	20000198 	.word	0x20000198

08000bb8 <Move_Home_3Step>:
uint8_t Move_Home_3Step(volatile uint8_t * home_tep)// về home 3 giai đoạn
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
	//uint8_t result=0x00U;
	static uint16_t counter_100=0x00U;
	static uint8_t onetime=0x00U;
	static uint8_t step=0x00U;
	static uint16_t time=0x00U;
	if( *home_tep == 0x01)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	2b01      	cmp	r3, #1
 8000bc8:	d105      	bne.n	8000bd6 <Move_Home_3Step+0x1e>
	{
		step=0x01U;
 8000bca:	4ba3      	ldr	r3, [pc, #652]	@ (8000e58 <Move_Home_3Step+0x2a0>)
 8000bcc:	2201      	movs	r2, #1
 8000bce:	701a      	strb	r2, [r3, #0]
		*home_tep = 0x02U;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2202      	movs	r2, #2
 8000bd4:	701a      	strb	r2, [r3, #0]

	}
	switch(step)
 8000bd6:	4ba0      	ldr	r3, [pc, #640]	@ (8000e58 <Move_Home_3Step+0x2a0>)
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	3b01      	subs	r3, #1
 8000bdc:	2b03      	cmp	r3, #3
 8000bde:	f200 81a4 	bhi.w	8000f2a <Move_Home_3Step+0x372>
 8000be2:	a201      	add	r2, pc, #4	@ (adr r2, 8000be8 <Move_Home_3Step+0x30>)
 8000be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000be8:	08000bf9 	.word	0x08000bf9
 8000bec:	08000c9d 	.word	0x08000c9d
 8000bf0:	08000da5 	.word	0x08000da5
 8000bf4:	08000e75 	.word	0x08000e75
	{
		case 0x01U:
		{
            // step 1 : đưa Z VỀ 0 trước
			if(onetime==0x00U)
 8000bf8:	4b98      	ldr	r3, [pc, #608]	@ (8000e5c <Move_Home_3Step+0x2a4>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d125      	bne.n	8000c4c <Move_Home_3Step+0x94>
			{
				if(Motor_Busy()==0x00U)
 8000c00:	f7ff ffba 	bl	8000b78 <Motor_Busy>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d120      	bne.n	8000c4c <Move_Home_3Step+0x94>
				{
					Rotbot_axis[2].current_pos=13000U;
 8000c0a:	4b95      	ldr	r3, [pc, #596]	@ (8000e60 <Move_Home_3Step+0x2a8>)
 8000c0c:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8000c10:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
					if(Get_State_Sensor(AXIT_Z_ROBOT) == 0x00U) MC_MoveAbsolute(&Rotbot_axis[2],0x00U,5000U);
 8000c14:	2002      	movs	r0, #2
 8000c16:	f000 ff09 	bl	8001a2c <Get_State_Sensor>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d105      	bne.n	8000c2c <Move_Home_3Step+0x74>
 8000c20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c24:	2100      	movs	r1, #0
 8000c26:	488f      	ldr	r0, [pc, #572]	@ (8000e64 <Move_Home_3Step+0x2ac>)
 8000c28:	f7ff fd66 	bl	80006f8 <MC_MoveAbsolute>
					if(++counter_100 >= 2U)
 8000c2c:	4b8e      	ldr	r3, [pc, #568]	@ (8000e68 <Move_Home_3Step+0x2b0>)
 8000c2e:	881b      	ldrh	r3, [r3, #0]
 8000c30:	3301      	adds	r3, #1
 8000c32:	b29a      	uxth	r2, r3
 8000c34:	4b8c      	ldr	r3, [pc, #560]	@ (8000e68 <Move_Home_3Step+0x2b0>)
 8000c36:	801a      	strh	r2, [r3, #0]
 8000c38:	4b8b      	ldr	r3, [pc, #556]	@ (8000e68 <Move_Home_3Step+0x2b0>)
 8000c3a:	881b      	ldrh	r3, [r3, #0]
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	d905      	bls.n	8000c4c <Move_Home_3Step+0x94>
					{
						onetime=0x01U;
 8000c40:	4b86      	ldr	r3, [pc, #536]	@ (8000e5c <Move_Home_3Step+0x2a4>)
 8000c42:	2201      	movs	r2, #1
 8000c44:	701a      	strb	r2, [r3, #0]
						counter_100=0x00U;
 8000c46:	4b88      	ldr	r3, [pc, #544]	@ (8000e68 <Move_Home_3Step+0x2b0>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	801a      	strh	r2, [r3, #0]
					}
				}
			}
			if(Get_State_Sensor(AXIT_Z_ROBOT)==0x01U) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Z_ROBOT]);
 8000c4c:	2002      	movs	r0, #2
 8000c4e:	f000 feed 	bl	8001a2c <Get_State_Sensor>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d102      	bne.n	8000c5e <Move_Home_3Step+0xa6>
 8000c58:	4882      	ldr	r0, [pc, #520]	@ (8000e64 <Move_Home_3Step+0x2ac>)
 8000c5a:	f7ff fe5e 	bl	800091a <MC_MoveHomeAbsolute>
			if(Motor_Busy()==0x00U)
 8000c5e:	f7ff ff8b 	bl	8000b78 <Motor_Busy>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d115      	bne.n	8000c94 <Move_Home_3Step+0xdc>
			{
				if(++time>=1000U)
 8000c68:	4b80      	ldr	r3, [pc, #512]	@ (8000e6c <Move_Home_3Step+0x2b4>)
 8000c6a:	881b      	ldrh	r3, [r3, #0]
 8000c6c:	3301      	adds	r3, #1
 8000c6e:	b29a      	uxth	r2, r3
 8000c70:	4b7e      	ldr	r3, [pc, #504]	@ (8000e6c <Move_Home_3Step+0x2b4>)
 8000c72:	801a      	strh	r2, [r3, #0]
 8000c74:	4b7d      	ldr	r3, [pc, #500]	@ (8000e6c <Move_Home_3Step+0x2b4>)
 8000c76:	881b      	ldrh	r3, [r3, #0]
 8000c78:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000c7c:	f0c0 8157 	bcc.w	8000f2e <Move_Home_3Step+0x376>
				{
					time =0x00U;
 8000c80:	4b7a      	ldr	r3, [pc, #488]	@ (8000e6c <Move_Home_3Step+0x2b4>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	801a      	strh	r2, [r3, #0]
					step=0x02U;
 8000c86:	4b74      	ldr	r3, [pc, #464]	@ (8000e58 <Move_Home_3Step+0x2a0>)
 8000c88:	2202      	movs	r2, #2
 8000c8a:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000c8c:	4b73      	ldr	r3, [pc, #460]	@ (8000e5c <Move_Home_3Step+0x2a4>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	701a      	strb	r2, [r3, #0]
				}
			}
			else time=0x00U;
		}
		break;
 8000c92:	e14c      	b.n	8000f2e <Move_Home_3Step+0x376>
			else time=0x00U;
 8000c94:	4b75      	ldr	r3, [pc, #468]	@ (8000e6c <Move_Home_3Step+0x2b4>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	801a      	strh	r2, [r3, #0]
		break;
 8000c9a:	e148      	b.n	8000f2e <Move_Home_3Step+0x376>
		case 0x02U:
		{
			// step 2 : về home max 2 trục 550cm và 280cm, NẾU chạm home ở ngắt ngoài thì cho về MC_Stop
			if(onetime==0x00U)
 8000c9c:	4b6f      	ldr	r3, [pc, #444]	@ (8000e5c <Move_Home_3Step+0x2a4>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d145      	bne.n	8000d30 <Move_Home_3Step+0x178>
			{
				if(Motor_Busy()==0x00U)
 8000ca4:	f7ff ff68 	bl	8000b78 <Motor_Busy>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d140      	bne.n	8000d30 <Move_Home_3Step+0x178>
				{
					Rotbot_axis[0].current_pos=55000U;
 8000cae:	4b6c      	ldr	r3, [pc, #432]	@ (8000e60 <Move_Home_3Step+0x2a8>)
 8000cb0:	f24d 62d8 	movw	r2, #55000	@ 0xd6d8
 8000cb4:	615a      	str	r2, [r3, #20]
					Rotbot_axis[1].current_pos=28000U;
 8000cb6:	4b6a      	ldr	r3, [pc, #424]	@ (8000e60 <Move_Home_3Step+0x2a8>)
 8000cb8:	f646 5260 	movw	r2, #28000	@ 0x6d60
 8000cbc:	661a      	str	r2, [r3, #96]	@ 0x60
					Rotbot_axis[2].current_pos=13000U;
 8000cbe:	4b68      	ldr	r3, [pc, #416]	@ (8000e60 <Move_Home_3Step+0x2a8>)
 8000cc0:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8000cc4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
					if(Get_State_Sensor(AXIT_X_ROBOT) == 0x00U) MC_MoveAbsolute(&Rotbot_axis[0],0x00U,1500U);
 8000cc8:	2000      	movs	r0, #0
 8000cca:	f000 feaf 	bl	8001a2c <Get_State_Sensor>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d105      	bne.n	8000ce0 <Move_Home_3Step+0x128>
 8000cd4:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4861      	ldr	r0, [pc, #388]	@ (8000e60 <Move_Home_3Step+0x2a8>)
 8000cdc:	f7ff fd0c 	bl	80006f8 <MC_MoveAbsolute>
					if(Get_State_Sensor(AXIT_Y_ROBOT) == 0x00U) MC_MoveAbsolute(&Rotbot_axis[1],0x00U,1500U);
 8000ce0:	2001      	movs	r0, #1
 8000ce2:	f000 fea3 	bl	8001a2c <Get_State_Sensor>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d105      	bne.n	8000cf8 <Move_Home_3Step+0x140>
 8000cec:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	485f      	ldr	r0, [pc, #380]	@ (8000e70 <Move_Home_3Step+0x2b8>)
 8000cf4:	f7ff fd00 	bl	80006f8 <MC_MoveAbsolute>
					if(Get_State_Sensor(AXIT_Z_ROBOT) == 0x00U) MC_MoveAbsolute(&Rotbot_axis[2],0x00U,1500U);
 8000cf8:	2002      	movs	r0, #2
 8000cfa:	f000 fe97 	bl	8001a2c <Get_State_Sensor>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d105      	bne.n	8000d10 <Move_Home_3Step+0x158>
 8000d04:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4856      	ldr	r0, [pc, #344]	@ (8000e64 <Move_Home_3Step+0x2ac>)
 8000d0c:	f7ff fcf4 	bl	80006f8 <MC_MoveAbsolute>
				    if(++counter_100 > 1U)
 8000d10:	4b55      	ldr	r3, [pc, #340]	@ (8000e68 <Move_Home_3Step+0x2b0>)
 8000d12:	881b      	ldrh	r3, [r3, #0]
 8000d14:	3301      	adds	r3, #1
 8000d16:	b29a      	uxth	r2, r3
 8000d18:	4b53      	ldr	r3, [pc, #332]	@ (8000e68 <Move_Home_3Step+0x2b0>)
 8000d1a:	801a      	strh	r2, [r3, #0]
 8000d1c:	4b52      	ldr	r3, [pc, #328]	@ (8000e68 <Move_Home_3Step+0x2b0>)
 8000d1e:	881b      	ldrh	r3, [r3, #0]
 8000d20:	2b01      	cmp	r3, #1
 8000d22:	d905      	bls.n	8000d30 <Move_Home_3Step+0x178>
					{
				    	onetime=0x01U;
 8000d24:	4b4d      	ldr	r3, [pc, #308]	@ (8000e5c <Move_Home_3Step+0x2a4>)
 8000d26:	2201      	movs	r2, #1
 8000d28:	701a      	strb	r2, [r3, #0]
				    	counter_100=0x00U;
 8000d2a:	4b4f      	ldr	r3, [pc, #316]	@ (8000e68 <Move_Home_3Step+0x2b0>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	801a      	strh	r2, [r3, #0]
					}
				}

			}
			if(Get_State_Sensor(AXIT_X_ROBOT)==0x01U) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_X_ROBOT]);// NẾU K CHẠM HOME LÀ LỖI
 8000d30:	2000      	movs	r0, #0
 8000d32:	f000 fe7b 	bl	8001a2c <Get_State_Sensor>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d102      	bne.n	8000d42 <Move_Home_3Step+0x18a>
 8000d3c:	4848      	ldr	r0, [pc, #288]	@ (8000e60 <Move_Home_3Step+0x2a8>)
 8000d3e:	f7ff fdec 	bl	800091a <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Y_ROBOT)==0x01U) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Y_ROBOT]);
 8000d42:	2001      	movs	r0, #1
 8000d44:	f000 fe72 	bl	8001a2c <Get_State_Sensor>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b01      	cmp	r3, #1
 8000d4c:	d102      	bne.n	8000d54 <Move_Home_3Step+0x19c>
 8000d4e:	4848      	ldr	r0, [pc, #288]	@ (8000e70 <Move_Home_3Step+0x2b8>)
 8000d50:	f7ff fde3 	bl	800091a <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Z_ROBOT)==0x01U) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Z_ROBOT]);
 8000d54:	2002      	movs	r0, #2
 8000d56:	f000 fe69 	bl	8001a2c <Get_State_Sensor>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d102      	bne.n	8000d66 <Move_Home_3Step+0x1ae>
 8000d60:	4840      	ldr	r0, [pc, #256]	@ (8000e64 <Move_Home_3Step+0x2ac>)
 8000d62:	f7ff fdda 	bl	800091a <MC_MoveHomeAbsolute>
			if(Motor_Busy()==0x00U)
 8000d66:	f7ff ff07 	bl	8000b78 <Motor_Busy>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d115      	bne.n	8000d9c <Move_Home_3Step+0x1e4>
			{
				if(++time>=1000U)
 8000d70:	4b3e      	ldr	r3, [pc, #248]	@ (8000e6c <Move_Home_3Step+0x2b4>)
 8000d72:	881b      	ldrh	r3, [r3, #0]
 8000d74:	3301      	adds	r3, #1
 8000d76:	b29a      	uxth	r2, r3
 8000d78:	4b3c      	ldr	r3, [pc, #240]	@ (8000e6c <Move_Home_3Step+0x2b4>)
 8000d7a:	801a      	strh	r2, [r3, #0]
 8000d7c:	4b3b      	ldr	r3, [pc, #236]	@ (8000e6c <Move_Home_3Step+0x2b4>)
 8000d7e:	881b      	ldrh	r3, [r3, #0]
 8000d80:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000d84:	f0c0 80d5 	bcc.w	8000f32 <Move_Home_3Step+0x37a>
				{
					time =0x00U;
 8000d88:	4b38      	ldr	r3, [pc, #224]	@ (8000e6c <Move_Home_3Step+0x2b4>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	801a      	strh	r2, [r3, #0]
					step=0x03U;
 8000d8e:	4b32      	ldr	r3, [pc, #200]	@ (8000e58 <Move_Home_3Step+0x2a0>)
 8000d90:	2203      	movs	r2, #3
 8000d92:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000d94:	4b31      	ldr	r3, [pc, #196]	@ (8000e5c <Move_Home_3Step+0x2a4>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	701a      	strb	r2, [r3, #0]
				}

			}
			else time=0x00U;
		}
		break;
 8000d9a:	e0ca      	b.n	8000f32 <Move_Home_3Step+0x37a>
			else time=0x00U;
 8000d9c:	4b33      	ldr	r3, [pc, #204]	@ (8000e6c <Move_Home_3Step+0x2b4>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	801a      	strh	r2, [r3, #0]
		break;
 8000da2:	e0c6      	b.n	8000f32 <Move_Home_3Step+0x37a>
		case 0x03U:// đi xa khoảng 5CM mỗi trục
		{

			if(onetime==0x00U)
 8000da4:	4b2d      	ldr	r3, [pc, #180]	@ (8000e5c <Move_Home_3Step+0x2a4>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d121      	bne.n	8000df0 <Move_Home_3Step+0x238>
			{
				Rotbot_axis[0].current_pos=0x00U;
 8000dac:	4b2c      	ldr	r3, [pc, #176]	@ (8000e60 <Move_Home_3Step+0x2a8>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	615a      	str	r2, [r3, #20]
				Rotbot_axis[1].current_pos=0x00U;
 8000db2:	4b2b      	ldr	r3, [pc, #172]	@ (8000e60 <Move_Home_3Step+0x2a8>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	661a      	str	r2, [r3, #96]	@ 0x60
				Rotbot_axis[2].current_pos=0x00U;
 8000db8:	4b29      	ldr	r3, [pc, #164]	@ (8000e60 <Move_Home_3Step+0x2a8>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
				MC_MoveAbsolute(&Rotbot_axis[0],3000U,4000U);
 8000dc0:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000dc4:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000dc8:	4825      	ldr	r0, [pc, #148]	@ (8000e60 <Move_Home_3Step+0x2a8>)
 8000dca:	f7ff fc95 	bl	80006f8 <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[1],3000U,4000U);
 8000dce:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000dd2:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000dd6:	4826      	ldr	r0, [pc, #152]	@ (8000e70 <Move_Home_3Step+0x2b8>)
 8000dd8:	f7ff fc8e 	bl	80006f8 <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[2],3000U,4000U);
 8000ddc:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000de0:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000de4:	481f      	ldr	r0, [pc, #124]	@ (8000e64 <Move_Home_3Step+0x2ac>)
 8000de6:	f7ff fc87 	bl	80006f8 <MC_MoveAbsolute>
				onetime=0x01U;
 8000dea:	4b1c      	ldr	r3, [pc, #112]	@ (8000e5c <Move_Home_3Step+0x2a4>)
 8000dec:	2201      	movs	r2, #1
 8000dee:	701a      	strb	r2, [r3, #0]
			}
			if(Motor_Busy()==0x00U)
 8000df0:	f7ff fec2 	bl	8000b78 <Motor_Busy>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	f040 809d 	bne.w	8000f36 <Move_Home_3Step+0x37e>
			{

				if(++time>=1000U)
 8000dfc:	4b1b      	ldr	r3, [pc, #108]	@ (8000e6c <Move_Home_3Step+0x2b4>)
 8000dfe:	881b      	ldrh	r3, [r3, #0]
 8000e00:	3301      	adds	r3, #1
 8000e02:	b29a      	uxth	r2, r3
 8000e04:	4b19      	ldr	r3, [pc, #100]	@ (8000e6c <Move_Home_3Step+0x2b4>)
 8000e06:	801a      	strh	r2, [r3, #0]
 8000e08:	4b18      	ldr	r3, [pc, #96]	@ (8000e6c <Move_Home_3Step+0x2b4>)
 8000e0a:	881b      	ldrh	r3, [r3, #0]
 8000e0c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000e10:	f0c0 8091 	bcc.w	8000f36 <Move_Home_3Step+0x37e>
				{
					time =0x00U;
 8000e14:	4b15      	ldr	r3, [pc, #84]	@ (8000e6c <Move_Home_3Step+0x2b4>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	801a      	strh	r2, [r3, #0]
					step=0x04U;
 8000e1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e58 <Move_Home_3Step+0x2a0>)
 8000e1c:	2204      	movs	r2, #4
 8000e1e:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000e20:	4b0e      	ldr	r3, [pc, #56]	@ (8000e5c <Move_Home_3Step+0x2a4>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	701a      	strb	r2, [r3, #0]
					Rotbot_axis[0].current_pos +=1000U;
 8000e26:	4b0e      	ldr	r3, [pc, #56]	@ (8000e60 <Move_Home_3Step+0x2a8>)
 8000e28:	695b      	ldr	r3, [r3, #20]
 8000e2a:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000e2e:	461a      	mov	r2, r3
 8000e30:	4b0b      	ldr	r3, [pc, #44]	@ (8000e60 <Move_Home_3Step+0x2a8>)
 8000e32:	615a      	str	r2, [r3, #20]
					Rotbot_axis[1].current_pos +=1000U;
 8000e34:	4b0a      	ldr	r3, [pc, #40]	@ (8000e60 <Move_Home_3Step+0x2a8>)
 8000e36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e38:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000e3c:	461a      	mov	r2, r3
 8000e3e:	4b08      	ldr	r3, [pc, #32]	@ (8000e60 <Move_Home_3Step+0x2a8>)
 8000e40:	661a      	str	r2, [r3, #96]	@ 0x60
					Rotbot_axis[2].current_pos +=1000U;
 8000e42:	4b07      	ldr	r3, [pc, #28]	@ (8000e60 <Move_Home_3Step+0x2a8>)
 8000e44:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8000e48:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	4b04      	ldr	r3, [pc, #16]	@ (8000e60 <Move_Home_3Step+0x2a8>)
 8000e50:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
				}
			}
		}
		break;
 8000e54:	e06f      	b.n	8000f36 <Move_Home_3Step+0x37e>
 8000e56:	bf00      	nop
 8000e58:	2000027c 	.word	0x2000027c
 8000e5c:	2000027d 	.word	0x2000027d
 8000e60:	20000198 	.word	0x20000198
 8000e64:	20000230 	.word	0x20000230
 8000e68:	2000027e 	.word	0x2000027e
 8000e6c:	20000280 	.word	0x20000280
 8000e70:	200001e4 	.word	0x200001e4
		case 0x04U://
		{
			// step 2 : về home max 2 trục 550cm và 280cm, NẾU chạm home ở ngắt ngoài thì cho về MC_Stop
			if(onetime==0x00U)
 8000e74:	4b34      	ldr	r3, [pc, #208]	@ (8000f48 <Move_Home_3Step+0x390>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d120      	bne.n	8000ebe <Move_Home_3Step+0x306>
			{
				MC_MoveAbsolute(&Rotbot_axis[0],0x00U,1000U);
 8000e7c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000e80:	2100      	movs	r1, #0
 8000e82:	4832      	ldr	r0, [pc, #200]	@ (8000f4c <Move_Home_3Step+0x394>)
 8000e84:	f7ff fc38 	bl	80006f8 <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[1],0x00U,1000U);
 8000e88:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	4830      	ldr	r0, [pc, #192]	@ (8000f50 <Move_Home_3Step+0x398>)
 8000e90:	f7ff fc32 	bl	80006f8 <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[2],0x00U,1000U);
 8000e94:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000e98:	2100      	movs	r1, #0
 8000e9a:	482e      	ldr	r0, [pc, #184]	@ (8000f54 <Move_Home_3Step+0x39c>)
 8000e9c:	f7ff fc2c 	bl	80006f8 <MC_MoveAbsolute>
				Rotbot_axis[0].homing=0x01U;
 8000ea0:	4b2a      	ldr	r3, [pc, #168]	@ (8000f4c <Move_Home_3Step+0x394>)
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
				Rotbot_axis[1].homing=0x01U;
 8000ea8:	4b28      	ldr	r3, [pc, #160]	@ (8000f4c <Move_Home_3Step+0x394>)
 8000eaa:	2201      	movs	r2, #1
 8000eac:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
				Rotbot_axis[2].homing=0x01U;
 8000eb0:	4b26      	ldr	r3, [pc, #152]	@ (8000f4c <Move_Home_3Step+0x394>)
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				onetime=0x01U;
 8000eb8:	4b23      	ldr	r3, [pc, #140]	@ (8000f48 <Move_Home_3Step+0x390>)
 8000eba:	2201      	movs	r2, #1
 8000ebc:	701a      	strb	r2, [r3, #0]
			}
			if(Get_State_Sensor(AXIT_X_ROBOT)==0x01U) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_X_ROBOT]);// NẾU K CHẠM HOME LÀ LỖI
 8000ebe:	2000      	movs	r0, #0
 8000ec0:	f000 fdb4 	bl	8001a2c <Get_State_Sensor>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d102      	bne.n	8000ed0 <Move_Home_3Step+0x318>
 8000eca:	4820      	ldr	r0, [pc, #128]	@ (8000f4c <Move_Home_3Step+0x394>)
 8000ecc:	f7ff fd25 	bl	800091a <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Y_ROBOT)==0x01U) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Y_ROBOT]);
 8000ed0:	2001      	movs	r0, #1
 8000ed2:	f000 fdab 	bl	8001a2c <Get_State_Sensor>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b01      	cmp	r3, #1
 8000eda:	d102      	bne.n	8000ee2 <Move_Home_3Step+0x32a>
 8000edc:	481c      	ldr	r0, [pc, #112]	@ (8000f50 <Move_Home_3Step+0x398>)
 8000ede:	f7ff fd1c 	bl	800091a <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Z_ROBOT)==0x01U) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Z_ROBOT]);
 8000ee2:	2002      	movs	r0, #2
 8000ee4:	f000 fda2 	bl	8001a2c <Get_State_Sensor>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b01      	cmp	r3, #1
 8000eec:	d102      	bne.n	8000ef4 <Move_Home_3Step+0x33c>
 8000eee:	4819      	ldr	r0, [pc, #100]	@ (8000f54 <Move_Home_3Step+0x39c>)
 8000ef0:	f7ff fd13 	bl	800091a <MC_MoveHomeAbsolute>
			if(Motor_Busy()==0x00U)
 8000ef4:	f7ff fe40 	bl	8000b78 <Motor_Busy>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d11d      	bne.n	8000f3a <Move_Home_3Step+0x382>
			{
				if(++time>=1000U)
 8000efe:	4b16      	ldr	r3, [pc, #88]	@ (8000f58 <Move_Home_3Step+0x3a0>)
 8000f00:	881b      	ldrh	r3, [r3, #0]
 8000f02:	3301      	adds	r3, #1
 8000f04:	b29a      	uxth	r2, r3
 8000f06:	4b14      	ldr	r3, [pc, #80]	@ (8000f58 <Move_Home_3Step+0x3a0>)
 8000f08:	801a      	strh	r2, [r3, #0]
 8000f0a:	4b13      	ldr	r3, [pc, #76]	@ (8000f58 <Move_Home_3Step+0x3a0>)
 8000f0c:	881b      	ldrh	r3, [r3, #0]
 8000f0e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000f12:	d312      	bcc.n	8000f3a <Move_Home_3Step+0x382>
				{
					time =0x00U;
 8000f14:	4b10      	ldr	r3, [pc, #64]	@ (8000f58 <Move_Home_3Step+0x3a0>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	801a      	strh	r2, [r3, #0]
					onetime=0x00U;
 8000f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f48 <Move_Home_3Step+0x390>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	701a      	strb	r2, [r3, #0]
					step=0x00U;
 8000f20:	4b0e      	ldr	r3, [pc, #56]	@ (8000f5c <Move_Home_3Step+0x3a4>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	701a      	strb	r2, [r3, #0]
					return 0x01U;
 8000f26:	2301      	movs	r3, #1
 8000f28:	e009      	b.n	8000f3e <Move_Home_3Step+0x386>
			}
		}
		break;

		default:
		break;
 8000f2a:	bf00      	nop
 8000f2c:	e006      	b.n	8000f3c <Move_Home_3Step+0x384>
		break;
 8000f2e:	bf00      	nop
 8000f30:	e004      	b.n	8000f3c <Move_Home_3Step+0x384>
		break;
 8000f32:	bf00      	nop
 8000f34:	e002      	b.n	8000f3c <Move_Home_3Step+0x384>
		break;
 8000f36:	bf00      	nop
 8000f38:	e000      	b.n	8000f3c <Move_Home_3Step+0x384>
		break;
 8000f3a:	bf00      	nop
	}
	return 0x00U;
 8000f3c:	2300      	movs	r3, #0
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	2000027d 	.word	0x2000027d
 8000f4c:	20000198 	.word	0x20000198
 8000f50:	200001e4 	.word	0x200001e4
 8000f54:	20000230 	.word	0x20000230
 8000f58:	20000280 	.word	0x20000280
 8000f5c:	2000027c 	.word	0x2000027c

08000f60 <MC_MoveLinear>:
uint8_t MC_MoveLinear(int32_t posx,int32_t posy,int32_t posz,float freq_max )// thời điểm kết thúc gần bằng nhau tuyệt đối
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b08a      	sub	sp, #40	@ 0x28
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	607a      	str	r2, [r7, #4]
 8000f6c:	ed87 0a00 	vstr	s0, [r7]
	float deltaX=(float)( posx > Rotbot_axis[0].current_pos ? posx-Rotbot_axis[0].current_pos : Rotbot_axis[0].current_pos - posx);
 8000f70:	4b3e      	ldr	r3, [pc, #248]	@ (800106c <MC_MoveLinear+0x10c>)
 8000f72:	695b      	ldr	r3, [r3, #20]
 8000f74:	68fa      	ldr	r2, [r7, #12]
 8000f76:	429a      	cmp	r2, r3
 8000f78:	dd08      	ble.n	8000f8c <MC_MoveLinear+0x2c>
 8000f7a:	4b3c      	ldr	r3, [pc, #240]	@ (800106c <MC_MoveLinear+0x10c>)
 8000f7c:	695b      	ldr	r3, [r3, #20]
 8000f7e:	68fa      	ldr	r2, [r7, #12]
 8000f80:	1ad3      	subs	r3, r2, r3
 8000f82:	ee07 3a90 	vmov	s15, r3
 8000f86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f8a:	e007      	b.n	8000f9c <MC_MoveLinear+0x3c>
 8000f8c:	4b37      	ldr	r3, [pc, #220]	@ (800106c <MC_MoveLinear+0x10c>)
 8000f8e:	695a      	ldr	r2, [r3, #20]
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	1ad3      	subs	r3, r2, r3
 8000f94:	ee07 3a90 	vmov	s15, r3
 8000f98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f9c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float deltaY=(float)( posy > Rotbot_axis[1].current_pos ? posy-Rotbot_axis[1].current_pos : Rotbot_axis[1].current_pos - posy);
 8000fa0:	4b32      	ldr	r3, [pc, #200]	@ (800106c <MC_MoveLinear+0x10c>)
 8000fa2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fa4:	68ba      	ldr	r2, [r7, #8]
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	dd08      	ble.n	8000fbc <MC_MoveLinear+0x5c>
 8000faa:	4b30      	ldr	r3, [pc, #192]	@ (800106c <MC_MoveLinear+0x10c>)
 8000fac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fae:	68ba      	ldr	r2, [r7, #8]
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	ee07 3a90 	vmov	s15, r3
 8000fb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fba:	e007      	b.n	8000fcc <MC_MoveLinear+0x6c>
 8000fbc:	4b2b      	ldr	r3, [pc, #172]	@ (800106c <MC_MoveLinear+0x10c>)
 8000fbe:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	1ad3      	subs	r3, r2, r3
 8000fc4:	ee07 3a90 	vmov	s15, r3
 8000fc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fcc:	edc7 7a08 	vstr	s15, [r7, #32]
	float Lmax = (deltaX > deltaY) ? deltaX : deltaY;
 8000fd0:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8000fd4:	edd7 7a08 	vldr	s15, [r7, #32]
 8000fd8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fe0:	dd01      	ble.n	8000fe6 <MC_MoveLinear+0x86>
 8000fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fe4:	e000      	b.n	8000fe8 <MC_MoveLinear+0x88>
 8000fe6:	6a3b      	ldr	r3, [r7, #32]
 8000fe8:	61fb      	str	r3, [r7, #28]
	MC_MoveAbsolute(&Rotbot_axis[2],posz,freq_max);
 8000fea:	edd7 7a00 	vldr	s15, [r7]
 8000fee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ff2:	ee17 2a90 	vmov	r2, s15
 8000ff6:	6879      	ldr	r1, [r7, #4]
 8000ff8:	481d      	ldr	r0, [pc, #116]	@ (8001070 <MC_MoveLinear+0x110>)
 8000ffa:	f7ff fb7d 	bl	80006f8 <MC_MoveAbsolute>
	if(Lmax==0x00U) return 0;
 8000ffe:	edd7 7a07 	vldr	s15, [r7, #28]
 8001002:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800100a:	d101      	bne.n	8001010 <MC_MoveLinear+0xb0>
 800100c:	2300      	movs	r3, #0
 800100e:	e028      	b.n	8001062 <MC_MoveLinear+0x102>
	uint32_t freqx=(uint32_t)((freq_max*deltaX/Lmax));
 8001010:	ed97 7a00 	vldr	s14, [r7]
 8001014:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001018:	ee67 6a27 	vmul.f32	s13, s14, s15
 800101c:	ed97 7a07 	vldr	s14, [r7, #28]
 8001020:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001024:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001028:	ee17 3a90 	vmov	r3, s15
 800102c:	61bb      	str	r3, [r7, #24]
	uint32_t freqy=(uint32_t)((freq_max*deltaY/Lmax));
 800102e:	ed97 7a00 	vldr	s14, [r7]
 8001032:	edd7 7a08 	vldr	s15, [r7, #32]
 8001036:	ee67 6a27 	vmul.f32	s13, s14, s15
 800103a:	ed97 7a07 	vldr	s14, [r7, #28]
 800103e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001042:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001046:	ee17 3a90 	vmov	r3, s15
 800104a:	617b      	str	r3, [r7, #20]
	MC_MoveAbsolute(&Rotbot_axis[0],posx,freqx);
 800104c:	69ba      	ldr	r2, [r7, #24]
 800104e:	68f9      	ldr	r1, [r7, #12]
 8001050:	4806      	ldr	r0, [pc, #24]	@ (800106c <MC_MoveLinear+0x10c>)
 8001052:	f7ff fb51 	bl	80006f8 <MC_MoveAbsolute>
	MC_MoveAbsolute(&Rotbot_axis[1],posy,freqy);
 8001056:	697a      	ldr	r2, [r7, #20]
 8001058:	68b9      	ldr	r1, [r7, #8]
 800105a:	4806      	ldr	r0, [pc, #24]	@ (8001074 <MC_MoveLinear+0x114>)
 800105c:	f7ff fb4c 	bl	80006f8 <MC_MoveAbsolute>
	return 0x01U;
 8001060:	2301      	movs	r3, #1
}
 8001062:	4618      	mov	r0, r3
 8001064:	3728      	adds	r7, #40	@ 0x28
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	20000198 	.word	0x20000198
 8001070:	20000230 	.word	0x20000230
 8001074:	200001e4 	.word	0x200001e4

08001078 <MC_MoveHandle>:
void MC_MoveHandle(uint8_t axis,uint8_t status, int dir)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	4603      	mov	r3, r0
 8001080:	603a      	str	r2, [r7, #0]
 8001082:	71fb      	strb	r3, [r7, #7]
 8001084:	460b      	mov	r3, r1
 8001086:	71bb      	strb	r3, [r7, #6]
	switch(status)
 8001088:	79bb      	ldrb	r3, [r7, #6]
 800108a:	2b03      	cmp	r3, #3
 800108c:	d04f      	beq.n	800112e <MC_MoveHandle+0xb6>
 800108e:	2b03      	cmp	r3, #3
 8001090:	dc57      	bgt.n	8001142 <MC_MoveHandle+0xca>
 8001092:	2b01      	cmp	r3, #1
 8001094:	d002      	beq.n	800109c <MC_MoveHandle+0x24>
 8001096:	2b02      	cmp	r3, #2
 8001098:	d017      	beq.n	80010ca <MC_MoveHandle+0x52>
			MC_MoveHomeAbsolute(&Rotbot_axis[axis]);
		}
		break;

		default:
		break;
 800109a:	e052      	b.n	8001142 <MC_MoveHandle+0xca>
			MC_MoveAbsolute(&Rotbot_axis[axis],dir*Rotbot_axis[axis].max_axis,3000U);
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	224c      	movs	r2, #76	@ 0x4c
 80010a0:	fb02 f303 	mul.w	r3, r2, r3
 80010a4:	4a29      	ldr	r2, [pc, #164]	@ (800114c <MC_MoveHandle+0xd4>)
 80010a6:	1898      	adds	r0, r3, r2
 80010a8:	79fb      	ldrb	r3, [r7, #7]
 80010aa:	4a28      	ldr	r2, [pc, #160]	@ (800114c <MC_MoveHandle+0xd4>)
 80010ac:	214c      	movs	r1, #76	@ 0x4c
 80010ae:	fb01 f303 	mul.w	r3, r1, r3
 80010b2:	4413      	add	r3, r2
 80010b4:	3344      	adds	r3, #68	@ 0x44
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	683a      	ldr	r2, [r7, #0]
 80010ba:	fb02 f303 	mul.w	r3, r2, r3
 80010be:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80010c2:	4619      	mov	r1, r3
 80010c4:	f7ff fb18 	bl	80006f8 <MC_MoveAbsolute>
		break;
 80010c8:	e03c      	b.n	8001144 <MC_MoveHandle+0xcc>
			if(dir==0x00U)
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d119      	bne.n	8001104 <MC_MoveHandle+0x8c>
				int32_t value = (Rotbot_axis[axis].current_pos > 10U) ? Rotbot_axis[axis].current_pos - 10U : 0x00U;
 80010d0:	79fb      	ldrb	r3, [r7, #7]
 80010d2:	4a1e      	ldr	r2, [pc, #120]	@ (800114c <MC_MoveHandle+0xd4>)
 80010d4:	214c      	movs	r1, #76	@ 0x4c
 80010d6:	fb01 f303 	mul.w	r3, r1, r3
 80010da:	4413      	add	r3, r2
 80010dc:	3314      	adds	r3, #20
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	2b0a      	cmp	r3, #10
 80010e2:	bf38      	it	cc
 80010e4:	230a      	movcc	r3, #10
 80010e6:	3b0a      	subs	r3, #10
 80010e8:	60fb      	str	r3, [r7, #12]
				MC_MoveAbsolute(&Rotbot_axis[axis],value,5000U);
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	224c      	movs	r2, #76	@ 0x4c
 80010ee:	fb02 f303 	mul.w	r3, r2, r3
 80010f2:	4a16      	ldr	r2, [pc, #88]	@ (800114c <MC_MoveHandle+0xd4>)
 80010f4:	4413      	add	r3, r2
 80010f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010fa:	68f9      	ldr	r1, [r7, #12]
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff fafb 	bl	80006f8 <MC_MoveAbsolute>
		break;
 8001102:	e01f      	b.n	8001144 <MC_MoveHandle+0xcc>
				MC_MoveAbsolute(&Rotbot_axis[axis],Rotbot_axis[axis].current_pos + 10U,5000U);
 8001104:	79fb      	ldrb	r3, [r7, #7]
 8001106:	224c      	movs	r2, #76	@ 0x4c
 8001108:	fb02 f303 	mul.w	r3, r2, r3
 800110c:	4a0f      	ldr	r2, [pc, #60]	@ (800114c <MC_MoveHandle+0xd4>)
 800110e:	1898      	adds	r0, r3, r2
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	4a0e      	ldr	r2, [pc, #56]	@ (800114c <MC_MoveHandle+0xd4>)
 8001114:	214c      	movs	r1, #76	@ 0x4c
 8001116:	fb01 f303 	mul.w	r3, r1, r3
 800111a:	4413      	add	r3, r2
 800111c:	3314      	adds	r3, #20
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	330a      	adds	r3, #10
 8001122:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001126:	4619      	mov	r1, r3
 8001128:	f7ff fae6 	bl	80006f8 <MC_MoveAbsolute>
		break;
 800112c:	e00a      	b.n	8001144 <MC_MoveHandle+0xcc>
			MC_MoveHomeAbsolute(&Rotbot_axis[axis]);
 800112e:	79fb      	ldrb	r3, [r7, #7]
 8001130:	224c      	movs	r2, #76	@ 0x4c
 8001132:	fb02 f303 	mul.w	r3, r2, r3
 8001136:	4a05      	ldr	r2, [pc, #20]	@ (800114c <MC_MoveHandle+0xd4>)
 8001138:	4413      	add	r3, r2
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff fbed 	bl	800091a <MC_MoveHomeAbsolute>
		break;
 8001140:	e000      	b.n	8001144 <MC_MoveHandle+0xcc>
		break;
 8001142:	bf00      	nop
	}
}
 8001144:	bf00      	nop
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	20000198 	.word	0x20000198

08001150 <Rotbot_controler>:
void Rotbot_controler(MC_Axis_t* axis)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
	int32_t curent_counter=0x00U;
 8001158:	2300      	movs	r3, #0
 800115a:	60fb      	str	r3, [r7, #12]
	uint32_t new_arr=0x00U;
 800115c:	2300      	movs	r3, #0
 800115e:	60bb      	str	r3, [r7, #8]
    switch (axis->state)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001166:	b2db      	uxtb	r3, r3
 8001168:	3b01      	subs	r3, #1
 800116a:	2b04      	cmp	r3, #4
 800116c:	f200 80ae 	bhi.w	80012cc <Rotbot_controler+0x17c>
 8001170:	a201      	add	r2, pc, #4	@ (adr r2, 8001178 <Rotbot_controler+0x28>)
 8001172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001176:	bf00      	nop
 8001178:	0800118d 	.word	0x0800118d
 800117c:	080011bd 	.word	0x080011bd
 8001180:	08001241 	.word	0x08001241
 8001184:	0800125f 	.word	0x0800125f
 8001188:	080012ab 	.word	0x080012ab
    {
		case START_RUN:
		{
			Timer_PWM_Chanal_Start(axis);
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f7ff fb3f 	bl	8000810 <Timer_PWM_Chanal_Start>
			if(axis->homing==0x01U)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001198:	b2db      	uxtb	r3, r3
 800119a:	2b01      	cmp	r3, #1
 800119c:	d104      	bne.n	80011a8 <Rotbot_controler+0x58>
			{
				axis->state =HOME_STOPPING;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2205      	movs	r2, #5
 80011a2:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 80011a6:	e003      	b.n	80011b0 <Rotbot_controler+0x60>
				//time1khz=0x00U;
			}
			else
			{
				axis->state = ACCELERATING;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2202      	movs	r2, #2
 80011ac:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			}

			axis->ramp_time++;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011b4:	1c5a      	adds	r2, r3, #1
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	635a      	str	r2, [r3, #52]	@ 0x34
		}
		break;
 80011ba:	e08e      	b.n	80012da <Rotbot_controler+0x18a>
        case ACCELERATING://Đang tăng tốc
            // Tăng vận tốc dần dần
        	if(axis->ramp_time>=TIME_RAMPING)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011c0:	2b64      	cmp	r3, #100	@ 0x64
 80011c2:	d916      	bls.n	80011f2 <Rotbot_controler+0xa2>
			{
        		axis->fulse_stop = axis->counter_pos;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6a1a      	ldr	r2, [r3, #32]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	639a      	str	r2, [r3, #56]	@ 0x38
        		axis->ramp_time --;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011d0:	1e5a      	subs	r2, r3, #1
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	635a      	str	r2, [r3, #52]	@ 0x34
        		axis->state = CONSTANT_VEL;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2203      	movs	r2, #3
 80011da:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        		if(axis->target_speed>SET_SPEED_1000HZ) axis->current_speed = axis->target_speed;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80011e6:	d919      	bls.n	800121c <Rotbot_controler+0xcc>
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	625a      	str	r2, [r3, #36]	@ 0x24
 80011f0:	e014      	b.n	800121c <Rotbot_controler+0xcc>
        		// TÌM Số xung đã được ramping, để khi còn lại số xung này thì giảm
        		// ĐÂY Chính là số xung còn lại axis->counter_pos
			}
        	else
        	{
        		axis->current_speed = SET_SPEED_1000HZ + (uint32_t)((axis->accel)*triangle_array[axis->ramp_time]);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011fc:	4a92      	ldr	r2, [pc, #584]	@ (8001448 <Rotbot_controler+0x2f8>)
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	4413      	add	r3, r2
 8001202:	edd3 7a00 	vldr	s15, [r3]
 8001206:	ee67 7a27 	vmul.f32	s15, s14, s15
 800120a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800120e:	ee17 3a90 	vmov	r3, s15
 8001212:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001216:	461a      	mov	r2, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	625a      	str	r2, [r3, #36]	@ 0x24
        	}
        	axis->ramp_time++;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001220:	1c5a      	adds	r2, r3, #1
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	635a      	str	r2, [r3, #52]	@ 0x34
        	// có trường hợp mà thời gian chạy mà ramping chưa max mà đã dừng thì luôn luôn so sánh số xung hiện tại và tổng số xung cần băm
        	if(axis->delta_pos <= (2*axis->counter_pos))
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	69db      	ldr	r3, [r3, #28]
 800122a:	461a      	mov	r2, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6a1b      	ldr	r3, [r3, #32]
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	429a      	cmp	r2, r3
 8001234:	d84c      	bhi.n	80012d0 <Rotbot_controler+0x180>
        	{
        		axis->state = DECELERATING;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2204      	movs	r2, #4
 800123a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        	}
            break;
 800123e:	e047      	b.n	80012d0 <Rotbot_controler+0x180>

        case CONSTANT_VEL:// chạy với tần số cố định
        	if((axis->delta_pos-axis->counter_pos) <= axis->fulse_stop)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	69db      	ldr	r3, [r3, #28]
 8001244:	461a      	mov	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6a1b      	ldr	r3, [r3, #32]
 800124a:	1ad2      	subs	r2, r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001250:	429a      	cmp	r2, r3
 8001252:	d83f      	bhi.n	80012d4 <Rotbot_controler+0x184>
			{
        		axis->state = DECELERATING;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2204      	movs	r2, #4
 8001258:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			}
        	break;
 800125c:	e03a      	b.n	80012d4 <Rotbot_controler+0x184>
        case DECELERATING:
        	axis->ramp_time--;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001262:	1e5a      	subs	r2, r3, #1
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	635a      	str	r2, [r3, #52]	@ 0x34
			if(axis->ramp_time <=0 ) axis->ramp_time=0x00U;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800126c:	2b00      	cmp	r3, #0
 800126e:	dc02      	bgt.n	8001276 <Rotbot_controler+0x126>
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2200      	movs	r2, #0
 8001274:	635a      	str	r2, [r3, #52]	@ 0x34
			if(axis->ramp_time<TIME_RAMPING)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800127a:	2b64      	cmp	r3, #100	@ 0x64
 800127c:	d82c      	bhi.n	80012d8 <Rotbot_controler+0x188>
			{
				axis->current_speed =SET_SPEED_1000HZ + (uint32_t)((axis->accel)*triangle_array[axis->ramp_time]);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001288:	4a6f      	ldr	r2, [pc, #444]	@ (8001448 <Rotbot_controler+0x2f8>)
 800128a:	009b      	lsls	r3, r3, #2
 800128c:	4413      	add	r3, r2
 800128e:	edd3 7a00 	vldr	s15, [r3]
 8001292:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001296:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800129a:	ee17 3a90 	vmov	r3, s15
 800129e:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80012a2:	461a      	mov	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	625a      	str	r2, [r3, #36]	@ 0x24
			}
        	break;
 80012a8:	e016      	b.n	80012d8 <Rotbot_controler+0x188>
        case HOME_STOPPING:
			if(axis->current_pos > 1500U)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	695b      	ldr	r3, [r3, #20]
 80012ae:	461a      	mov	r2, r3
 80012b0:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d904      	bls.n	80012c2 <Rotbot_controler+0x172>
			{
				axis->current_speed =SET_SPEED_1000HZ;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80012be:	625a      	str	r2, [r3, #36]	@ 0x24
			}
			else
			{
				axis->current_speed =SET_SPEED_500HZ;
			}
        	break;
 80012c0:	e00b      	b.n	80012da <Rotbot_controler+0x18a>
				axis->current_speed =SET_SPEED_500HZ;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80012c8:	625a      	str	r2, [r3, #36]	@ 0x24
        	break;
 80012ca:	e006      	b.n	80012da <Rotbot_controler+0x18a>
        default:
            break;
 80012cc:	bf00      	nop
 80012ce:	e004      	b.n	80012da <Rotbot_controler+0x18a>
            break;
 80012d0:	bf00      	nop
 80012d2:	e002      	b.n	80012da <Rotbot_controler+0x18a>
        	break;
 80012d4:	bf00      	nop
 80012d6:	e000      	b.n	80012da <Rotbot_controler+0x18a>
        	break;
 80012d8:	bf00      	nop
    }
    // CẬP NHẬT PHẦN CỨNG
    if ( axis->busy==0x01)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	f040 80eb 	bne.w	80014be <Rotbot_controler+0x36e>
    {
    	if(axis->current_speed >= SET_SPEED_500HZ)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012ec:	f5b3 7ff9 	cmp.w	r3, #498	@ 0x1f2
 80012f0:	d936      	bls.n	8001360 <Rotbot_controler+0x210>
    	{
			 new_arr = (uint32_t)(1000000U / (uint32_t)(axis->current_speed)); // Giả sử Clock Timer 1MHz
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012f6:	461a      	mov	r2, r3
 80012f8:	4b54      	ldr	r3, [pc, #336]	@ (800144c <Rotbot_controler+0x2fc>)
 80012fa:	fbb3 f3f2 	udiv	r3, r3, r2
 80012fe:	60bb      	str	r3, [r7, #8]
			__HAL_TIM_SET_AUTORELOAD(axis->htim, (new_arr));
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	68ba      	ldr	r2, [r7, #8]
 8001308:	62da      	str	r2, [r3, #44]	@ 0x2c
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	68ba      	ldr	r2, [r7, #8]
 8001310:	60da      	str	r2, [r3, #12]
			__HAL_TIM_SET_COMPARE(axis->htim, axis->channel, (new_arr / 2));
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d106      	bne.n	8001328 <Rotbot_controler+0x1d8>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	68ba      	ldr	r2, [r7, #8]
 8001322:	0852      	lsrs	r2, r2, #1
 8001324:	635a      	str	r2, [r3, #52]	@ 0x34
 8001326:	e01b      	b.n	8001360 <Rotbot_controler+0x210>
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	2b04      	cmp	r3, #4
 800132e:	d106      	bne.n	800133e <Rotbot_controler+0x1ee>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	085b      	lsrs	r3, r3, #1
 800133a:	6393      	str	r3, [r2, #56]	@ 0x38
 800133c:	e010      	b.n	8001360 <Rotbot_controler+0x210>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	2b08      	cmp	r3, #8
 8001344:	d106      	bne.n	8001354 <Rotbot_controler+0x204>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	085b      	lsrs	r3, r3, #1
 8001350:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001352:	e005      	b.n	8001360 <Rotbot_controler+0x210>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	085b      	lsrs	r3, r3, #1
 800135e:	6413      	str	r3, [r2, #64]	@ 0x40
    	}
        curent_counter=axis->htim_counter->Instance->CNT;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001368:	60fb      	str	r3, [r7, #12]
        if(axis->direction == 0x00)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001370:	2b00      	cmp	r3, #0
 8001372:	d112      	bne.n	800139a <Rotbot_controler+0x24a>
        {
                axis->current_pos += ((curent_counter-axis->counter_pos));
 8001374:	68fa      	ldr	r2, [r7, #12]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6a1b      	ldr	r3, [r3, #32]
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	687a      	ldr	r2, [r7, #4]
 800137e:	6952      	ldr	r2, [r2, #20]
 8001380:	4413      	add	r3, r2
 8001382:	461a      	mov	r2, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	615a      	str	r2, [r3, #20]
                axis->current_pos +=axis->offset;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	695b      	ldr	r3, [r3, #20]
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8001392:	441a      	add	r2, r3
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	615a      	str	r2, [r3, #20]
 8001398:	e011      	b.n	80013be <Rotbot_controler+0x26e>
        }
        else
        {
        	axis->current_pos -= (curent_counter-axis->counter_pos);
 800139a:	68fa      	ldr	r2, [r7, #12]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6a1b      	ldr	r3, [r3, #32]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	687a      	ldr	r2, [r7, #4]
 80013a4:	6952      	ldr	r2, [r2, #20]
 80013a6:	1ad3      	subs	r3, r2, r3
 80013a8:	461a      	mov	r2, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	615a      	str	r2, [r3, #20]
        	axis->current_pos -=axis->offset;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	695b      	ldr	r3, [r3, #20]
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 80013b8:	1a9a      	subs	r2, r3, r2
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	615a      	str	r2, [r3, #20]
        }
        axis->offset=0x00U;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2200      	movs	r2, #0
 80013c2:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
        Update_Input_Register(axis->indexaxis,axis->current_pos,axis->current_speed,(uint16_t)axis->state);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	695b      	ldr	r3, [r3, #20]
 80013d0:	b299      	uxth	r1, r3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013d6:	b29a      	uxth	r2, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	f00b f960 	bl	800c6a4 <Update_Input_Register>
        axis->counter_pos = curent_counter;
 80013e4:	68fa      	ldr	r2, [r7, #12]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	621a      	str	r2, [r3, #32]
        if(axis->done == 0x01U)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d148      	bne.n	8001486 <Rotbot_controler+0x336>
        {
        	axis->homing=0x00U;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2200      	movs	r2, #0
 80013f8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        	axis->done = 0x00U;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2200      	movs	r2, #0
 8001400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            axis->busy = 0x00U;// lần sau mới cho busy về 0
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2200      	movs	r2, #0
 8001408:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, 0x00u);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d105      	bne.n	8001420 <Rotbot_controler+0x2d0>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	2200      	movs	r2, #0
 800141c:	635a      	str	r2, [r3, #52]	@ 0x34
 800141e:	e01c      	b.n	800145a <Rotbot_controler+0x30a>
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	2b04      	cmp	r3, #4
 8001426:	d105      	bne.n	8001434 <Rotbot_controler+0x2e4>
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	2300      	movs	r3, #0
 8001430:	6393      	str	r3, [r2, #56]	@ 0x38
 8001432:	e012      	b.n	800145a <Rotbot_controler+0x30a>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	2b08      	cmp	r3, #8
 800143a:	d109      	bne.n	8001450 <Rotbot_controler+0x300>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	2300      	movs	r3, #0
 8001444:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001446:	e008      	b.n	800145a <Rotbot_controler+0x30a>
 8001448:	0800d218 	.word	0x0800d218
 800144c:	000f4240 	.word	0x000f4240
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	2300      	movs	r3, #0
 8001458:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_AUTORELOAD(axis->htim, SET_FREQ_1KHZ);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001464:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800146e:	60da      	str	r2, [r3, #12]
            axis->htim->Instance->EGR |= TIM_EGR_UG; // Ép cập nhật để ra 0V ngay lập tức
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	695a      	ldr	r2, [r3, #20]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f042 0201 	orr.w	r2, r2, #1
 8001482:	615a      	str	r2, [r3, #20]
            axis->done = 0x01U;
            axis->ramp_time=0x00U;
            axis->fulse_stop=0x00U;
        }
    }
}
 8001484:	e01b      	b.n	80014be <Rotbot_controler+0x36e>
        else if ( axis->current_pos == axis->target_pos || axis->ramp_time==0x00U)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	695a      	ldr	r2, [r3, #20]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	699b      	ldr	r3, [r3, #24]
 800148e:	429a      	cmp	r2, r3
 8001490:	d003      	beq.n	800149a <Rotbot_controler+0x34a>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001496:	2b00      	cmp	r3, #0
 8001498:	d111      	bne.n	80014be <Rotbot_controler+0x36e>
            axis->current_speed = SET_SPEED_1000HZ;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80014a0:	625a      	str	r2, [r3, #36]	@ 0x24
            axis->state = STANDSTILL;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2200      	movs	r2, #0
 80014a6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
            axis->done = 0x01U;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2201      	movs	r2, #1
 80014ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            axis->ramp_time=0x00U;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2200      	movs	r2, #0
 80014b6:	635a      	str	r2, [r3, #52]	@ 0x34
            axis->fulse_stop=0x00U;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2200      	movs	r2, #0
 80014bc:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80014be:	bf00      	nop
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop

080014c8 <MC_Control_Interrupt>:
void  MC_Control_Interrupt(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 80014ce:	2300      	movs	r3, #0
 80014d0:	607b      	str	r3, [r7, #4]
 80014d2:	e00b      	b.n	80014ec <MC_Control_Interrupt+0x24>
	{
		Rotbot_controler(&Rotbot_axis[i]);// thay đổi tần số ở đây
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	224c      	movs	r2, #76	@ 0x4c
 80014d8:	fb02 f303 	mul.w	r3, r2, r3
 80014dc:	4a07      	ldr	r2, [pc, #28]	@ (80014fc <MC_Control_Interrupt+0x34>)
 80014de:	4413      	add	r3, r2
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff fe35 	bl	8001150 <Rotbot_controler>
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	3301      	adds	r3, #1
 80014ea:	607b      	str	r3, [r7, #4]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2b02      	cmp	r3, #2
 80014f0:	ddf0      	ble.n	80014d4 <MC_Control_Interrupt+0xc>
	}
}
 80014f2:	bf00      	nop
 80014f4:	bf00      	nop
 80014f6:	3708      	adds	r7, #8
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	20000198 	.word	0x20000198

08001500 <Set_Direction_OX>:

uint8_t Set_Direction_OX(uint8_t status)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9, status );
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	461a      	mov	r2, r3
 800150e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001512:	4809      	ldr	r0, [pc, #36]	@ (8001538 <Set_Direction_OX+0x38>)
 8001514:	f002 fd7e 	bl	8004014 <HAL_GPIO_WritePin>
	return HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_9) > 0x00U ? 0x01U:0x00U;
 8001518:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800151c:	4806      	ldr	r0, [pc, #24]	@ (8001538 <Set_Direction_OX+0x38>)
 800151e:	f002 fd61 	bl	8003fe4 <HAL_GPIO_ReadPin>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <Set_Direction_OX+0x2c>
 8001528:	2301      	movs	r3, #1
 800152a:	e000      	b.n	800152e <Set_Direction_OX+0x2e>
 800152c:	2300      	movs	r3, #0
}
 800152e:	4618      	mov	r0, r3
 8001530:	3708      	adds	r7, #8
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	40020000 	.word	0x40020000

0800153c <Set_Direction_OY>:
uint8_t Set_Direction_OY(uint8_t status)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	4603      	mov	r3, r0
 8001544:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7, status );
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	461a      	mov	r2, r3
 800154a:	2180      	movs	r1, #128	@ 0x80
 800154c:	4808      	ldr	r0, [pc, #32]	@ (8001570 <Set_Direction_OY+0x34>)
 800154e:	f002 fd61 	bl	8004014 <HAL_GPIO_WritePin>
	return HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_7) > 0x00U ? 0x01U:0x00U;
 8001552:	2180      	movs	r1, #128	@ 0x80
 8001554:	4806      	ldr	r0, [pc, #24]	@ (8001570 <Set_Direction_OY+0x34>)
 8001556:	f002 fd45 	bl	8003fe4 <HAL_GPIO_ReadPin>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <Set_Direction_OY+0x28>
 8001560:	2301      	movs	r3, #1
 8001562:	e000      	b.n	8001566 <Set_Direction_OY+0x2a>
 8001564:	2300      	movs	r3, #0
}
 8001566:	4618      	mov	r0, r3
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40020800 	.word	0x40020800

08001574 <Set_Direction_OZ>:
uint8_t Set_Direction_OZ(uint8_t status)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9, status );
 800157e:	79fb      	ldrb	r3, [r7, #7]
 8001580:	461a      	mov	r2, r3
 8001582:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001586:	4809      	ldr	r0, [pc, #36]	@ (80015ac <Set_Direction_OZ+0x38>)
 8001588:	f002 fd44 	bl	8004014 <HAL_GPIO_WritePin>
	return HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_9) > 0x00U ? 0x01U:0x00U;
 800158c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001590:	4806      	ldr	r0, [pc, #24]	@ (80015ac <Set_Direction_OZ+0x38>)
 8001592:	f002 fd27 	bl	8003fe4 <HAL_GPIO_ReadPin>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <Set_Direction_OZ+0x2c>
 800159c:	2301      	movs	r3, #1
 800159e:	e000      	b.n	80015a2 <Set_Direction_OZ+0x2e>
 80015a0:	2300      	movs	r3, #0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40020800 	.word	0x40020800

080015b0 <TIM7_Interrupt>:
	return _tGloabal_milis;
}


void TIM7_Interrupt(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
	++_tGloabal_milis;
 80015b6:	4b21      	ldr	r3, [pc, #132]	@ (800163c <TIM7_Interrupt+0x8c>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	3301      	adds	r3, #1
 80015bc:	4a1f      	ldr	r2, [pc, #124]	@ (800163c <TIM7_Interrupt+0x8c>)
 80015be:	6013      	str	r3, [r2, #0]
	MC_Control_Interrupt();
 80015c0:	f7ff ff82 	bl	80014c8 <MC_Control_Interrupt>
	if(_tGloabal_milis>=0x7FFFFFFFU)
 80015c4:	4b1d      	ldr	r3, [pc, #116]	@ (800163c <TIM7_Interrupt+0x8c>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d330      	bcc.n	8001632 <TIM7_Interrupt+0x82>
	{
		_tGloabal_milis=0x00U;
 80015d0:	4b1a      	ldr	r3, [pc, #104]	@ (800163c <TIM7_Interrupt+0x8c>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	601a      	str	r2, [r3, #0]
		for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 80015d6:	2300      	movs	r3, #0
 80015d8:	607b      	str	r3, [r7, #4]
 80015da:	e027      	b.n	800162c <TIM7_Interrupt+0x7c>
		{
			TID_Timer[i].Time_Cur=0x00U;
 80015dc:	4a18      	ldr	r2, [pc, #96]	@ (8001640 <TIM7_Interrupt+0x90>)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	011b      	lsls	r3, r3, #4
 80015e2:	4413      	add	r3, r2
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]
			if(TID_Timer[i].End_Time>0x7FFFFFFFU)
 80015e8:	4a15      	ldr	r2, [pc, #84]	@ (8001640 <TIM7_Interrupt+0x90>)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	011b      	lsls	r3, r3, #4
 80015ee:	4413      	add	r3, r2
 80015f0:	330c      	adds	r3, #12
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	da0f      	bge.n	8001618 <TIM7_Interrupt+0x68>
			{
				TID_Timer[i].End_Time=TID_Timer[i].End_Time-0x7FFFFFFFU;
 80015f8:	4a11      	ldr	r2, [pc, #68]	@ (8001640 <TIM7_Interrupt+0x90>)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	011b      	lsls	r3, r3, #4
 80015fe:	4413      	add	r3, r2
 8001600:	330c      	adds	r3, #12
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8001608:	3301      	adds	r3, #1
 800160a:	490d      	ldr	r1, [pc, #52]	@ (8001640 <TIM7_Interrupt+0x90>)
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	0112      	lsls	r2, r2, #4
 8001610:	440a      	add	r2, r1
 8001612:	320c      	adds	r2, #12
 8001614:	6013      	str	r3, [r2, #0]
 8001616:	e006      	b.n	8001626 <TIM7_Interrupt+0x76>
			}
			else
			{
				TID_Timer[i].End_Time=0x00U;
 8001618:	4a09      	ldr	r2, [pc, #36]	@ (8001640 <TIM7_Interrupt+0x90>)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	011b      	lsls	r3, r3, #4
 800161e:	4413      	add	r3, r2
 8001620:	330c      	adds	r3, #12
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
		for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	3301      	adds	r3, #1
 800162a:	607b      	str	r3, [r7, #4]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2b05      	cmp	r3, #5
 8001630:	ddd4      	ble.n	80015dc <TIM7_Interrupt+0x2c>
			}
		}
	}
}
 8001632:	bf00      	nop
 8001634:	3708      	adds	r7, #8
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	200002e4 	.word	0x200002e4
 8001640:	20000284 	.word	0x20000284

08001644 <Delay_SetTimer>:
	TID_Timer[id].Time_Delay=0x00U;
	TID_Timer[id].Time_Cur=0x00U;
	TID_Timer[id].End_Time=0x00U;
}
void Delay_SetTimer(uint8_t id,uint32_t timer)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	4603      	mov	r3, r0
 800164c:	6039      	str	r1, [r7, #0]
 800164e:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].active=0x01U;
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	4a16      	ldr	r2, [pc, #88]	@ (80016ac <Delay_SetTimer+0x68>)
 8001654:	011b      	lsls	r3, r3, #4
 8001656:	4413      	add	r3, r2
 8001658:	3304      	adds	r3, #4
 800165a:	2201      	movs	r2, #1
 800165c:	701a      	strb	r2, [r3, #0]
	TID_Timer[id].Time_Delay=timer;
 800165e:	79fb      	ldrb	r3, [r7, #7]
 8001660:	4a12      	ldr	r2, [pc, #72]	@ (80016ac <Delay_SetTimer+0x68>)
 8001662:	011b      	lsls	r3, r3, #4
 8001664:	4413      	add	r3, r2
 8001666:	3308      	adds	r3, #8
 8001668:	683a      	ldr	r2, [r7, #0]
 800166a:	601a      	str	r2, [r3, #0]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 800166c:	79fb      	ldrb	r3, [r7, #7]
 800166e:	4a10      	ldr	r2, [pc, #64]	@ (80016b0 <Delay_SetTimer+0x6c>)
 8001670:	6812      	ldr	r2, [r2, #0]
 8001672:	490e      	ldr	r1, [pc, #56]	@ (80016ac <Delay_SetTimer+0x68>)
 8001674:	011b      	lsls	r3, r3, #4
 8001676:	440b      	add	r3, r1
 8001678:	601a      	str	r2, [r3, #0]
	TID_Timer[id].End_Time=TID_Timer[id].Time_Cur+TID_Timer[id].Time_Delay;
 800167a:	79fb      	ldrb	r3, [r7, #7]
 800167c:	4a0b      	ldr	r2, [pc, #44]	@ (80016ac <Delay_SetTimer+0x68>)
 800167e:	011b      	lsls	r3, r3, #4
 8001680:	4413      	add	r3, r2
 8001682:	6819      	ldr	r1, [r3, #0]
 8001684:	79fb      	ldrb	r3, [r7, #7]
 8001686:	4a09      	ldr	r2, [pc, #36]	@ (80016ac <Delay_SetTimer+0x68>)
 8001688:	011b      	lsls	r3, r3, #4
 800168a:	4413      	add	r3, r2
 800168c:	3308      	adds	r3, #8
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	440a      	add	r2, r1
 8001694:	4905      	ldr	r1, [pc, #20]	@ (80016ac <Delay_SetTimer+0x68>)
 8001696:	011b      	lsls	r3, r3, #4
 8001698:	440b      	add	r3, r1
 800169a:	330c      	adds	r3, #12
 800169c:	601a      	str	r2, [r3, #0]
}
 800169e:	bf00      	nop
 80016a0:	370c      	adds	r7, #12
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	20000284 	.word	0x20000284
 80016b0:	200002e4 	.word	0x200002e4

080016b4 <Delay_GetTimer>:
uint8_t Delay_GetTimer(uint8_t id)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 80016be:	79fb      	ldrb	r3, [r7, #7]
 80016c0:	4a16      	ldr	r2, [pc, #88]	@ (800171c <Delay_GetTimer+0x68>)
 80016c2:	6812      	ldr	r2, [r2, #0]
 80016c4:	4916      	ldr	r1, [pc, #88]	@ (8001720 <Delay_GetTimer+0x6c>)
 80016c6:	011b      	lsls	r3, r3, #4
 80016c8:	440b      	add	r3, r1
 80016ca:	601a      	str	r2, [r3, #0]
	if(TID_Timer[id].active==0x01U)
 80016cc:	79fb      	ldrb	r3, [r7, #7]
 80016ce:	4a14      	ldr	r2, [pc, #80]	@ (8001720 <Delay_GetTimer+0x6c>)
 80016d0:	011b      	lsls	r3, r3, #4
 80016d2:	4413      	add	r3, r2
 80016d4:	3304      	adds	r3, #4
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d119      	bne.n	8001710 <Delay_GetTimer+0x5c>
	{
		if(TID_Timer[id].Time_Cur>=TID_Timer[id].End_Time)
 80016dc:	79fb      	ldrb	r3, [r7, #7]
 80016de:	4a10      	ldr	r2, [pc, #64]	@ (8001720 <Delay_GetTimer+0x6c>)
 80016e0:	011b      	lsls	r3, r3, #4
 80016e2:	4413      	add	r3, r2
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	79fb      	ldrb	r3, [r7, #7]
 80016e8:	490d      	ldr	r1, [pc, #52]	@ (8001720 <Delay_GetTimer+0x6c>)
 80016ea:	011b      	lsls	r3, r3, #4
 80016ec:	440b      	add	r3, r1
 80016ee:	330c      	adds	r3, #12
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d30c      	bcc.n	8001710 <Delay_GetTimer+0x5c>
		{
			Delay_SetTimer(id,TID_Timer[id].Time_Delay);
 80016f6:	79fb      	ldrb	r3, [r7, #7]
 80016f8:	4a09      	ldr	r2, [pc, #36]	@ (8001720 <Delay_GetTimer+0x6c>)
 80016fa:	011b      	lsls	r3, r3, #4
 80016fc:	4413      	add	r3, r2
 80016fe:	3308      	adds	r3, #8
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	79fb      	ldrb	r3, [r7, #7]
 8001704:	4611      	mov	r1, r2
 8001706:	4618      	mov	r0, r3
 8001708:	f7ff ff9c 	bl	8001644 <Delay_SetTimer>
			return 0x01U;
 800170c:	2301      	movs	r3, #1
 800170e:	e000      	b.n	8001712 <Delay_GetTimer+0x5e>
		}
	}
	return 0x00U;
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	200002e4 	.word	0x200002e4
 8001720:	20000284 	.word	0x20000284

08001724 <Gpio_read_input>:
	{ Out_put_Duphong9  },
};

volatile static Input_state_Sesor   sensor;
uint32_t Gpio_read_input(void)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
	uint32_t idr =GPIOC->IDR;
 800172a:	4b5a      	ldr	r3, [pc, #360]	@ (8001894 <Gpio_read_input+0x170>)
 800172c:	691b      	ldr	r3, [r3, #16]
 800172e:	603b      	str	r3, [r7, #0]
	uint32_t input=0x00U;
 8001730:	2300      	movs	r3, #0
 8001732:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_0) input |= (1<<0);
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	2b00      	cmp	r3, #0
 800173c:	d003      	beq.n	8001746 <Gpio_read_input+0x22>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_1) input |= (1<<1);
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	f003 0302 	and.w	r3, r3, #2
 800174c:	2b00      	cmp	r3, #0
 800174e:	d003      	beq.n	8001758 <Gpio_read_input+0x34>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	f043 0302 	orr.w	r3, r3, #2
 8001756:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_2) input |= (1<<2);
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	f003 0304 	and.w	r3, r3, #4
 800175e:	2b00      	cmp	r3, #0
 8001760:	d003      	beq.n	800176a <Gpio_read_input+0x46>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	f043 0304 	orr.w	r3, r3, #4
 8001768:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_3) input |= (1<<3);
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	f003 0308 	and.w	r3, r3, #8
 8001770:	2b00      	cmp	r3, #0
 8001772:	d003      	beq.n	800177c <Gpio_read_input+0x58>
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	f043 0308 	orr.w	r3, r3, #8
 800177a:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_4) input |= (1<<4);
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	f003 0310 	and.w	r3, r3, #16
 8001782:	2b00      	cmp	r3, #0
 8001784:	d003      	beq.n	800178e <Gpio_read_input+0x6a>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	f043 0310 	orr.w	r3, r3, #16
 800178c:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_5) input |= (1<<5);
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	f003 0320 	and.w	r3, r3, #32
 8001794:	2b00      	cmp	r3, #0
 8001796:	d003      	beq.n	80017a0 <Gpio_read_input+0x7c>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f043 0320 	orr.w	r3, r3, #32
 800179e:	607b      	str	r3, [r7, #4]
	idr =GPIOB->IDR;
 80017a0:	4b3d      	ldr	r3, [pc, #244]	@ (8001898 <Gpio_read_input+0x174>)
 80017a2:	691b      	ldr	r3, [r3, #16]
 80017a4:	603b      	str	r3, [r7, #0]
	if(idr & GPIO_PIN_0) input |= (1<<6);
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	f003 0301 	and.w	r3, r3, #1
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d003      	beq.n	80017b8 <Gpio_read_input+0x94>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80017b6:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_1) input |= (1<<7);
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	f003 0302 	and.w	r3, r3, #2
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d003      	beq.n	80017ca <Gpio_read_input+0xa6>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017c8:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_10) input |= (1<<17);
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d003      	beq.n	80017dc <Gpio_read_input+0xb8>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017da:	607b      	str	r3, [r7, #4]
	idr =GPIOB->IDR;
 80017dc:	4b2e      	ldr	r3, [pc, #184]	@ (8001898 <Gpio_read_input+0x174>)
 80017de:	691b      	ldr	r3, [r3, #16]
 80017e0:	603b      	str	r3, [r7, #0]
	if(idr & GPIO_PIN_7) input |= (1<<8);
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d003      	beq.n	80017f4 <Gpio_read_input+0xd0>
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017f2:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_8) input |= (1<<9);
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d003      	beq.n	8001806 <Gpio_read_input+0xe2>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001804:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_9) input |= (1<<10);
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800180c:	2b00      	cmp	r3, #0
 800180e:	d003      	beq.n	8001818 <Gpio_read_input+0xf4>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001816:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_10) input |= (1<<11);
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800181e:	2b00      	cmp	r3, #0
 8001820:	d003      	beq.n	800182a <Gpio_read_input+0x106>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001828:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_11) input |= (1<<12);
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001830:	2b00      	cmp	r3, #0
 8001832:	d003      	beq.n	800183c <Gpio_read_input+0x118>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800183a:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_12) input |= (1<<13);
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001842:	2b00      	cmp	r3, #0
 8001844:	d003      	beq.n	800184e <Gpio_read_input+0x12a>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800184c:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_13) input |= (1<<14);
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001854:	2b00      	cmp	r3, #0
 8001856:	d003      	beq.n	8001860 <Gpio_read_input+0x13c>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800185e:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_14) input |= (1<<15);
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d003      	beq.n	8001872 <Gpio_read_input+0x14e>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001870:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_15) input |= (1<<16);
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001878:	2b00      	cmp	r3, #0
 800187a:	d003      	beq.n	8001884 <Gpio_read_input+0x160>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001882:	607b      	str	r3, [r7, #4]
	return input;
 8001884:	687b      	ldr	r3, [r7, #4]
}
 8001886:	4618      	mov	r0, r3
 8001888:	370c      	adds	r7, #12
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	40020800 	.word	0x40020800
 8001898:	40020400 	.word	0x40020400

0800189c <Gpio_input>:

void Gpio_input()
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
	uint8_t input_sensor_current;
	uint8_t input_read;
	input_sensor_current=Gpio_read_input();
 80018a2:	f7ff ff3f 	bl	8001724 <Gpio_read_input>
 80018a6:	4603      	mov	r3, r0
 80018a8:	70fb      	strb	r3, [r7, #3]
    for (int i = 0; i < NUM_SENSORS; i++)
 80018aa:	2300      	movs	r3, #0
 80018ac:	607b      	str	r3, [r7, #4]
 80018ae:	e03c      	b.n	800192a <Gpio_input+0x8e>
    {
    	input_read=(input_sensor_current &(1<<i)) ? 0x01U :0x00U;
 80018b0:	78fa      	ldrb	r2, [r7, #3]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	fa42 f303 	asr.w	r3, r2, r3
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	70bb      	strb	r3, [r7, #2]
        // 2. So sánh với lần đọc trước
        if (input_read == sensor.Last_Sensor_Reading[i])
 80018c0:	4a1e      	ldr	r2, [pc, #120]	@ (800193c <Gpio_input+0xa0>)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4413      	add	r3, r2
 80018c6:	3312      	adds	r3, #18
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	78ba      	ldrb	r2, [r7, #2]
 80018ce:	429a      	cmp	r2, r3
 80018d0:	d11c      	bne.n	800190c <Gpio_input+0x70>
        {
            // Tín hiệu vẫn GIỮ NGUYÊN trạng thái (không có rung dội)
            if (sensor.Sample_Counter[i] < NUMBER_GPIO_SAMPLING)
 80018d2:	4a1a      	ldr	r2, [pc, #104]	@ (800193c <Gpio_input+0xa0>)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4413      	add	r3, r2
 80018d8:	3324      	adds	r3, #36	@ 0x24
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	2b04      	cmp	r3, #4
 80018e0:	d80e      	bhi.n	8001900 <Gpio_input+0x64>
            {
            	sensor.Sample_Counter[i]++; // Tăng bộ đếm ổn định
 80018e2:	4a16      	ldr	r2, [pc, #88]	@ (800193c <Gpio_input+0xa0>)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	4413      	add	r3, r2
 80018e8:	3324      	adds	r3, #36	@ 0x24
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	3301      	adds	r3, #1
 80018f0:	b2d9      	uxtb	r1, r3
 80018f2:	4a12      	ldr	r2, [pc, #72]	@ (800193c <Gpio_input+0xa0>)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4413      	add	r3, r2
 80018f8:	3324      	adds	r3, #36	@ 0x24
 80018fa:	460a      	mov	r2, r1
 80018fc:	701a      	strb	r2, [r3, #0]
 80018fe:	e00b      	b.n	8001918 <Gpio_input+0x7c>
            }
            else
            {
                // Đã đủ ngưỡng ổn định, CẬP NHẬT trạng thái chính thức
            	sensor.Sensor_State[i] = input_read;
 8001900:	4a0e      	ldr	r2, [pc, #56]	@ (800193c <Gpio_input+0xa0>)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4413      	add	r3, r2
 8001906:	78ba      	ldrb	r2, [r7, #2]
 8001908:	701a      	strb	r2, [r3, #0]
 800190a:	e005      	b.n	8001918 <Gpio_input+0x7c>
        }
        else
        {
            // Tín hiệu BỊ THAY ĐỔI (có thể do rung dội hoặc trạng thái thực)
            // Đặt bộ đếm về 0 và chờ xác nhận lại
        	sensor.Sample_Counter[i] = 0;
 800190c:	4a0b      	ldr	r2, [pc, #44]	@ (800193c <Gpio_input+0xa0>)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4413      	add	r3, r2
 8001912:	3324      	adds	r3, #36	@ 0x24
 8001914:	2200      	movs	r2, #0
 8001916:	701a      	strb	r2, [r3, #0]
        }
        // 3. Cập nhật lần đọc trước cho chu kỳ tiếp theo
    	sensor.Last_Sensor_Reading[i] = input_read;
 8001918:	4a08      	ldr	r2, [pc, #32]	@ (800193c <Gpio_input+0xa0>)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	4413      	add	r3, r2
 800191e:	3312      	adds	r3, #18
 8001920:	78ba      	ldrb	r2, [r7, #2]
 8001922:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_SENSORS; i++)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	3301      	adds	r3, #1
 8001928:	607b      	str	r3, [r7, #4]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2b11      	cmp	r3, #17
 800192e:	d9bf      	bls.n	80018b0 <Gpio_input+0x14>
    }
}
 8001930:	bf00      	nop
 8001932:	bf00      	nop
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	200002e8 	.word	0x200002e8

08001940 <Task_gpio_input>:
void Task_gpio_input(void)// copy dữ liệu sang địa chỉ 10000
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
	uint32_t gpio_input=0x00U;
 8001946:	2300      	movs	r3, #0
 8001948:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < NUM_SENSORS; i++)
 800194a:	2300      	movs	r3, #0
 800194c:	603b      	str	r3, [r7, #0]
 800194e:	e010      	b.n	8001972 <Task_gpio_input+0x32>
	{
		if(sensor.Sensor_State[i])
 8001950:	4a18      	ldr	r2, [pc, #96]	@ (80019b4 <Task_gpio_input+0x74>)
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	4413      	add	r3, r2
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	b2db      	uxtb	r3, r3
 800195a:	2b00      	cmp	r3, #0
 800195c:	d006      	beq.n	800196c <Task_gpio_input+0x2c>
		{
			gpio_input |=1UL<<i;
 800195e:	2201      	movs	r2, #1
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	fa02 f303 	lsl.w	r3, r2, r3
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	4313      	orrs	r3, r2
 800196a:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < NUM_SENSORS; i++)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	3301      	adds	r3, #1
 8001970:	603b      	str	r3, [r7, #0]
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	2b11      	cmp	r3, #17
 8001976:	d9eb      	bls.n	8001950 <Task_gpio_input+0x10>
		}
	}
	Inputs_Database[0]=(uint8_t)(gpio_input>>0U);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	b2da      	uxtb	r2, r3
 800197c:	4b0e      	ldr	r3, [pc, #56]	@ (80019b8 <Task_gpio_input+0x78>)
 800197e:	701a      	strb	r2, [r3, #0]
	Inputs_Database[1]=(uint8_t)(gpio_input>>8U);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	0a1b      	lsrs	r3, r3, #8
 8001984:	b2da      	uxtb	r2, r3
 8001986:	4b0c      	ldr	r3, [pc, #48]	@ (80019b8 <Task_gpio_input+0x78>)
 8001988:	705a      	strb	r2, [r3, #1]
	Inputs_Database[2] |= (uint8_t)((gpio_input>>16U)&(0x03U));
 800198a:	4b0b      	ldr	r3, [pc, #44]	@ (80019b8 <Task_gpio_input+0x78>)
 800198c:	789b      	ldrb	r3, [r3, #2]
 800198e:	b25a      	sxtb	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	0c1b      	lsrs	r3, r3, #16
 8001994:	b25b      	sxtb	r3, r3
 8001996:	f003 0303 	and.w	r3, r3, #3
 800199a:	b25b      	sxtb	r3, r3
 800199c:	4313      	orrs	r3, r2
 800199e:	b25b      	sxtb	r3, r3
 80019a0:	b2da      	uxtb	r2, r3
 80019a2:	4b05      	ldr	r3, [pc, #20]	@ (80019b8 <Task_gpio_input+0x78>)
 80019a4:	709a      	strb	r2, [r3, #2]
	// gán gpio_input sang mảng Inputs_Database[0] -> 18 bit
}
 80019a6:	bf00      	nop
 80019a8:	370c      	adds	r7, #12
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	200002e8 	.word	0x200002e8
 80019b8:	20002490 	.word	0x20002490

080019bc <Task_gpio_output>:
void Task_gpio_output(void)// copy dữ liệu sang địa chỉ 10000
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
	uint32_t gpio_output = ( (uint32_t)Coils_Database[2] << 0  ) |
 80019c2:	4b18      	ldr	r3, [pc, #96]	@ (8001a24 <Task_gpio_output+0x68>)
 80019c4:	789b      	ldrb	r3, [r3, #2]
 80019c6:	461a      	mov	r2, r3
						 ( (uint32_t)Coils_Database[3] << 8  ) |
 80019c8:	4b16      	ldr	r3, [pc, #88]	@ (8001a24 <Task_gpio_output+0x68>)
 80019ca:	78db      	ldrb	r3, [r3, #3]
 80019cc:	021b      	lsls	r3, r3, #8
	uint32_t gpio_output = ( (uint32_t)Coils_Database[2] << 0  ) |
 80019ce:	431a      	orrs	r2, r3
						 ( (uint32_t)Coils_Database[4] << 16 ) ;
 80019d0:	4b14      	ldr	r3, [pc, #80]	@ (8001a24 <Task_gpio_output+0x68>)
 80019d2:	791b      	ldrb	r3, [r3, #4]
 80019d4:	041b      	lsls	r3, r3, #16
	uint32_t gpio_output = ( (uint32_t)Coils_Database[2] << 0  ) |
 80019d6:	4313      	orrs	r3, r2
 80019d8:	60bb      	str	r3, [r7, #8]
	uint8_t state=0x00U;
 80019da:	2300      	movs	r3, #0
 80019dc:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < NUM_SENSORS; i++)
 80019de:	2300      	movs	r3, #0
 80019e0:	60fb      	str	r3, [r7, #12]
 80019e2:	e017      	b.n	8001a14 <Task_gpio_output+0x58>
	{
		state =(gpio_output&(1UL<<i)) ? 0x01U:0x00U;
 80019e4:	68ba      	ldr	r2, [r7, #8]
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	fa22 f303 	lsr.w	r3, r2, r3
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	71fb      	strb	r3, [r7, #7]
		if (Gpio_output[i].handler != NULL)
 80019f4:	4a0c      	ldr	r2, [pc, #48]	@ (8001a28 <Task_gpio_output+0x6c>)
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d006      	beq.n	8001a0e <Task_gpio_output+0x52>
		{
			Gpio_output[i].handler(state);
 8001a00:	4a09      	ldr	r2, [pc, #36]	@ (8001a28 <Task_gpio_output+0x6c>)
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a08:	79fa      	ldrb	r2, [r7, #7]
 8001a0a:	4610      	mov	r0, r2
 8001a0c:	4798      	blx	r3
	for (int i = 0; i < NUM_SENSORS; i++)
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	3301      	adds	r3, #1
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2b11      	cmp	r3, #17
 8001a18:	d9e4      	bls.n	80019e4 <Task_gpio_output+0x28>
		}
	}
}
 8001a1a:	bf00      	nop
 8001a1c:	bf00      	nop
 8001a1e:	3710      	adds	r7, #16
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	2000245c 	.word	0x2000245c
 8001a28:	20000000 	.word	0x20000000

08001a2c <Get_State_Sensor>:
uint8_t Get_State_Sensor(uint8_t channel)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	71fb      	strb	r3, [r7, #7]
	return sensor.Sensor_State[channel];
 8001a36:	79fb      	ldrb	r3, [r7, #7]
 8001a38:	4a04      	ldr	r2, [pc, #16]	@ (8001a4c <Get_State_Sensor+0x20>)
 8001a3a:	5cd3      	ldrb	r3, [r2, r3]
 8001a3c:	b2db      	uxtb	r3, r3
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	370c      	adds	r7, #12
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	200002e8 	.word	0x200002e8

08001a50 <Out_put_Xilanh1>:

void Out_put_Xilanh1(uint8_t status)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	4603      	mov	r3, r0
 8001a58:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_3, status );
 8001a5a:	79fb      	ldrb	r3, [r7, #7]
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	2108      	movs	r1, #8
 8001a60:	4803      	ldr	r0, [pc, #12]	@ (8001a70 <Out_put_Xilanh1+0x20>)
 8001a62:	f002 fad7 	bl	8004014 <HAL_GPIO_WritePin>
}
 8001a66:	bf00      	nop
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	40020c00 	.word	0x40020c00

08001a74 <Out_put_Xilanh2>:
void Out_put_Xilanh2(uint8_t status)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_4, status );
 8001a7e:	79fb      	ldrb	r3, [r7, #7]
 8001a80:	461a      	mov	r2, r3
 8001a82:	2110      	movs	r1, #16
 8001a84:	4803      	ldr	r0, [pc, #12]	@ (8001a94 <Out_put_Xilanh2+0x20>)
 8001a86:	f002 fac5 	bl	8004014 <HAL_GPIO_WritePin>
}
 8001a8a:	bf00      	nop
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	40020c00 	.word	0x40020c00

08001a98 <Out_put_Vacum_hut1>:
void Out_put_Vacum_hut1(uint8_t status)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5, status );
 8001aa2:	79fb      	ldrb	r3, [r7, #7]
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	2120      	movs	r1, #32
 8001aa8:	4803      	ldr	r0, [pc, #12]	@ (8001ab8 <Out_put_Vacum_hut1+0x20>)
 8001aaa:	f002 fab3 	bl	8004014 <HAL_GPIO_WritePin>
}
 8001aae:	bf00      	nop
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40020c00 	.word	0x40020c00

08001abc <Out_put_Vacum_hut2>:
void Out_put_Vacum_hut2(uint8_t status)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_6, status );
 8001ac6:	79fb      	ldrb	r3, [r7, #7]
 8001ac8:	461a      	mov	r2, r3
 8001aca:	2140      	movs	r1, #64	@ 0x40
 8001acc:	4803      	ldr	r0, [pc, #12]	@ (8001adc <Out_put_Vacum_hut2+0x20>)
 8001ace:	f002 faa1 	bl	8004014 <HAL_GPIO_WritePin>
}
 8001ad2:	bf00      	nop
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	40020c00 	.word	0x40020c00

08001ae0 <Out_put_Vacum_nha1>:
void Out_put_Vacum_nha1(uint8_t status)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_7, status );
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	461a      	mov	r2, r3
 8001aee:	2180      	movs	r1, #128	@ 0x80
 8001af0:	4803      	ldr	r0, [pc, #12]	@ (8001b00 <Out_put_Vacum_nha1+0x20>)
 8001af2:	f002 fa8f 	bl	8004014 <HAL_GPIO_WritePin>
}
 8001af6:	bf00      	nop
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	40020c00 	.word	0x40020c00

08001b04 <Out_put_Vacum_nha2>:
void Out_put_Vacum_nha2(uint8_t status)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3, status );
 8001b0e:	79fb      	ldrb	r3, [r7, #7]
 8001b10:	461a      	mov	r2, r3
 8001b12:	2108      	movs	r1, #8
 8001b14:	4803      	ldr	r0, [pc, #12]	@ (8001b24 <Out_put_Vacum_nha2+0x20>)
 8001b16:	f002 fa7d 	bl	8004014 <HAL_GPIO_WritePin>
}
 8001b1a:	bf00      	nop
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	40020400 	.word	0x40020400

08001b28 <Out_put_Den_xanh>:
void Out_put_Den_xanh(uint8_t status)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	4603      	mov	r3, r0
 8001b30:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4, status );
 8001b32:	79fb      	ldrb	r3, [r7, #7]
 8001b34:	461a      	mov	r2, r3
 8001b36:	2110      	movs	r1, #16
 8001b38:	4803      	ldr	r0, [pc, #12]	@ (8001b48 <Out_put_Den_xanh+0x20>)
 8001b3a:	f002 fa6b 	bl	8004014 <HAL_GPIO_WritePin>
}
 8001b3e:	bf00      	nop
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40020400 	.word	0x40020400

08001b4c <Out_put_Den_do>:
void Out_put_Den_do(uint8_t status)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	4603      	mov	r3, r0
 8001b54:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5, status );
 8001b56:	79fb      	ldrb	r3, [r7, #7]
 8001b58:	461a      	mov	r2, r3
 8001b5a:	2120      	movs	r1, #32
 8001b5c:	4803      	ldr	r0, [pc, #12]	@ (8001b6c <Out_put_Den_do+0x20>)
 8001b5e:	f002 fa59 	bl	8004014 <HAL_GPIO_WritePin>
}
 8001b62:	bf00      	nop
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40020400 	.word	0x40020400

08001b70 <Out_put_Den_coi>:
void Out_put_Den_coi(uint8_t status)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8, status );
 8001b7a:	79fb      	ldrb	r3, [r7, #7]
 8001b7c:	461a      	mov	r2, r3
 8001b7e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b82:	4803      	ldr	r0, [pc, #12]	@ (8001b90 <Out_put_Den_coi+0x20>)
 8001b84:	f002 fa46 	bl	8004014 <HAL_GPIO_WritePin>
}
 8001b88:	bf00      	nop
 8001b8a:	3708      	adds	r7, #8
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40020400 	.word	0x40020400

08001b94 <Out_put_Duphong1>:
void Out_put_Duphong1(uint8_t status)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9, status );
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ba6:	4803      	ldr	r0, [pc, #12]	@ (8001bb4 <Out_put_Duphong1+0x20>)
 8001ba8:	f002 fa34 	bl	8004014 <HAL_GPIO_WritePin>
}
 8001bac:	bf00      	nop
 8001bae:	3708      	adds	r7, #8
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40020400 	.word	0x40020400

08001bb8 <Out_put_Duphong2>:
void Out_put_Duphong2(uint8_t status)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0, status );
 8001bc2:	79fb      	ldrb	r3, [r7, #7]
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	2101      	movs	r1, #1
 8001bc8:	4803      	ldr	r0, [pc, #12]	@ (8001bd8 <Out_put_Duphong2+0x20>)
 8001bca:	f002 fa23 	bl	8004014 <HAL_GPIO_WritePin>
}
 8001bce:	bf00      	nop
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40021000 	.word	0x40021000

08001bdc <Out_put_Duphong3>:
void Out_put_Duphong3(uint8_t status)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1, status );
 8001be6:	79fb      	ldrb	r3, [r7, #7]
 8001be8:	461a      	mov	r2, r3
 8001bea:	2102      	movs	r1, #2
 8001bec:	4803      	ldr	r0, [pc, #12]	@ (8001bfc <Out_put_Duphong3+0x20>)
 8001bee:	f002 fa11 	bl	8004014 <HAL_GPIO_WritePin>
}
 8001bf2:	bf00      	nop
 8001bf4:	3708      	adds	r7, #8
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	40021000 	.word	0x40021000

08001c00 <Out_put_Duphong4>:
void Out_put_Duphong4(uint8_t status)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	4603      	mov	r3, r0
 8001c08:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_2, status );
 8001c0a:	79fb      	ldrb	r3, [r7, #7]
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	2104      	movs	r1, #4
 8001c10:	4803      	ldr	r0, [pc, #12]	@ (8001c20 <Out_put_Duphong4+0x20>)
 8001c12:	f002 f9ff 	bl	8004014 <HAL_GPIO_WritePin>
}
 8001c16:	bf00      	nop
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	40021000 	.word	0x40021000

08001c24 <Out_put_Duphong5>:
void Out_put_Duphong5(uint8_t status)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3, status );
 8001c2e:	79fb      	ldrb	r3, [r7, #7]
 8001c30:	461a      	mov	r2, r3
 8001c32:	2108      	movs	r1, #8
 8001c34:	4803      	ldr	r0, [pc, #12]	@ (8001c44 <Out_put_Duphong5+0x20>)
 8001c36:	f002 f9ed 	bl	8004014 <HAL_GPIO_WritePin>
}
 8001c3a:	bf00      	nop
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	40021000 	.word	0x40021000

08001c48 <Out_put_Duphong6>:
void Out_put_Duphong6(uint8_t status)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_4, status );
 8001c52:	79fb      	ldrb	r3, [r7, #7]
 8001c54:	461a      	mov	r2, r3
 8001c56:	2110      	movs	r1, #16
 8001c58:	4803      	ldr	r0, [pc, #12]	@ (8001c68 <Out_put_Duphong6+0x20>)
 8001c5a:	f002 f9db 	bl	8004014 <HAL_GPIO_WritePin>
}
 8001c5e:	bf00      	nop
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	40021000 	.word	0x40021000

08001c6c <Out_put_Duphong7>:
void Out_put_Duphong7(uint8_t status)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4603      	mov	r3, r0
 8001c74:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_5, status );
 8001c76:	79fb      	ldrb	r3, [r7, #7]
 8001c78:	461a      	mov	r2, r3
 8001c7a:	2120      	movs	r1, #32
 8001c7c:	4803      	ldr	r0, [pc, #12]	@ (8001c8c <Out_put_Duphong7+0x20>)
 8001c7e:	f002 f9c9 	bl	8004014 <HAL_GPIO_WritePin>
}
 8001c82:	bf00      	nop
 8001c84:	3708      	adds	r7, #8
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40021000 	.word	0x40021000

08001c90 <Out_put_Duphong8>:
void Out_put_Duphong8(uint8_t status)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	4603      	mov	r3, r0
 8001c98:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6, status );
 8001c9a:	79fb      	ldrb	r3, [r7, #7]
 8001c9c:	461a      	mov	r2, r3
 8001c9e:	2140      	movs	r1, #64	@ 0x40
 8001ca0:	4803      	ldr	r0, [pc, #12]	@ (8001cb0 <Out_put_Duphong8+0x20>)
 8001ca2:	f002 f9b7 	bl	8004014 <HAL_GPIO_WritePin>
}
 8001ca6:	bf00      	nop
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	40021000 	.word	0x40021000

08001cb4 <Out_put_Duphong9>:
void Out_put_Duphong9(uint8_t status)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	4603      	mov	r3, r0
 8001cbc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13, status );
 8001cbe:	79fb      	ldrb	r3, [r7, #7]
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001cc6:	4803      	ldr	r0, [pc, #12]	@ (8001cd4 <Out_put_Duphong9+0x20>)
 8001cc8:	f002 f9a4 	bl	8004014 <HAL_GPIO_WritePin>
}
 8001ccc:	bf00      	nop
 8001cce:	3708      	adds	r7, #8
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	40020800 	.word	0x40020800

08001cd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cdc:	f001 fa3c 	bl	8003158 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ce0:	f000 f844 	bl	8001d6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ce4:	f000 fc8c 	bl	8002600 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ce8:	f000 fc6a 	bl	80025c0 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 8001cec:	f009 ff3c 	bl	800bb68 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 8001cf0:	f000 f8a6 	bl	8001e40 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001cf4:	f000 f9d2 	bl	800209c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001cf8:	f000 fa5e 	bl	80021b8 <MX_TIM4_Init>
  MX_TIM2_Init();
 8001cfc:	f000 f958 	bl	8001fb0 <MX_TIM2_Init>
  MX_TIM8_Init();
 8001d00:	f000 fb7c 	bl	80023fc <MX_TIM8_Init>
  MX_TIM5_Init();
 8001d04:	f000 face 	bl	80022a4 <MX_TIM5_Init>
  MX_TIM7_Init();
 8001d08:	f000 fb42 	bl	8002390 <MX_TIM7_Init>
  MX_USART2_UART_Init();
 8001d0c:	f000 fc2e 	bl	800256c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  Init_Timer_chanal();
 8001d10:	f7fe fbd2 	bl	80004b8 <Init_Timer_chanal>
  HAL_Delay(5000);// đồng bộ với Hdmi
 8001d14:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001d18:	f001 fa90 	bl	800323c <HAL_Delay>
  Robot_Init();
 8001d1c:	f7fe fc86 	bl	800062c <Robot_Init>
  Delay_SetTimer(TID_TIMER_1ms,1);
 8001d20:	2101      	movs	r1, #1
 8001d22:	2000      	movs	r0, #0
 8001d24:	f7ff fc8e 	bl	8001644 <Delay_SetTimer>
  Delay_SetTimer(TID_TIMER_1000ms,5000);
 8001d28:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001d2c:	2003      	movs	r0, #3
 8001d2e:	f7ff fc89 	bl	8001644 <Delay_SetTimer>
  HMI_Init();
 8001d32:	f00a fc0d 	bl	800c550 <HMI_Init>
  HAL_TIM_Base_Start_IT(&htim7);
 8001d36:	480b      	ldr	r0, [pc, #44]	@ (8001d64 <main+0x8c>)
 8001d38:	f004 f8d8 	bl	8005eec <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  	 // bổ sung watdog sau khi chạy ok
		time_on=Delay_GetTimer(TID_TIMER_1ms);
 8001d3c:	2000      	movs	r0, #0
 8001d3e:	f7ff fcb9 	bl	80016b4 <Delay_GetTimer>
 8001d42:	4603      	mov	r3, r0
 8001d44:	461a      	mov	r2, r3
 8001d46:	4b08      	ldr	r3, [pc, #32]	@ (8001d68 <main+0x90>)
 8001d48:	701a      	strb	r2, [r3, #0]
		if(time_on==0x01)
 8001d4a:	4b07      	ldr	r3, [pc, #28]	@ (8001d68 <main+0x90>)
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d105      	bne.n	8001d5e <main+0x86>
		{
			Task_Run_HMI();
 8001d52:	f000 fe51 	bl	80029f8 <Task_Run_HMI>
			Task_gpio_output();
 8001d56:	f7ff fe31 	bl	80019bc <Task_gpio_output>
			Task_gpio_input();
 8001d5a:	f7ff fdf1 	bl	8001940 <Task_gpio_input>
		}
		Task_Run_Home();
 8001d5e:	f000 fe8b 	bl	8002a78 <Task_Run_Home>
		time_on=Delay_GetTimer(TID_TIMER_1ms);
 8001d62:	e7eb      	b.n	8001d3c <main+0x64>
 8001d64:	20000488 	.word	0x20000488
 8001d68:	200005c0 	.word	0x200005c0

08001d6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b094      	sub	sp, #80	@ 0x50
 8001d70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d72:	f107 0320 	add.w	r3, r7, #32
 8001d76:	2230      	movs	r2, #48	@ 0x30
 8001d78:	2100      	movs	r1, #0
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f00b f98c 	bl	800d098 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d80:	f107 030c 	add.w	r3, r7, #12
 8001d84:	2200      	movs	r2, #0
 8001d86:	601a      	str	r2, [r3, #0]
 8001d88:	605a      	str	r2, [r3, #4]
 8001d8a:	609a      	str	r2, [r3, #8]
 8001d8c:	60da      	str	r2, [r3, #12]
 8001d8e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d90:	2300      	movs	r3, #0
 8001d92:	60bb      	str	r3, [r7, #8]
 8001d94:	4b28      	ldr	r3, [pc, #160]	@ (8001e38 <SystemClock_Config+0xcc>)
 8001d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d98:	4a27      	ldr	r2, [pc, #156]	@ (8001e38 <SystemClock_Config+0xcc>)
 8001d9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d9e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001da0:	4b25      	ldr	r3, [pc, #148]	@ (8001e38 <SystemClock_Config+0xcc>)
 8001da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001da8:	60bb      	str	r3, [r7, #8]
 8001daa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001dac:	2300      	movs	r3, #0
 8001dae:	607b      	str	r3, [r7, #4]
 8001db0:	4b22      	ldr	r3, [pc, #136]	@ (8001e3c <SystemClock_Config+0xd0>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a21      	ldr	r2, [pc, #132]	@ (8001e3c <SystemClock_Config+0xd0>)
 8001db6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dba:	6013      	str	r3, [r2, #0]
 8001dbc:	4b1f      	ldr	r3, [pc, #124]	@ (8001e3c <SystemClock_Config+0xd0>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dc4:	607b      	str	r3, [r7, #4]
 8001dc6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001dcc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001dd0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dd2:	2302      	movs	r3, #2
 8001dd4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001dd6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001ddc:	2304      	movs	r3, #4
 8001dde:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001de0:	23a8      	movs	r3, #168	@ 0xa8
 8001de2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001de4:	2302      	movs	r3, #2
 8001de6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001de8:	2307      	movs	r3, #7
 8001dea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dec:	f107 0320 	add.w	r3, r7, #32
 8001df0:	4618      	mov	r0, r3
 8001df2:	f003 fb93 	bl	800551c <HAL_RCC_OscConfig>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001dfc:	f000 fd49 	bl	8002892 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e00:	230f      	movs	r3, #15
 8001e02:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e04:	2302      	movs	r3, #2
 8001e06:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e0c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001e10:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001e12:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001e16:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001e18:	f107 030c 	add.w	r3, r7, #12
 8001e1c:	2105      	movs	r1, #5
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f003 fdf4 	bl	8005a0c <HAL_RCC_ClockConfig>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001e2a:	f000 fd32 	bl	8002892 <Error_Handler>
  }
}
 8001e2e:	bf00      	nop
 8001e30:	3750      	adds	r7, #80	@ 0x50
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	40023800 	.word	0x40023800
 8001e3c:	40007000 	.word	0x40007000

08001e40 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b09a      	sub	sp, #104	@ 0x68
 8001e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e46:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	601a      	str	r2, [r3, #0]
 8001e4e:	605a      	str	r2, [r3, #4]
 8001e50:	609a      	str	r2, [r3, #8]
 8001e52:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001e54:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001e58:	2200      	movs	r2, #0
 8001e5a:	601a      	str	r2, [r3, #0]
 8001e5c:	605a      	str	r2, [r3, #4]
 8001e5e:	609a      	str	r2, [r3, #8]
 8001e60:	60da      	str	r2, [r3, #12]
 8001e62:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e64:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e6e:	f107 0320 	add.w	r3, r7, #32
 8001e72:	2200      	movs	r2, #0
 8001e74:	601a      	str	r2, [r3, #0]
 8001e76:	605a      	str	r2, [r3, #4]
 8001e78:	609a      	str	r2, [r3, #8]
 8001e7a:	60da      	str	r2, [r3, #12]
 8001e7c:	611a      	str	r2, [r3, #16]
 8001e7e:	615a      	str	r2, [r3, #20]
 8001e80:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e82:	463b      	mov	r3, r7
 8001e84:	2220      	movs	r2, #32
 8001e86:	2100      	movs	r1, #0
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f00b f905 	bl	800d098 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e8e:	4b46      	ldr	r3, [pc, #280]	@ (8001fa8 <MX_TIM1_Init+0x168>)
 8001e90:	4a46      	ldr	r2, [pc, #280]	@ (8001fac <MX_TIM1_Init+0x16c>)
 8001e92:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8001e94:	4b44      	ldr	r3, [pc, #272]	@ (8001fa8 <MX_TIM1_Init+0x168>)
 8001e96:	2253      	movs	r2, #83	@ 0x53
 8001e98:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e9a:	4b43      	ldr	r3, [pc, #268]	@ (8001fa8 <MX_TIM1_Init+0x168>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001ea0:	4b41      	ldr	r3, [pc, #260]	@ (8001fa8 <MX_TIM1_Init+0x168>)
 8001ea2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ea6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ea8:	4b3f      	ldr	r3, [pc, #252]	@ (8001fa8 <MX_TIM1_Init+0x168>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001eae:	4b3e      	ldr	r3, [pc, #248]	@ (8001fa8 <MX_TIM1_Init+0x168>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001eb4:	4b3c      	ldr	r3, [pc, #240]	@ (8001fa8 <MX_TIM1_Init+0x168>)
 8001eb6:	2280      	movs	r2, #128	@ 0x80
 8001eb8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001eba:	483b      	ldr	r0, [pc, #236]	@ (8001fa8 <MX_TIM1_Init+0x168>)
 8001ebc:	f003 ffc6 	bl	8005e4c <HAL_TIM_Base_Init>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001ec6:	f000 fce4 	bl	8002892 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001eca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ece:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ed0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	4834      	ldr	r0, [pc, #208]	@ (8001fa8 <MX_TIM1_Init+0x168>)
 8001ed8:	f004 fb4c 	bl	8006574 <HAL_TIM_ConfigClockSource>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001ee2:	f000 fcd6 	bl	8002892 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ee6:	4830      	ldr	r0, [pc, #192]	@ (8001fa8 <MX_TIM1_Init+0x168>)
 8001ee8:	f004 f870 	bl	8005fcc <HAL_TIM_PWM_Init>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 8001ef2:	f000 fcce 	bl	8002892 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8001ef6:	2305      	movs	r3, #5
 8001ef8:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8001efa:	2310      	movs	r3, #16
 8001efc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001efe:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001f02:	4619      	mov	r1, r3
 8001f04:	4828      	ldr	r0, [pc, #160]	@ (8001fa8 <MX_TIM1_Init+0x168>)
 8001f06:	f004 fbfc 	bl	8006702 <HAL_TIM_SlaveConfigSynchro>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8001f10:	f000 fcbf 	bl	8002892 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8001f14:	2340      	movs	r3, #64	@ 0x40
 8001f16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001f18:	2380      	movs	r3, #128	@ 0x80
 8001f1a:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f1c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001f20:	4619      	mov	r1, r3
 8001f22:	4821      	ldr	r0, [pc, #132]	@ (8001fa8 <MX_TIM1_Init+0x168>)
 8001f24:	f005 f808 	bl	8006f38 <HAL_TIMEx_MasterConfigSynchronization>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d001      	beq.n	8001f32 <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 8001f2e:	f000 fcb0 	bl	8002892 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f32:	2360      	movs	r3, #96	@ 0x60
 8001f34:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8001f36:	2300      	movs	r3, #0
 8001f38:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f42:	2300      	movs	r3, #0
 8001f44:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f46:	2300      	movs	r3, #0
 8001f48:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f4e:	f107 0320 	add.w	r3, r7, #32
 8001f52:	2200      	movs	r2, #0
 8001f54:	4619      	mov	r1, r3
 8001f56:	4814      	ldr	r0, [pc, #80]	@ (8001fa8 <MX_TIM1_Init+0x168>)
 8001f58:	f004 fa4a 	bl	80063f0 <HAL_TIM_PWM_ConfigChannel>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8001f62:	f000 fc96 	bl	8002892 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f66:	2300      	movs	r3, #0
 8001f68:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f72:	2300      	movs	r3, #0
 8001f74:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f76:	2300      	movs	r3, #0
 8001f78:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f7a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f7e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f80:	2300      	movs	r3, #0
 8001f82:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f84:	463b      	mov	r3, r7
 8001f86:	4619      	mov	r1, r3
 8001f88:	4807      	ldr	r0, [pc, #28]	@ (8001fa8 <MX_TIM1_Init+0x168>)
 8001f8a:	f005 f851 	bl	8007030 <HAL_TIMEx_ConfigBreakDeadTime>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d001      	beq.n	8001f98 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8001f94:	f000 fc7d 	bl	8002892 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001f98:	4803      	ldr	r0, [pc, #12]	@ (8001fa8 <MX_TIM1_Init+0x168>)
 8001f9a:	f000 ff21 	bl	8002de0 <HAL_TIM_MspPostInit>

}
 8001f9e:	bf00      	nop
 8001fa0:	3768      	adds	r7, #104	@ 0x68
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20000320 	.word	0x20000320
 8001fac:	40010000 	.word	0x40010000

08001fb0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b08e      	sub	sp, #56	@ 0x38
 8001fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001fb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fba:	2200      	movs	r2, #0
 8001fbc:	601a      	str	r2, [r3, #0]
 8001fbe:	605a      	str	r2, [r3, #4]
 8001fc0:	609a      	str	r2, [r3, #8]
 8001fc2:	60da      	str	r2, [r3, #12]
 8001fc4:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fc6:	f107 031c 	add.w	r3, r7, #28
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]
 8001fce:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fd0:	463b      	mov	r3, r7
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	601a      	str	r2, [r3, #0]
 8001fd6:	605a      	str	r2, [r3, #4]
 8001fd8:	609a      	str	r2, [r3, #8]
 8001fda:	60da      	str	r2, [r3, #12]
 8001fdc:	611a      	str	r2, [r3, #16]
 8001fde:	615a      	str	r2, [r3, #20]
 8001fe0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fe2:	4b2d      	ldr	r3, [pc, #180]	@ (8002098 <MX_TIM2_Init+0xe8>)
 8001fe4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001fe8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001fea:	4b2b      	ldr	r3, [pc, #172]	@ (8002098 <MX_TIM2_Init+0xe8>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ff0:	4b29      	ldr	r3, [pc, #164]	@ (8002098 <MX_TIM2_Init+0xe8>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001ff6:	4b28      	ldr	r3, [pc, #160]	@ (8002098 <MX_TIM2_Init+0xe8>)
 8001ff8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ffc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ffe:	4b26      	ldr	r3, [pc, #152]	@ (8002098 <MX_TIM2_Init+0xe8>)
 8002000:	2200      	movs	r2, #0
 8002002:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002004:	4b24      	ldr	r3, [pc, #144]	@ (8002098 <MX_TIM2_Init+0xe8>)
 8002006:	2280      	movs	r2, #128	@ 0x80
 8002008:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800200a:	4823      	ldr	r0, [pc, #140]	@ (8002098 <MX_TIM2_Init+0xe8>)
 800200c:	f003 ff1e 	bl	8005e4c <HAL_TIM_Base_Init>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002016:	f000 fc3c 	bl	8002892 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800201a:	481f      	ldr	r0, [pc, #124]	@ (8002098 <MX_TIM2_Init+0xe8>)
 800201c:	f003 ffd6 	bl	8005fcc <HAL_TIM_PWM_Init>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8002026:	f000 fc34 	bl	8002892 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800202a:	2307      	movs	r3, #7
 800202c:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800202e:	2300      	movs	r3, #0
 8002030:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8002032:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002036:	4619      	mov	r1, r3
 8002038:	4817      	ldr	r0, [pc, #92]	@ (8002098 <MX_TIM2_Init+0xe8>)
 800203a:	f004 fb62 	bl	8006702 <HAL_TIM_SlaveConfigSynchro>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8002044:	f000 fc25 	bl	8002892 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8002048:	2350      	movs	r3, #80	@ 0x50
 800204a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800204c:	2380      	movs	r3, #128	@ 0x80
 800204e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002050:	f107 031c 	add.w	r3, r7, #28
 8002054:	4619      	mov	r1, r3
 8002056:	4810      	ldr	r0, [pc, #64]	@ (8002098 <MX_TIM2_Init+0xe8>)
 8002058:	f004 ff6e 	bl	8006f38 <HAL_TIMEx_MasterConfigSynchronization>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8002062:	f000 fc16 	bl	8002892 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002066:	2360      	movs	r3, #96	@ 0x60
 8002068:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 999;
 800206a:	f240 33e7 	movw	r3, #999	@ 0x3e7
 800206e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002070:	2300      	movs	r3, #0
 8002072:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002074:	2300      	movs	r3, #0
 8002076:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002078:	463b      	mov	r3, r7
 800207a:	2204      	movs	r2, #4
 800207c:	4619      	mov	r1, r3
 800207e:	4806      	ldr	r0, [pc, #24]	@ (8002098 <MX_TIM2_Init+0xe8>)
 8002080:	f004 f9b6 	bl	80063f0 <HAL_TIM_PWM_ConfigChannel>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <MX_TIM2_Init+0xde>
  {
    Error_Handler();
 800208a:	f000 fc02 	bl	8002892 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800208e:	bf00      	nop
 8002090:	3738      	adds	r7, #56	@ 0x38
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	20000368 	.word	0x20000368

0800209c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b092      	sub	sp, #72	@ 0x48
 80020a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020a2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80020a6:	2200      	movs	r2, #0
 80020a8:	601a      	str	r2, [r3, #0]
 80020aa:	605a      	str	r2, [r3, #4]
 80020ac:	609a      	str	r2, [r3, #8]
 80020ae:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80020b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020b4:	2200      	movs	r2, #0
 80020b6:	601a      	str	r2, [r3, #0]
 80020b8:	605a      	str	r2, [r3, #4]
 80020ba:	609a      	str	r2, [r3, #8]
 80020bc:	60da      	str	r2, [r3, #12]
 80020be:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020c0:	f107 031c 	add.w	r3, r7, #28
 80020c4:	2200      	movs	r2, #0
 80020c6:	601a      	str	r2, [r3, #0]
 80020c8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020ca:	463b      	mov	r3, r7
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	60da      	str	r2, [r3, #12]
 80020d6:	611a      	str	r2, [r3, #16]
 80020d8:	615a      	str	r2, [r3, #20]
 80020da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80020dc:	4b34      	ldr	r3, [pc, #208]	@ (80021b0 <MX_TIM3_Init+0x114>)
 80020de:	4a35      	ldr	r2, [pc, #212]	@ (80021b4 <MX_TIM3_Init+0x118>)
 80020e0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 80020e2:	4b33      	ldr	r3, [pc, #204]	@ (80021b0 <MX_TIM3_Init+0x114>)
 80020e4:	2253      	movs	r2, #83	@ 0x53
 80020e6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020e8:	4b31      	ldr	r3, [pc, #196]	@ (80021b0 <MX_TIM3_Init+0x114>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80020ee:	4b30      	ldr	r3, [pc, #192]	@ (80021b0 <MX_TIM3_Init+0x114>)
 80020f0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80020f4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020f6:	4b2e      	ldr	r3, [pc, #184]	@ (80021b0 <MX_TIM3_Init+0x114>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80020fc:	4b2c      	ldr	r3, [pc, #176]	@ (80021b0 <MX_TIM3_Init+0x114>)
 80020fe:	2280      	movs	r2, #128	@ 0x80
 8002100:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002102:	482b      	ldr	r0, [pc, #172]	@ (80021b0 <MX_TIM3_Init+0x114>)
 8002104:	f003 fea2 	bl	8005e4c <HAL_TIM_Base_Init>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800210e:	f000 fbc0 	bl	8002892 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002112:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002116:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002118:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800211c:	4619      	mov	r1, r3
 800211e:	4824      	ldr	r0, [pc, #144]	@ (80021b0 <MX_TIM3_Init+0x114>)
 8002120:	f004 fa28 	bl	8006574 <HAL_TIM_ConfigClockSource>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800212a:	f000 fbb2 	bl	8002892 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800212e:	4820      	ldr	r0, [pc, #128]	@ (80021b0 <MX_TIM3_Init+0x114>)
 8002130:	f003 ff4c 	bl	8005fcc <HAL_TIM_PWM_Init>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 800213a:	f000 fbaa 	bl	8002892 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 800213e:	2305      	movs	r3, #5
 8002140:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 8002142:	2320      	movs	r3, #32
 8002144:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8002146:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800214a:	4619      	mov	r1, r3
 800214c:	4818      	ldr	r0, [pc, #96]	@ (80021b0 <MX_TIM3_Init+0x114>)
 800214e:	f004 fad8 	bl	8006702 <HAL_TIM_SlaveConfigSynchro>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <MX_TIM3_Init+0xc0>
  {
    Error_Handler();
 8002158:	f000 fb9b 	bl	8002892 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 800215c:	2340      	movs	r3, #64	@ 0x40
 800215e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002160:	2380      	movs	r3, #128	@ 0x80
 8002162:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002164:	f107 031c 	add.w	r3, r7, #28
 8002168:	4619      	mov	r1, r3
 800216a:	4811      	ldr	r0, [pc, #68]	@ (80021b0 <MX_TIM3_Init+0x114>)
 800216c:	f004 fee4 	bl	8006f38 <HAL_TIMEx_MasterConfigSynchronization>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8002176:	f000 fb8c 	bl	8002892 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800217a:	2360      	movs	r3, #96	@ 0x60
 800217c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800217e:	2300      	movs	r3, #0
 8002180:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002182:	2300      	movs	r3, #0
 8002184:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002186:	2300      	movs	r3, #0
 8002188:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800218a:	463b      	mov	r3, r7
 800218c:	2200      	movs	r2, #0
 800218e:	4619      	mov	r1, r3
 8002190:	4807      	ldr	r0, [pc, #28]	@ (80021b0 <MX_TIM3_Init+0x114>)
 8002192:	f004 f92d 	bl	80063f0 <HAL_TIM_PWM_ConfigChannel>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 800219c:	f000 fb79 	bl	8002892 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80021a0:	4803      	ldr	r0, [pc, #12]	@ (80021b0 <MX_TIM3_Init+0x114>)
 80021a2:	f000 fe1d 	bl	8002de0 <HAL_TIM_MspPostInit>

}
 80021a6:	bf00      	nop
 80021a8:	3748      	adds	r7, #72	@ 0x48
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	200003b0 	.word	0x200003b0
 80021b4:	40000400 	.word	0x40000400

080021b8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b08e      	sub	sp, #56	@ 0x38
 80021bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80021be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021c2:	2200      	movs	r2, #0
 80021c4:	601a      	str	r2, [r3, #0]
 80021c6:	605a      	str	r2, [r3, #4]
 80021c8:	609a      	str	r2, [r3, #8]
 80021ca:	60da      	str	r2, [r3, #12]
 80021cc:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021ce:	f107 031c 	add.w	r3, r7, #28
 80021d2:	2200      	movs	r2, #0
 80021d4:	601a      	str	r2, [r3, #0]
 80021d6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021d8:	463b      	mov	r3, r7
 80021da:	2200      	movs	r2, #0
 80021dc:	601a      	str	r2, [r3, #0]
 80021de:	605a      	str	r2, [r3, #4]
 80021e0:	609a      	str	r2, [r3, #8]
 80021e2:	60da      	str	r2, [r3, #12]
 80021e4:	611a      	str	r2, [r3, #16]
 80021e6:	615a      	str	r2, [r3, #20]
 80021e8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80021ea:	4b2c      	ldr	r3, [pc, #176]	@ (800229c <MX_TIM4_Init+0xe4>)
 80021ec:	4a2c      	ldr	r2, [pc, #176]	@ (80022a0 <MX_TIM4_Init+0xe8>)
 80021ee:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80021f0:	4b2a      	ldr	r3, [pc, #168]	@ (800229c <MX_TIM4_Init+0xe4>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021f6:	4b29      	ldr	r3, [pc, #164]	@ (800229c <MX_TIM4_Init+0xe4>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 80021fc:	4b27      	ldr	r3, [pc, #156]	@ (800229c <MX_TIM4_Init+0xe4>)
 80021fe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002202:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002204:	4b25      	ldr	r3, [pc, #148]	@ (800229c <MX_TIM4_Init+0xe4>)
 8002206:	2200      	movs	r2, #0
 8002208:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800220a:	4b24      	ldr	r3, [pc, #144]	@ (800229c <MX_TIM4_Init+0xe4>)
 800220c:	2280      	movs	r2, #128	@ 0x80
 800220e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002210:	4822      	ldr	r0, [pc, #136]	@ (800229c <MX_TIM4_Init+0xe4>)
 8002212:	f003 fe1b 	bl	8005e4c <HAL_TIM_Base_Init>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d001      	beq.n	8002220 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 800221c:	f000 fb39 	bl	8002892 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002220:	481e      	ldr	r0, [pc, #120]	@ (800229c <MX_TIM4_Init+0xe4>)
 8002222:	f003 fed3 	bl	8005fcc <HAL_TIM_PWM_Init>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d001      	beq.n	8002230 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 800222c:	f000 fb31 	bl	8002892 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8002230:	2307      	movs	r3, #7
 8002232:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 8002234:	2330      	movs	r3, #48	@ 0x30
 8002236:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8002238:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800223c:	4619      	mov	r1, r3
 800223e:	4817      	ldr	r0, [pc, #92]	@ (800229c <MX_TIM4_Init+0xe4>)
 8002240:	f004 fa5f 	bl	8006702 <HAL_TIM_SlaveConfigSynchro>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d001      	beq.n	800224e <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 800224a:	f000 fb22 	bl	8002892 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 800224e:	2340      	movs	r3, #64	@ 0x40
 8002250:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002252:	2380      	movs	r3, #128	@ 0x80
 8002254:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002256:	f107 031c 	add.w	r3, r7, #28
 800225a:	4619      	mov	r1, r3
 800225c:	480f      	ldr	r0, [pc, #60]	@ (800229c <MX_TIM4_Init+0xe4>)
 800225e:	f004 fe6b 	bl	8006f38 <HAL_TIMEx_MasterConfigSynchronization>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d001      	beq.n	800226c <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8002268:	f000 fb13 	bl	8002892 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800226c:	2360      	movs	r3, #96	@ 0x60
 800226e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 999;
 8002270:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8002274:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002276:	2300      	movs	r3, #0
 8002278:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800227a:	2300      	movs	r3, #0
 800227c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800227e:	463b      	mov	r3, r7
 8002280:	2200      	movs	r2, #0
 8002282:	4619      	mov	r1, r3
 8002284:	4805      	ldr	r0, [pc, #20]	@ (800229c <MX_TIM4_Init+0xe4>)
 8002286:	f004 f8b3 	bl	80063f0 <HAL_TIM_PWM_ConfigChannel>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <MX_TIM4_Init+0xdc>
  {
    Error_Handler();
 8002290:	f000 faff 	bl	8002892 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002294:	bf00      	nop
 8002296:	3738      	adds	r7, #56	@ 0x38
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	200003f8 	.word	0x200003f8
 80022a0:	40000800 	.word	0x40000800

080022a4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b08e      	sub	sp, #56	@ 0x38
 80022a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80022aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022ae:	2200      	movs	r2, #0
 80022b0:	601a      	str	r2, [r3, #0]
 80022b2:	605a      	str	r2, [r3, #4]
 80022b4:	609a      	str	r2, [r3, #8]
 80022b6:	60da      	str	r2, [r3, #12]
 80022b8:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022ba:	f107 031c 	add.w	r3, r7, #28
 80022be:	2200      	movs	r2, #0
 80022c0:	601a      	str	r2, [r3, #0]
 80022c2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022c4:	463b      	mov	r3, r7
 80022c6:	2200      	movs	r2, #0
 80022c8:	601a      	str	r2, [r3, #0]
 80022ca:	605a      	str	r2, [r3, #4]
 80022cc:	609a      	str	r2, [r3, #8]
 80022ce:	60da      	str	r2, [r3, #12]
 80022d0:	611a      	str	r2, [r3, #16]
 80022d2:	615a      	str	r2, [r3, #20]
 80022d4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80022d6:	4b2c      	ldr	r3, [pc, #176]	@ (8002388 <MX_TIM5_Init+0xe4>)
 80022d8:	4a2c      	ldr	r2, [pc, #176]	@ (800238c <MX_TIM5_Init+0xe8>)
 80022da:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80022dc:	4b2a      	ldr	r3, [pc, #168]	@ (8002388 <MX_TIM5_Init+0xe4>)
 80022de:	2200      	movs	r2, #0
 80022e0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022e2:	4b29      	ldr	r3, [pc, #164]	@ (8002388 <MX_TIM5_Init+0xe4>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 80022e8:	4b27      	ldr	r3, [pc, #156]	@ (8002388 <MX_TIM5_Init+0xe4>)
 80022ea:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80022ee:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022f0:	4b25      	ldr	r3, [pc, #148]	@ (8002388 <MX_TIM5_Init+0xe4>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022f6:	4b24      	ldr	r3, [pc, #144]	@ (8002388 <MX_TIM5_Init+0xe4>)
 80022f8:	2280      	movs	r2, #128	@ 0x80
 80022fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80022fc:	4822      	ldr	r0, [pc, #136]	@ (8002388 <MX_TIM5_Init+0xe4>)
 80022fe:	f003 fda5 	bl	8005e4c <HAL_TIM_Base_Init>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8002308:	f000 fac3 	bl	8002892 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800230c:	481e      	ldr	r0, [pc, #120]	@ (8002388 <MX_TIM5_Init+0xe4>)
 800230e:	f003 fe5d 	bl	8005fcc <HAL_TIM_PWM_Init>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 8002318:	f000 fabb 	bl	8002892 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800231c:	2307      	movs	r3, #7
 800231e:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8002320:	2310      	movs	r3, #16
 8002322:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 8002324:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002328:	4619      	mov	r1, r3
 800232a:	4817      	ldr	r0, [pc, #92]	@ (8002388 <MX_TIM5_Init+0xe4>)
 800232c:	f004 f9e9 	bl	8006702 <HAL_TIM_SlaveConfigSynchro>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <MX_TIM5_Init+0x96>
  {
    Error_Handler();
 8002336:	f000 faac 	bl	8002892 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 800233a:	2340      	movs	r3, #64	@ 0x40
 800233c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800233e:	2380      	movs	r3, #128	@ 0x80
 8002340:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002342:	f107 031c 	add.w	r3, r7, #28
 8002346:	4619      	mov	r1, r3
 8002348:	480f      	ldr	r0, [pc, #60]	@ (8002388 <MX_TIM5_Init+0xe4>)
 800234a:	f004 fdf5 	bl	8006f38 <HAL_TIMEx_MasterConfigSynchronization>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d001      	beq.n	8002358 <MX_TIM5_Init+0xb4>
  {
    Error_Handler();
 8002354:	f000 fa9d 	bl	8002892 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002358:	2360      	movs	r3, #96	@ 0x60
 800235a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 999;
 800235c:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8002360:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002362:	2300      	movs	r3, #0
 8002364:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002366:	2300      	movs	r3, #0
 8002368:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800236a:	463b      	mov	r3, r7
 800236c:	2200      	movs	r2, #0
 800236e:	4619      	mov	r1, r3
 8002370:	4805      	ldr	r0, [pc, #20]	@ (8002388 <MX_TIM5_Init+0xe4>)
 8002372:	f004 f83d 	bl	80063f0 <HAL_TIM_PWM_ConfigChannel>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d001      	beq.n	8002380 <MX_TIM5_Init+0xdc>
  {
    Error_Handler();
 800237c:	f000 fa89 	bl	8002892 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002380:	bf00      	nop
 8002382:	3738      	adds	r7, #56	@ 0x38
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	20000440 	.word	0x20000440
 800238c:	40000c00 	.word	0x40000c00

08002390 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002396:	463b      	mov	r3, r7
 8002398:	2200      	movs	r2, #0
 800239a:	601a      	str	r2, [r3, #0]
 800239c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800239e:	4b15      	ldr	r3, [pc, #84]	@ (80023f4 <MX_TIM7_Init+0x64>)
 80023a0:	4a15      	ldr	r2, [pc, #84]	@ (80023f8 <MX_TIM7_Init+0x68>)
 80023a2:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 80023a4:	4b13      	ldr	r3, [pc, #76]	@ (80023f4 <MX_TIM7_Init+0x64>)
 80023a6:	2253      	movs	r2, #83	@ 0x53
 80023a8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023aa:	4b12      	ldr	r3, [pc, #72]	@ (80023f4 <MX_TIM7_Init+0x64>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 80023b0:	4b10      	ldr	r3, [pc, #64]	@ (80023f4 <MX_TIM7_Init+0x64>)
 80023b2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80023b6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023b8:	4b0e      	ldr	r3, [pc, #56]	@ (80023f4 <MX_TIM7_Init+0x64>)
 80023ba:	2280      	movs	r2, #128	@ 0x80
 80023bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80023be:	480d      	ldr	r0, [pc, #52]	@ (80023f4 <MX_TIM7_Init+0x64>)
 80023c0:	f003 fd44 	bl	8005e4c <HAL_TIM_Base_Init>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80023ca:	f000 fa62 	bl	8002892 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023ce:	2300      	movs	r3, #0
 80023d0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023d2:	2300      	movs	r3, #0
 80023d4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80023d6:	463b      	mov	r3, r7
 80023d8:	4619      	mov	r1, r3
 80023da:	4806      	ldr	r0, [pc, #24]	@ (80023f4 <MX_TIM7_Init+0x64>)
 80023dc:	f004 fdac 	bl	8006f38 <HAL_TIMEx_MasterConfigSynchronization>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80023e6:	f000 fa54 	bl	8002892 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80023ea:	bf00      	nop
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	20000488 	.word	0x20000488
 80023f8:	40001400 	.word	0x40001400

080023fc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b09a      	sub	sp, #104	@ 0x68
 8002400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002402:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002406:	2200      	movs	r2, #0
 8002408:	601a      	str	r2, [r3, #0]
 800240a:	605a      	str	r2, [r3, #4]
 800240c:	609a      	str	r2, [r3, #8]
 800240e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002410:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002414:	2200      	movs	r2, #0
 8002416:	601a      	str	r2, [r3, #0]
 8002418:	605a      	str	r2, [r3, #4]
 800241a:	609a      	str	r2, [r3, #8]
 800241c:	60da      	str	r2, [r3, #12]
 800241e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002420:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002424:	2200      	movs	r2, #0
 8002426:	601a      	str	r2, [r3, #0]
 8002428:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800242a:	f107 0320 	add.w	r3, r7, #32
 800242e:	2200      	movs	r2, #0
 8002430:	601a      	str	r2, [r3, #0]
 8002432:	605a      	str	r2, [r3, #4]
 8002434:	609a      	str	r2, [r3, #8]
 8002436:	60da      	str	r2, [r3, #12]
 8002438:	611a      	str	r2, [r3, #16]
 800243a:	615a      	str	r2, [r3, #20]
 800243c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800243e:	463b      	mov	r3, r7
 8002440:	2220      	movs	r2, #32
 8002442:	2100      	movs	r1, #0
 8002444:	4618      	mov	r0, r3
 8002446:	f00a fe27 	bl	800d098 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800244a:	4b46      	ldr	r3, [pc, #280]	@ (8002564 <MX_TIM8_Init+0x168>)
 800244c:	4a46      	ldr	r2, [pc, #280]	@ (8002568 <MX_TIM8_Init+0x16c>)
 800244e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 8002450:	4b44      	ldr	r3, [pc, #272]	@ (8002564 <MX_TIM8_Init+0x168>)
 8002452:	2253      	movs	r2, #83	@ 0x53
 8002454:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002456:	4b43      	ldr	r3, [pc, #268]	@ (8002564 <MX_TIM8_Init+0x168>)
 8002458:	2200      	movs	r2, #0
 800245a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 800245c:	4b41      	ldr	r3, [pc, #260]	@ (8002564 <MX_TIM8_Init+0x168>)
 800245e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002462:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002464:	4b3f      	ldr	r3, [pc, #252]	@ (8002564 <MX_TIM8_Init+0x168>)
 8002466:	2200      	movs	r2, #0
 8002468:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800246a:	4b3e      	ldr	r3, [pc, #248]	@ (8002564 <MX_TIM8_Init+0x168>)
 800246c:	2200      	movs	r2, #0
 800246e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002470:	4b3c      	ldr	r3, [pc, #240]	@ (8002564 <MX_TIM8_Init+0x168>)
 8002472:	2280      	movs	r2, #128	@ 0x80
 8002474:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002476:	483b      	ldr	r0, [pc, #236]	@ (8002564 <MX_TIM8_Init+0x168>)
 8002478:	f003 fce8 	bl	8005e4c <HAL_TIM_Base_Init>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8002482:	f000 fa06 	bl	8002892 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002486:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800248a:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800248c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002490:	4619      	mov	r1, r3
 8002492:	4834      	ldr	r0, [pc, #208]	@ (8002564 <MX_TIM8_Init+0x168>)
 8002494:	f004 f86e 	bl	8006574 <HAL_TIM_ConfigClockSource>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800249e:	f000 f9f8 	bl	8002892 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80024a2:	4830      	ldr	r0, [pc, #192]	@ (8002564 <MX_TIM8_Init+0x168>)
 80024a4:	f003 fd92 	bl	8005fcc <HAL_TIM_PWM_Init>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d001      	beq.n	80024b2 <MX_TIM8_Init+0xb6>
  {
    Error_Handler();
 80024ae:	f000 f9f0 	bl	8002892 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 80024b2:	2305      	movs	r3, #5
 80024b4:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 80024b6:	2320      	movs	r3, #32
 80024b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 80024ba:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80024be:	4619      	mov	r1, r3
 80024c0:	4828      	ldr	r0, [pc, #160]	@ (8002564 <MX_TIM8_Init+0x168>)
 80024c2:	f004 f91e 	bl	8006702 <HAL_TIM_SlaveConfigSynchro>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d001      	beq.n	80024d0 <MX_TIM8_Init+0xd4>
  {
    Error_Handler();
 80024cc:	f000 f9e1 	bl	8002892 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC3REF;
 80024d0:	2360      	movs	r3, #96	@ 0x60
 80024d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80024d4:	2380      	movs	r3, #128	@ 0x80
 80024d6:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80024d8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80024dc:	4619      	mov	r1, r3
 80024de:	4821      	ldr	r0, [pc, #132]	@ (8002564 <MX_TIM8_Init+0x168>)
 80024e0:	f004 fd2a 	bl	8006f38 <HAL_TIMEx_MasterConfigSynchronization>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d001      	beq.n	80024ee <MX_TIM8_Init+0xf2>
  {
    Error_Handler();
 80024ea:	f000 f9d2 	bl	8002892 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024ee:	2360      	movs	r3, #96	@ 0x60
 80024f0:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 80024f2:	2300      	movs	r3, #0
 80024f4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024f6:	2300      	movs	r3, #0
 80024f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80024fa:	2300      	movs	r3, #0
 80024fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024fe:	2300      	movs	r3, #0
 8002500:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002502:	2300      	movs	r3, #0
 8002504:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002506:	2300      	movs	r3, #0
 8002508:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800250a:	f107 0320 	add.w	r3, r7, #32
 800250e:	2208      	movs	r2, #8
 8002510:	4619      	mov	r1, r3
 8002512:	4814      	ldr	r0, [pc, #80]	@ (8002564 <MX_TIM8_Init+0x168>)
 8002514:	f003 ff6c 	bl	80063f0 <HAL_TIM_PWM_ConfigChannel>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d001      	beq.n	8002522 <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 800251e:	f000 f9b8 	bl	8002892 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002522:	2300      	movs	r3, #0
 8002524:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002526:	2300      	movs	r3, #0
 8002528:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800252a:	2300      	movs	r3, #0
 800252c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800252e:	2300      	movs	r3, #0
 8002530:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002532:	2300      	movs	r3, #0
 8002534:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002536:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800253a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800253c:	2300      	movs	r3, #0
 800253e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002540:	463b      	mov	r3, r7
 8002542:	4619      	mov	r1, r3
 8002544:	4807      	ldr	r0, [pc, #28]	@ (8002564 <MX_TIM8_Init+0x168>)
 8002546:	f004 fd73 	bl	8007030 <HAL_TIMEx_ConfigBreakDeadTime>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <MX_TIM8_Init+0x158>
  {
    Error_Handler();
 8002550:	f000 f99f 	bl	8002892 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002554:	4803      	ldr	r0, [pc, #12]	@ (8002564 <MX_TIM8_Init+0x168>)
 8002556:	f000 fc43 	bl	8002de0 <HAL_TIM_MspPostInit>

}
 800255a:	bf00      	nop
 800255c:	3768      	adds	r7, #104	@ 0x68
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	200004d0 	.word	0x200004d0
 8002568:	40010400 	.word	0x40010400

0800256c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002570:	4b11      	ldr	r3, [pc, #68]	@ (80025b8 <MX_USART2_UART_Init+0x4c>)
 8002572:	4a12      	ldr	r2, [pc, #72]	@ (80025bc <MX_USART2_UART_Init+0x50>)
 8002574:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002576:	4b10      	ldr	r3, [pc, #64]	@ (80025b8 <MX_USART2_UART_Init+0x4c>)
 8002578:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800257c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800257e:	4b0e      	ldr	r3, [pc, #56]	@ (80025b8 <MX_USART2_UART_Init+0x4c>)
 8002580:	2200      	movs	r2, #0
 8002582:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002584:	4b0c      	ldr	r3, [pc, #48]	@ (80025b8 <MX_USART2_UART_Init+0x4c>)
 8002586:	2200      	movs	r2, #0
 8002588:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800258a:	4b0b      	ldr	r3, [pc, #44]	@ (80025b8 <MX_USART2_UART_Init+0x4c>)
 800258c:	2200      	movs	r2, #0
 800258e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002590:	4b09      	ldr	r3, [pc, #36]	@ (80025b8 <MX_USART2_UART_Init+0x4c>)
 8002592:	220c      	movs	r2, #12
 8002594:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002596:	4b08      	ldr	r3, [pc, #32]	@ (80025b8 <MX_USART2_UART_Init+0x4c>)
 8002598:	2200      	movs	r2, #0
 800259a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800259c:	4b06      	ldr	r3, [pc, #24]	@ (80025b8 <MX_USART2_UART_Init+0x4c>)
 800259e:	2200      	movs	r2, #0
 80025a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80025a2:	4805      	ldr	r0, [pc, #20]	@ (80025b8 <MX_USART2_UART_Init+0x4c>)
 80025a4:	f004 fdaa 	bl	80070fc <HAL_UART_Init>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80025ae:	f000 f970 	bl	8002892 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80025b2:	bf00      	nop
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	20000518 	.word	0x20000518
 80025bc:	40004400 	.word	0x40004400

080025c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80025c6:	2300      	movs	r3, #0
 80025c8:	607b      	str	r3, [r7, #4]
 80025ca:	4b0c      	ldr	r3, [pc, #48]	@ (80025fc <MX_DMA_Init+0x3c>)
 80025cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ce:	4a0b      	ldr	r2, [pc, #44]	@ (80025fc <MX_DMA_Init+0x3c>)
 80025d0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80025d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80025d6:	4b09      	ldr	r3, [pc, #36]	@ (80025fc <MX_DMA_Init+0x3c>)
 80025d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025de:	607b      	str	r3, [r7, #4]
 80025e0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 80025e2:	2200      	movs	r2, #0
 80025e4:	2102      	movs	r1, #2
 80025e6:	2010      	movs	r0, #16
 80025e8:	f000 ff27 	bl	800343a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80025ec:	2010      	movs	r0, #16
 80025ee:	f000 ff40 	bl	8003472 <HAL_NVIC_EnableIRQ>

}
 80025f2:	bf00      	nop
 80025f4:	3708      	adds	r7, #8
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	40023800 	.word	0x40023800

08002600 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b08c      	sub	sp, #48	@ 0x30
 8002604:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002606:	f107 031c 	add.w	r3, r7, #28
 800260a:	2200      	movs	r2, #0
 800260c:	601a      	str	r2, [r3, #0]
 800260e:	605a      	str	r2, [r3, #4]
 8002610:	609a      	str	r2, [r3, #8]
 8002612:	60da      	str	r2, [r3, #12]
 8002614:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002616:	2300      	movs	r3, #0
 8002618:	61bb      	str	r3, [r7, #24]
 800261a:	4b92      	ldr	r3, [pc, #584]	@ (8002864 <MX_GPIO_Init+0x264>)
 800261c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261e:	4a91      	ldr	r2, [pc, #580]	@ (8002864 <MX_GPIO_Init+0x264>)
 8002620:	f043 0310 	orr.w	r3, r3, #16
 8002624:	6313      	str	r3, [r2, #48]	@ 0x30
 8002626:	4b8f      	ldr	r3, [pc, #572]	@ (8002864 <MX_GPIO_Init+0x264>)
 8002628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262a:	f003 0310 	and.w	r3, r3, #16
 800262e:	61bb      	str	r3, [r7, #24]
 8002630:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002632:	2300      	movs	r3, #0
 8002634:	617b      	str	r3, [r7, #20]
 8002636:	4b8b      	ldr	r3, [pc, #556]	@ (8002864 <MX_GPIO_Init+0x264>)
 8002638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263a:	4a8a      	ldr	r2, [pc, #552]	@ (8002864 <MX_GPIO_Init+0x264>)
 800263c:	f043 0304 	orr.w	r3, r3, #4
 8002640:	6313      	str	r3, [r2, #48]	@ 0x30
 8002642:	4b88      	ldr	r3, [pc, #544]	@ (8002864 <MX_GPIO_Init+0x264>)
 8002644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002646:	f003 0304 	and.w	r3, r3, #4
 800264a:	617b      	str	r3, [r7, #20]
 800264c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800264e:	2300      	movs	r3, #0
 8002650:	613b      	str	r3, [r7, #16]
 8002652:	4b84      	ldr	r3, [pc, #528]	@ (8002864 <MX_GPIO_Init+0x264>)
 8002654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002656:	4a83      	ldr	r2, [pc, #524]	@ (8002864 <MX_GPIO_Init+0x264>)
 8002658:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800265c:	6313      	str	r3, [r2, #48]	@ 0x30
 800265e:	4b81      	ldr	r3, [pc, #516]	@ (8002864 <MX_GPIO_Init+0x264>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002662:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002666:	613b      	str	r3, [r7, #16]
 8002668:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800266a:	2300      	movs	r3, #0
 800266c:	60fb      	str	r3, [r7, #12]
 800266e:	4b7d      	ldr	r3, [pc, #500]	@ (8002864 <MX_GPIO_Init+0x264>)
 8002670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002672:	4a7c      	ldr	r2, [pc, #496]	@ (8002864 <MX_GPIO_Init+0x264>)
 8002674:	f043 0301 	orr.w	r3, r3, #1
 8002678:	6313      	str	r3, [r2, #48]	@ 0x30
 800267a:	4b7a      	ldr	r3, [pc, #488]	@ (8002864 <MX_GPIO_Init+0x264>)
 800267c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800267e:	f003 0301 	and.w	r3, r3, #1
 8002682:	60fb      	str	r3, [r7, #12]
 8002684:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002686:	2300      	movs	r3, #0
 8002688:	60bb      	str	r3, [r7, #8]
 800268a:	4b76      	ldr	r3, [pc, #472]	@ (8002864 <MX_GPIO_Init+0x264>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268e:	4a75      	ldr	r2, [pc, #468]	@ (8002864 <MX_GPIO_Init+0x264>)
 8002690:	f043 0302 	orr.w	r3, r3, #2
 8002694:	6313      	str	r3, [r2, #48]	@ 0x30
 8002696:	4b73      	ldr	r3, [pc, #460]	@ (8002864 <MX_GPIO_Init+0x264>)
 8002698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800269a:	f003 0302 	and.w	r3, r3, #2
 800269e:	60bb      	str	r3, [r7, #8]
 80026a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026a2:	2300      	movs	r3, #0
 80026a4:	607b      	str	r3, [r7, #4]
 80026a6:	4b6f      	ldr	r3, [pc, #444]	@ (8002864 <MX_GPIO_Init+0x264>)
 80026a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026aa:	4a6e      	ldr	r2, [pc, #440]	@ (8002864 <MX_GPIO_Init+0x264>)
 80026ac:	f043 0308 	orr.w	r3, r3, #8
 80026b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80026b2:	4b6c      	ldr	r3, [pc, #432]	@ (8002864 <MX_GPIO_Init+0x264>)
 80026b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b6:	f003 0308 	and.w	r3, r3, #8
 80026ba:	607b      	str	r3, [r7, #4]
 80026bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, O13_Duphong4_Pin|O14_Duphong5_Pin|O15_Duphong6_Pin|O16_Duphong7_Pin
 80026be:	2200      	movs	r2, #0
 80026c0:	217f      	movs	r1, #127	@ 0x7f
 80026c2:	4869      	ldr	r0, [pc, #420]	@ (8002868 <MX_GPIO_Init+0x268>)
 80026c4:	f001 fca6 	bl	8004014 <HAL_GPIO_WritePin>
                          |O17_Duphong8_Pin|O11_Duphong2_Pin|O12_Duphong3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, O18_Duphong9_Pin|DIR_TIM3_Pin|DIR_TIM8_Pin, GPIO_PIN_RESET);
 80026c8:	2200      	movs	r2, #0
 80026ca:	f44f 510a 	mov.w	r1, #8832	@ 0x2280
 80026ce:	4867      	ldr	r0, [pc, #412]	@ (800286c <MX_GPIO_Init+0x26c>)
 80026d0:	f001 fca0 	bl	8004014 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR_TIM1_Pin|DIR_NO_Pin, GPIO_PIN_RESET);
 80026d4:	2200      	movs	r2, #0
 80026d6:	f44f 4102 	mov.w	r1, #33280	@ 0x8200
 80026da:	4865      	ldr	r0, [pc, #404]	@ (8002870 <MX_GPIO_Init+0x270>)
 80026dc:	f001 fc9a 	bl	8004014 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, O1_xilanh1_Pin|O2_xilanh2_Pin|O3_vacum_hut1_Pin|O4_vacum_hut2_Pin
 80026e0:	2200      	movs	r2, #0
 80026e2:	21f8      	movs	r1, #248	@ 0xf8
 80026e4:	4863      	ldr	r0, [pc, #396]	@ (8002874 <MX_GPIO_Init+0x274>)
 80026e6:	f001 fc95 	bl	8004014 <HAL_GPIO_WritePin>
                          |O5_vacum1_nha_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, O6_vacum2_nha_Pin|O7_Den_Xanh_Pin|O8_Den_Do_Pin|O9_Coi_Pin
 80026ea:	2200      	movs	r2, #0
 80026ec:	f44f 714e 	mov.w	r1, #824	@ 0x338
 80026f0:	4861      	ldr	r0, [pc, #388]	@ (8002878 <MX_GPIO_Init+0x278>)
 80026f2:	f001 fc8f 	bl	8004014 <HAL_GPIO_WritePin>
                          |O10_Duphong1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : O13_Duphong4_Pin O14_Duphong5_Pin O15_Duphong6_Pin O16_Duphong7_Pin
                           O17_Duphong8_Pin O11_Duphong2_Pin O12_Duphong3_Pin */
  GPIO_InitStruct.Pin = O13_Duphong4_Pin|O14_Duphong5_Pin|O15_Duphong6_Pin|O16_Duphong7_Pin
 80026f6:	237f      	movs	r3, #127	@ 0x7f
 80026f8:	61fb      	str	r3, [r7, #28]
                          |O17_Duphong8_Pin|O11_Duphong2_Pin|O12_Duphong3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026fa:	2301      	movs	r3, #1
 80026fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fe:	2300      	movs	r3, #0
 8002700:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002702:	2300      	movs	r3, #0
 8002704:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002706:	f107 031c 	add.w	r3, r7, #28
 800270a:	4619      	mov	r1, r3
 800270c:	4856      	ldr	r0, [pc, #344]	@ (8002868 <MX_GPIO_Init+0x268>)
 800270e:	f001 facd 	bl	8003cac <HAL_GPIO_Init>

  /*Configure GPIO pin : O18_Duphong9_Pin */
  GPIO_InitStruct.Pin = O18_Duphong9_Pin;
 8002712:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002716:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002718:	2301      	movs	r3, #1
 800271a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800271c:	2300      	movs	r3, #0
 800271e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002720:	2300      	movs	r3, #0
 8002722:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(O18_Duphong9_GPIO_Port, &GPIO_InitStruct);
 8002724:	f107 031c 	add.w	r3, r7, #28
 8002728:	4619      	mov	r1, r3
 800272a:	4850      	ldr	r0, [pc, #320]	@ (800286c <MX_GPIO_Init+0x26c>)
 800272c:	f001 fabe 	bl	8003cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8002730:	2307      	movs	r3, #7
 8002732:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002734:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002738:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800273a:	2300      	movs	r3, #0
 800273c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800273e:	f107 031c 	add.w	r3, r7, #28
 8002742:	4619      	mov	r1, r3
 8002744:	4849      	ldr	r0, [pc, #292]	@ (800286c <MX_GPIO_Init+0x26c>)
 8002746:	f001 fab1 	bl	8003cac <HAL_GPIO_Init>

  /*Configure GPIO pins : I4_E_stop_Pin I5_STOP_Pin I6_START_Pin */
  GPIO_InitStruct.Pin = I4_E_stop_Pin|I5_STOP_Pin|I6_START_Pin;
 800274a:	2338      	movs	r3, #56	@ 0x38
 800274c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800274e:	2300      	movs	r3, #0
 8002750:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002752:	2300      	movs	r3, #0
 8002754:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002756:	f107 031c 	add.w	r3, r7, #28
 800275a:	4619      	mov	r1, r3
 800275c:	4843      	ldr	r0, [pc, #268]	@ (800286c <MX_GPIO_Init+0x26c>)
 800275e:	f001 faa5 	bl	8003cac <HAL_GPIO_Init>

  /*Configure GPIO pins : I7_RESTART_Pin I8_VACUM1_Pin I18_DU_PHONG6_Pin */
  GPIO_InitStruct.Pin = I7_RESTART_Pin|I8_VACUM1_Pin|I18_DU_PHONG6_Pin;
 8002762:	f240 4303 	movw	r3, #1027	@ 0x403
 8002766:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002768:	2300      	movs	r3, #0
 800276a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276c:	2300      	movs	r3, #0
 800276e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002770:	f107 031c 	add.w	r3, r7, #28
 8002774:	4619      	mov	r1, r3
 8002776:	4840      	ldr	r0, [pc, #256]	@ (8002878 <MX_GPIO_Init+0x278>)
 8002778:	f001 fa98 	bl	8003cac <HAL_GPIO_Init>

  /*Configure GPIO pins : I9_VACUM2_Pin I_10Left_DOOR_Pin I_11_RIGHT_DOOR_Pin I12_AP_SUAT_Pin
                           I13_DU_PHONG_Pin I14_DU_PHONG2_Pin I15_DU_PHONG3_Pin I16_DU_PHONG4_Pin
                           I17_DU_PHONG5_Pin */
  GPIO_InitStruct.Pin = I9_VACUM2_Pin|I_10Left_DOOR_Pin|I_11_RIGHT_DOOR_Pin|I12_AP_SUAT_Pin
 800277c:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8002780:	61fb      	str	r3, [r7, #28]
                          |I13_DU_PHONG_Pin|I14_DU_PHONG2_Pin|I15_DU_PHONG3_Pin|I16_DU_PHONG4_Pin
                          |I17_DU_PHONG5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002782:	2300      	movs	r3, #0
 8002784:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002786:	2300      	movs	r3, #0
 8002788:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800278a:	f107 031c 	add.w	r3, r7, #28
 800278e:	4619      	mov	r1, r3
 8002790:	4835      	ldr	r0, [pc, #212]	@ (8002868 <MX_GPIO_Init+0x268>)
 8002792:	f001 fa8b 	bl	8003cac <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_TIM3_Pin DIR_TIM8_Pin */
  GPIO_InitStruct.Pin = DIR_TIM3_Pin|DIR_TIM8_Pin;
 8002796:	f44f 7320 	mov.w	r3, #640	@ 0x280
 800279a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800279c:	2301      	movs	r3, #1
 800279e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a0:	2300      	movs	r3, #0
 80027a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027a4:	2303      	movs	r3, #3
 80027a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027a8:	f107 031c 	add.w	r3, r7, #28
 80027ac:	4619      	mov	r1, r3
 80027ae:	482f      	ldr	r0, [pc, #188]	@ (800286c <MX_GPIO_Init+0x26c>)
 80027b0:	f001 fa7c 	bl	8003cac <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_TIM1_Pin */
  GPIO_InitStruct.Pin = DIR_TIM1_Pin;
 80027b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80027b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027ba:	2301      	movs	r3, #1
 80027bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027be:	2300      	movs	r3, #0
 80027c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027c2:	2303      	movs	r3, #3
 80027c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DIR_TIM1_GPIO_Port, &GPIO_InitStruct);
 80027c6:	f107 031c 	add.w	r3, r7, #28
 80027ca:	4619      	mov	r1, r3
 80027cc:	4828      	ldr	r0, [pc, #160]	@ (8002870 <MX_GPIO_Init+0x270>)
 80027ce:	f001 fa6d 	bl	8003cac <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_NO_Pin */
  GPIO_InitStruct.Pin = DIR_NO_Pin;
 80027d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80027d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027d8:	2301      	movs	r3, #1
 80027da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027dc:	2300      	movs	r3, #0
 80027de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e0:	2300      	movs	r3, #0
 80027e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DIR_NO_GPIO_Port, &GPIO_InitStruct);
 80027e4:	f107 031c 	add.w	r3, r7, #28
 80027e8:	4619      	mov	r1, r3
 80027ea:	4821      	ldr	r0, [pc, #132]	@ (8002870 <MX_GPIO_Init+0x270>)
 80027ec:	f001 fa5e 	bl	8003cac <HAL_GPIO_Init>

  /*Configure GPIO pins : O1_xilanh1_Pin O2_xilanh2_Pin O3_vacum_hut1_Pin O4_vacum_hut2_Pin
                           O5_vacum1_nha_Pin */
  GPIO_InitStruct.Pin = O1_xilanh1_Pin|O2_xilanh2_Pin|O3_vacum_hut1_Pin|O4_vacum_hut2_Pin
 80027f0:	23f8      	movs	r3, #248	@ 0xf8
 80027f2:	61fb      	str	r3, [r7, #28]
                          |O5_vacum1_nha_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027f4:	2301      	movs	r3, #1
 80027f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f8:	2300      	movs	r3, #0
 80027fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027fc:	2300      	movs	r3, #0
 80027fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002800:	f107 031c 	add.w	r3, r7, #28
 8002804:	4619      	mov	r1, r3
 8002806:	481b      	ldr	r0, [pc, #108]	@ (8002874 <MX_GPIO_Init+0x274>)
 8002808:	f001 fa50 	bl	8003cac <HAL_GPIO_Init>

  /*Configure GPIO pins : O6_vacum2_nha_Pin O7_Den_Xanh_Pin O8_Den_Do_Pin O9_Coi_Pin
                           O10_Duphong1_Pin */
  GPIO_InitStruct.Pin = O6_vacum2_nha_Pin|O7_Den_Xanh_Pin|O8_Den_Do_Pin|O9_Coi_Pin
 800280c:	f44f 734e 	mov.w	r3, #824	@ 0x338
 8002810:	61fb      	str	r3, [r7, #28]
                          |O10_Duphong1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002812:	2301      	movs	r3, #1
 8002814:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002816:	2300      	movs	r3, #0
 8002818:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800281a:	2300      	movs	r3, #0
 800281c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800281e:	f107 031c 	add.w	r3, r7, #28
 8002822:	4619      	mov	r1, r3
 8002824:	4814      	ldr	r0, [pc, #80]	@ (8002878 <MX_GPIO_Init+0x278>)
 8002826:	f001 fa41 	bl	8003cac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800282a:	2200      	movs	r2, #0
 800282c:	2100      	movs	r1, #0
 800282e:	2006      	movs	r0, #6
 8002830:	f000 fe03 	bl	800343a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002834:	2006      	movs	r0, #6
 8002836:	f000 fe1c 	bl	8003472 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800283a:	2200      	movs	r2, #0
 800283c:	2100      	movs	r1, #0
 800283e:	2007      	movs	r0, #7
 8002840:	f000 fdfb 	bl	800343a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002844:	2007      	movs	r0, #7
 8002846:	f000 fe14 	bl	8003472 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800284a:	2200      	movs	r2, #0
 800284c:	2100      	movs	r1, #0
 800284e:	2008      	movs	r0, #8
 8002850:	f000 fdf3 	bl	800343a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002854:	2008      	movs	r0, #8
 8002856:	f000 fe0c 	bl	8003472 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800285a:	bf00      	nop
 800285c:	3730      	adds	r7, #48	@ 0x30
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	40023800 	.word	0x40023800
 8002868:	40021000 	.word	0x40021000
 800286c:	40020800 	.word	0x40020800
 8002870:	40020000 	.word	0x40020000
 8002874:	40020c00 	.word	0x40020c00
 8002878:	40020400 	.word	0x40020400

0800287c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	4603      	mov	r3, r0
 8002884:	80fb      	strh	r3, [r7, #6]

}
 8002886:	bf00      	nop
 8002888:	370c      	adds	r7, #12
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr

08002892 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002892:	b480      	push	{r7}
 8002894:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002896:	b672      	cpsid	i
}
 8002898:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800289a:	bf00      	nop
 800289c:	e7fd      	b.n	800289a <Error_Handler+0x8>

0800289e <Init_hmi>:
	{  Handle_Emergency  },
	{  Main_Reset        },
	{  Main_Stop         }
};
void Init_hmi(void)
{
 800289e:	b480      	push	{r7}
 80028a0:	af00      	add	r7, sp, #0
}
 80028a2:	bf00      	nop
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr

080028ac <Task_Move_Oxis>:
    return 0xffff; // không có bit nào = 1
}
// dữ liệu đã lưu ở Coils_Database[1]; 0-5: trái 0x, phải Ox, lên 0x, xuống 0y, lên 0z, xuống 0z

void Task_Move_Oxis()
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
	uint8_t current_state=0x00U;
 80028b2:	2300      	movs	r3, #0
 80028b4:	70fb      	strb	r3, [r7, #3]
	for(int i=0x00U; i< NUM_BUTTON_HOLD;i++)
 80028b6:	2300      	movs	r3, #0
 80028b8:	607b      	str	r3, [r7, #4]
 80028ba:	e08d      	b.n	80029d8 <Task_Move_Oxis+0x12c>
	{
		current_state= ( (Control_motor->all) &(1<<i))==0x00U ? 0x00U : 0x1U;
 80028bc:	4b4b      	ldr	r3, [pc, #300]	@ (80029ec <Task_Move_Oxis+0x140>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	461a      	mov	r2, r3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	fa42 f303 	asr.w	r3, r2, r3
 80028ca:	f003 0301 	and.w	r3, r3, #1
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	bf14      	ite	ne
 80028d2:	2301      	movne	r3, #1
 80028d4:	2300      	moveq	r3, #0
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	70fb      	strb	r3, [r7, #3]
		if (current_state == 0x1U)
 80028da:	78fb      	ldrb	r3, [r7, #3]
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d139      	bne.n	8002954 <Task_Move_Oxis+0xa8>
		{
			// --- TRƯỜNG HỢP ĐANG NHẤN ---
			hmi_btns[i].press_timer++; // Mỗi lần gọi là 1ms, cứ thế cộng dồn lên
 80028e0:	4943      	ldr	r1, [pc, #268]	@ (80029f0 <Task_Move_Oxis+0x144>)
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	4613      	mov	r3, r2
 80028e6:	005b      	lsls	r3, r3, #1
 80028e8:	4413      	add	r3, r2
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	440b      	add	r3, r1
 80028ee:	3304      	adds	r3, #4
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	1c59      	adds	r1, r3, #1
 80028f4:	483e      	ldr	r0, [pc, #248]	@ (80029f0 <Task_Move_Oxis+0x144>)
 80028f6:	687a      	ldr	r2, [r7, #4]
 80028f8:	4613      	mov	r3, r2
 80028fa:	005b      	lsls	r3, r3, #1
 80028fc:	4413      	add	r3, r2
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	4403      	add	r3, r0
 8002902:	3304      	adds	r3, #4
 8002904:	6019      	str	r1, [r3, #0]

			// Nếu giữ đủ 500ms và chưa Jog thì kích hoạt Jog
			if (hmi_btns[i].press_timer >= 150u && hmi_btns[i].is_jogging == 0)
 8002906:	493a      	ldr	r1, [pc, #232]	@ (80029f0 <Task_Move_Oxis+0x144>)
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	4613      	mov	r3, r2
 800290c:	005b      	lsls	r3, r3, #1
 800290e:	4413      	add	r3, r2
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	440b      	add	r3, r1
 8002914:	3304      	adds	r3, #4
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2b95      	cmp	r3, #149	@ 0x95
 800291a:	d951      	bls.n	80029c0 <Task_Move_Oxis+0x114>
 800291c:	4934      	ldr	r1, [pc, #208]	@ (80029f0 <Task_Move_Oxis+0x144>)
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	4613      	mov	r3, r2
 8002922:	005b      	lsls	r3, r3, #1
 8002924:	4413      	add	r3, r2
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	440b      	add	r3, r1
 800292a:	3308      	adds	r3, #8
 800292c:	781b      	ldrb	r3, [r3, #0]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d146      	bne.n	80029c0 <Task_Move_Oxis+0x114>
			{
				//MC_Jog(axis, direction, 10000, 5000);
				hmi_btns[i].is_jogging = 1;
 8002932:	492f      	ldr	r1, [pc, #188]	@ (80029f0 <Task_Move_Oxis+0x144>)
 8002934:	687a      	ldr	r2, [r7, #4]
 8002936:	4613      	mov	r3, r2
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	4413      	add	r3, r2
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	440b      	add	r3, r1
 8002940:	3308      	adds	r3, #8
 8002942:	2201      	movs	r2, #1
 8002944:	701a      	strb	r2, [r3, #0]
				Handle_buttonTable[i].handler(STATUS_JOGGING_OXIS);
 8002946:	4a2b      	ldr	r2, [pc, #172]	@ (80029f4 <Task_Move_Oxis+0x148>)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800294e:	2001      	movs	r0, #1
 8002950:	4798      	blx	r3
 8002952:	e035      	b.n	80029c0 <Task_Move_Oxis+0x114>
			}
		}
		else
		{
			// --- TRƯỜNG HỢP NHẢ TAY (current_state == 0) ---
			if (hmi_btns[i].last_state == 1)
 8002954:	4926      	ldr	r1, [pc, #152]	@ (80029f0 <Task_Move_Oxis+0x144>)
 8002956:	687a      	ldr	r2, [r7, #4]
 8002958:	4613      	mov	r3, r2
 800295a:	005b      	lsls	r3, r3, #1
 800295c:	4413      	add	r3, r2
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	440b      	add	r3, r1
 8002962:	781b      	ldrb	r3, [r3, #0]
 8002964:	2b01      	cmp	r3, #1
 8002966:	d12b      	bne.n	80029c0 <Task_Move_Oxis+0x114>
			{ // Chỉ xử lý khi vừa mới nhả tay (Sườn xuống)

				if (hmi_btns[i].press_timer < 150u) {
 8002968:	4921      	ldr	r1, [pc, #132]	@ (80029f0 <Task_Move_Oxis+0x144>)
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	4613      	mov	r3, r2
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	4413      	add	r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	440b      	add	r3, r1
 8002976:	3304      	adds	r3, #4
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	2b95      	cmp	r3, #149	@ 0x95
 800297c:	d806      	bhi.n	800298c <Task_Move_Oxis+0xe0>
					// Nhấn nhả nhanh: Nhích 100 xung
					//MC_MoveRelative(axis, direction * 100, 5000, 2000);
					Handle_buttonTable[i].handler(STATUS_STEP_OXIS);
 800297e:	4a1d      	ldr	r2, [pc, #116]	@ (80029f4 <Task_Move_Oxis+0x148>)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002986:	2002      	movs	r0, #2
 8002988:	4798      	blx	r3
 800298a:	e005      	b.n	8002998 <Task_Move_Oxis+0xec>
				}
				else {
					// Nhả sau khi đã Jog: Dừng trục
					//MC_Stop(axis, 5000);
					Handle_buttonTable[i].handler(STATUS_STOP_OXIS);
 800298c:	4a19      	ldr	r2, [pc, #100]	@ (80029f4 <Task_Move_Oxis+0x148>)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002994:	2003      	movs	r0, #3
 8002996:	4798      	blx	r3
				}
				// Reset các biến để chuẩn bị cho lần nhấn sau
				hmi_btns[i].press_timer = 0;
 8002998:	4915      	ldr	r1, [pc, #84]	@ (80029f0 <Task_Move_Oxis+0x144>)
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	4613      	mov	r3, r2
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	4413      	add	r3, r2
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	440b      	add	r3, r1
 80029a6:	3304      	adds	r3, #4
 80029a8:	2200      	movs	r2, #0
 80029aa:	601a      	str	r2, [r3, #0]
				hmi_btns[i].is_jogging = 0;
 80029ac:	4910      	ldr	r1, [pc, #64]	@ (80029f0 <Task_Move_Oxis+0x144>)
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	4613      	mov	r3, r2
 80029b2:	005b      	lsls	r3, r3, #1
 80029b4:	4413      	add	r3, r2
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	440b      	add	r3, r1
 80029ba:	3308      	adds	r3, #8
 80029bc:	2200      	movs	r2, #0
 80029be:	701a      	strb	r2, [r3, #0]
			}
		}
		// Lưu trạng thái để bắt sườn xuống ở chu kỳ 1ms sau
		hmi_btns[i].last_state = current_state;
 80029c0:	490b      	ldr	r1, [pc, #44]	@ (80029f0 <Task_Move_Oxis+0x144>)
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	4613      	mov	r3, r2
 80029c6:	005b      	lsls	r3, r3, #1
 80029c8:	4413      	add	r3, r2
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	440b      	add	r3, r1
 80029ce:	78fa      	ldrb	r2, [r7, #3]
 80029d0:	701a      	strb	r2, [r3, #0]
	for(int i=0x00U; i< NUM_BUTTON_HOLD;i++)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	3301      	adds	r3, #1
 80029d6:	607b      	str	r3, [r7, #4]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2b05      	cmp	r3, #5
 80029dc:	f67f af6e 	bls.w	80028bc <Task_Move_Oxis+0x10>
	}
}
 80029e0:	bf00      	nop
 80029e2:	bf00      	nop
 80029e4:	3708      	adds	r7, #8
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	20000178 	.word	0x20000178
 80029f0:	200005c8 	.word	0x200005c8
 80029f4:	2000004c 	.word	0x2000004c

080029f8 <Task_Run_HMI>:
void Task_Run_HMI(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
	if(Emergency == 0x01U)
 80029fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002a68 <Task_Run_HMI+0x70>)
 8002a00:	781b      	ldrb	r3, [r3, #0]
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d02c      	beq.n	8002a60 <Task_Run_HMI+0x68>
	{
		// thêm chức năng emergency
		return;
	}
	uint8_t current_main = Main_controler->all;
 8002a06:	4b19      	ldr	r3, [pc, #100]	@ (8002a6c <Task_Run_HMI+0x74>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	71fb      	strb	r3, [r7, #7]
	fisrtbit = __builtin_ffs(current_main)-1;
 8002a0e:	79fb      	ldrb	r3, [r7, #7]
 8002a10:	fa93 f2a3 	rbit	r2, r3
 8002a14:	fab2 f282 	clz	r2, r2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d101      	bne.n	8002a20 <Task_Run_HMI+0x28>
 8002a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8002a20:	1c53      	adds	r3, r2, #1
 8002a22:	b2db      	uxtb	r3, r3
 8002a24:	3b01      	subs	r3, #1
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	b25a      	sxtb	r2, r3
 8002a2a:	4b11      	ldr	r3, [pc, #68]	@ (8002a70 <Task_Run_HMI+0x78>)
 8002a2c:	701a      	strb	r2, [r3, #0]
	if(fisrtbit >= 0)
 8002a2e:	4b10      	ldr	r3, [pc, #64]	@ (8002a70 <Task_Run_HMI+0x78>)
 8002a30:	f993 3000 	ldrsb.w	r3, [r3]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	db10      	blt.n	8002a5a <Task_Run_HMI+0x62>
	{
		if(Main_Table[fisrtbit].handler != NULL)
 8002a38:	4b0d      	ldr	r3, [pc, #52]	@ (8002a70 <Task_Run_HMI+0x78>)
 8002a3a:	f993 3000 	ldrsb.w	r3, [r3]
 8002a3e:	461a      	mov	r2, r3
 8002a40:	4b0c      	ldr	r3, [pc, #48]	@ (8002a74 <Task_Run_HMI+0x7c>)
 8002a42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d007      	beq.n	8002a5a <Task_Run_HMI+0x62>
		{
			Main_Table[fisrtbit].handler();
 8002a4a:	4b09      	ldr	r3, [pc, #36]	@ (8002a70 <Task_Run_HMI+0x78>)
 8002a4c:	f993 3000 	ldrsb.w	r3, [r3]
 8002a50:	461a      	mov	r2, r3
 8002a52:	4b08      	ldr	r3, [pc, #32]	@ (8002a74 <Task_Run_HMI+0x7c>)
 8002a54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a58:	4798      	blx	r3
		}

	}
	Task_Move_Oxis();
 8002a5a:	f7ff ff27 	bl	80028ac <Task_Move_Oxis>
 8002a5e:	e000      	b.n	8002a62 <Task_Run_HMI+0x6a>
		return;
 8002a60:	bf00      	nop
}
 8002a62:	3708      	adds	r7, #8
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	200005c2 	.word	0x200005c2
 8002a6c:	20000174 	.word	0x20000174
 8002a70:	200005c1 	.word	0x200005c1
 8002a74:	20000064 	.word	0x20000064

08002a78 <Task_Run_Home>:
		default:
		break;
	}
}
void Task_Run_Home(void)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	af00      	add	r7, sp, #0
	Gpio_input();
 8002a7c:	f7fe ff0e 	bl	800189c <Gpio_input>
	if(home!=0x00u)
 8002a80:	4b0c      	ldr	r3, [pc, #48]	@ (8002ab4 <Task_Run_Home+0x3c>)
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d012      	beq.n	8002ab0 <Task_Run_Home+0x38>
	{
		start_run=0x00U;
 8002a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab8 <Task_Run_Home+0x40>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	701a      	strb	r2, [r3, #0]
		state=0X00u;// trạng thái để đưa z xuống con hàng cần reset khi về home
 8002a90:	4b0a      	ldr	r3, [pc, #40]	@ (8002abc <Task_Run_Home+0x44>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	701a      	strb	r2, [r3, #0]
		if(Move_Home_3Step(&home))
 8002a96:	4807      	ldr	r0, [pc, #28]	@ (8002ab4 <Task_Run_Home+0x3c>)
 8002a98:	f7fe f88e 	bl	8000bb8 <Move_Home_3Step>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d006      	beq.n	8002ab0 <Task_Run_Home+0x38>
		{
			Reset_position();
 8002aa2:	f7fd fd49 	bl	8000538 <Reset_position>
			home=0x00U;
 8002aa6:	4b03      	ldr	r3, [pc, #12]	@ (8002ab4 <Task_Run_Home+0x3c>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	701a      	strb	r2, [r3, #0]
			Reset_Oxis();
 8002aac:	f009 fe22 	bl	800c6f4 <Reset_Oxis>
		}
	}
}
 8002ab0:	bf00      	nop
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	20000048 	.word	0x20000048
 8002ab8:	200005c3 	.word	0x200005c3
 8002abc:	200005c4 	.word	0x200005c4

08002ac0 <Main_Reset>:

void Main_Reset(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0

}
 8002ac4:	bf00      	nop
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr

08002ace <Main_Stop>:

void Main_Stop(void)
{
 8002ace:	b480      	push	{r7}
 8002ad0:	af00      	add	r7, sp, #0

}
 8002ad2:	bf00      	nop
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <Handle_Left>:

// Nut sang trai Ox -> xa gốc tọa độ
void Handle_Left(uint8_t data)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_X_ROBOT,data,0x00);
 8002ae6:	79fb      	ldrb	r3, [r7, #7]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	4619      	mov	r1, r3
 8002aec:	2000      	movs	r0, #0
 8002aee:	f7fe fac3 	bl	8001078 <MC_MoveHandle>
}
 8002af2:	bf00      	nop
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <Handle_Right>:
void Handle_Right(uint8_t data)
{
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b082      	sub	sp, #8
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	4603      	mov	r3, r0
 8002b02:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_X_ROBOT,data,0x01u);
 8002b04:	79fb      	ldrb	r3, [r7, #7]
 8002b06:	2201      	movs	r2, #1
 8002b08:	4619      	mov	r1, r3
 8002b0a:	2000      	movs	r0, #0
 8002b0c:	f7fe fab4 	bl	8001078 <MC_MoveHandle>
}
 8002b10:	bf00      	nop
 8002b12:	3708      	adds	r7, #8
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <Handle_In>:
void Handle_In(uint8_t data)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	4603      	mov	r3, r0
 8002b20:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Y_ROBOT,data, 0x00u);
 8002b22:	79fb      	ldrb	r3, [r7, #7]
 8002b24:	2200      	movs	r2, #0
 8002b26:	4619      	mov	r1, r3
 8002b28:	2001      	movs	r0, #1
 8002b2a:	f7fe faa5 	bl	8001078 <MC_MoveHandle>
}
 8002b2e:	bf00      	nop
 8002b30:	3708      	adds	r7, #8
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}

08002b36 <Handle_Out>:
void Handle_Out(uint8_t data)
{
 8002b36:	b580      	push	{r7, lr}
 8002b38:	b082      	sub	sp, #8
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Y_ROBOT,data, 0x01u);
 8002b40:	79fb      	ldrb	r3, [r7, #7]
 8002b42:	2201      	movs	r2, #1
 8002b44:	4619      	mov	r1, r3
 8002b46:	2001      	movs	r0, #1
 8002b48:	f7fe fa96 	bl	8001078 <MC_MoveHandle>
}
 8002b4c:	bf00      	nop
 8002b4e:	3708      	adds	r7, #8
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <Handle_Up>:
void Handle_Up(uint8_t data)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Z_ROBOT,data, 0x00u);
 8002b5e:	79fb      	ldrb	r3, [r7, #7]
 8002b60:	2200      	movs	r2, #0
 8002b62:	4619      	mov	r1, r3
 8002b64:	2002      	movs	r0, #2
 8002b66:	f7fe fa87 	bl	8001078 <MC_MoveHandle>
}
 8002b6a:	bf00      	nop
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <Handle_Down>:
void Handle_Down(uint8_t data)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b082      	sub	sp, #8
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	4603      	mov	r3, r0
 8002b7a:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Z_ROBOT,data, 0x01);
 8002b7c:	79fb      	ldrb	r3, [r7, #7]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	4619      	mov	r1, r3
 8002b82:	2002      	movs	r0, #2
 8002b84:	f7fe fa78 	bl	8001078 <MC_MoveHandle>
}
 8002b88:	bf00      	nop
 8002b8a:	3708      	adds	r7, #8
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <Handle_Set>:

void Handle_Set(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
	MC_MoveLinear(Holding_Registers_Database[0],Holding_Registers_Database[1],Holding_Registers_Database[2],20000U);
 8002b94:	4b07      	ldr	r3, [pc, #28]	@ (8002bb4 <Handle_Set+0x24>)
 8002b96:	881b      	ldrh	r3, [r3, #0]
 8002b98:	4618      	mov	r0, r3
 8002b9a:	4b06      	ldr	r3, [pc, #24]	@ (8002bb4 <Handle_Set+0x24>)
 8002b9c:	885b      	ldrh	r3, [r3, #2]
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	4b04      	ldr	r3, [pc, #16]	@ (8002bb4 <Handle_Set+0x24>)
 8002ba2:	889b      	ldrh	r3, [r3, #4]
 8002ba4:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8002bb8 <Handle_Set+0x28>
 8002ba8:	461a      	mov	r2, r3
 8002baa:	f7fe f9d9 	bl	8000f60 <MC_MoveLinear>

}
 8002bae:	bf00      	nop
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	200023f8 	.word	0x200023f8
 8002bb8:	469c4000 	.word	0x469c4000

08002bbc <Handle_Home>:
void Handle_Home(void)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	af00      	add	r7, sp, #0
	if(home==0x00U)
 8002bc0:	4b06      	ldr	r3, [pc, #24]	@ (8002bdc <Handle_Home+0x20>)
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d102      	bne.n	8002bd0 <Handle_Home+0x14>
	{
		home=0x01U;
 8002bca:	4b04      	ldr	r3, [pc, #16]	@ (8002bdc <Handle_Home+0x20>)
 8002bcc:	2201      	movs	r2, #1
 8002bce:	701a      	strb	r2, [r3, #0]
	}
}
 8002bd0:	bf00      	nop
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	20000048 	.word	0x20000048

08002be0 <Handle_Emergency>:
void Handle_Emergency(void)
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
	Emergency=0x01U;
 8002be4:	4b03      	ldr	r3, [pc, #12]	@ (8002bf4 <Handle_Emergency+0x14>)
 8002be6:	2201      	movs	r2, #1
 8002be8:	701a      	strb	r2, [r3, #0]
}
 8002bea:	bf00      	nop
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr
 8002bf4:	200005c2 	.word	0x200005c2

08002bf8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bfe:	2300      	movs	r3, #0
 8002c00:	607b      	str	r3, [r7, #4]
 8002c02:	4b21      	ldr	r3, [pc, #132]	@ (8002c88 <HAL_MspInit+0x90>)
 8002c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c06:	4a20      	ldr	r2, [pc, #128]	@ (8002c88 <HAL_MspInit+0x90>)
 8002c08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c0e:	4b1e      	ldr	r3, [pc, #120]	@ (8002c88 <HAL_MspInit+0x90>)
 8002c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c16:	607b      	str	r3, [r7, #4]
 8002c18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	603b      	str	r3, [r7, #0]
 8002c1e:	4b1a      	ldr	r3, [pc, #104]	@ (8002c88 <HAL_MspInit+0x90>)
 8002c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c22:	4a19      	ldr	r2, [pc, #100]	@ (8002c88 <HAL_MspInit+0x90>)
 8002c24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c28:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c2a:	4b17      	ldr	r3, [pc, #92]	@ (8002c88 <HAL_MspInit+0x90>)
 8002c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c32:	603b      	str	r3, [r7, #0]
 8002c34:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8002c36:	2200      	movs	r2, #0
 8002c38:	2101      	movs	r1, #1
 8002c3a:	f06f 000b 	mvn.w	r0, #11
 8002c3e:	f000 fbfc 	bl	800343a <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 8002c42:	2200      	movs	r2, #0
 8002c44:	2101      	movs	r1, #1
 8002c46:	f06f 000a 	mvn.w	r0, #10
 8002c4a:	f000 fbf6 	bl	800343a <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 8002c4e:	2200      	movs	r2, #0
 8002c50:	2101      	movs	r1, #1
 8002c52:	f06f 0009 	mvn.w	r0, #9
 8002c56:	f000 fbf0 	bl	800343a <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	2101      	movs	r1, #1
 8002c5e:	f06f 0004 	mvn.w	r0, #4
 8002c62:	f000 fbea 	bl	800343a <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
 8002c66:	2200      	movs	r2, #0
 8002c68:	2101      	movs	r1, #1
 8002c6a:	f06f 0003 	mvn.w	r0, #3
 8002c6e:	f000 fbe4 	bl	800343a <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 8002c72:	2200      	movs	r2, #0
 8002c74:	2101      	movs	r1, #1
 8002c76:	f06f 0001 	mvn.w	r0, #1
 8002c7a:	f000 fbde 	bl	800343a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c7e:	bf00      	nop
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	40023800 	.word	0x40023800

08002c8c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b08a      	sub	sp, #40	@ 0x28
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a4a      	ldr	r2, [pc, #296]	@ (8002dc4 <HAL_TIM_Base_MspInit+0x138>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d10e      	bne.n	8002cbc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ca2:	4b49      	ldr	r3, [pc, #292]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ca6:	4a48      	ldr	r2, [pc, #288]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002ca8:	f043 0301 	orr.w	r3, r3, #1
 8002cac:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cae:	4b46      	ldr	r3, [pc, #280]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cb2:	f003 0301 	and.w	r3, r3, #1
 8002cb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002cba:	e07e      	b.n	8002dba <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM2)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cc4:	d10e      	bne.n	8002ce4 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	623b      	str	r3, [r7, #32]
 8002cca:	4b3f      	ldr	r3, [pc, #252]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cce:	4a3e      	ldr	r2, [pc, #248]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002cd0:	f043 0301 	orr.w	r3, r3, #1
 8002cd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cd6:	4b3c      	ldr	r3, [pc, #240]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cda:	f003 0301 	and.w	r3, r3, #1
 8002cde:	623b      	str	r3, [r7, #32]
 8002ce0:	6a3b      	ldr	r3, [r7, #32]
}
 8002ce2:	e06a      	b.n	8002dba <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM3)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a38      	ldr	r2, [pc, #224]	@ (8002dcc <HAL_TIM_Base_MspInit+0x140>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d10e      	bne.n	8002d0c <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002cee:	2300      	movs	r3, #0
 8002cf0:	61fb      	str	r3, [r7, #28]
 8002cf2:	4b35      	ldr	r3, [pc, #212]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf6:	4a34      	ldr	r2, [pc, #208]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002cf8:	f043 0302 	orr.w	r3, r3, #2
 8002cfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cfe:	4b32      	ldr	r3, [pc, #200]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d02:	f003 0302 	and.w	r3, r3, #2
 8002d06:	61fb      	str	r3, [r7, #28]
 8002d08:	69fb      	ldr	r3, [r7, #28]
}
 8002d0a:	e056      	b.n	8002dba <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM4)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a2f      	ldr	r2, [pc, #188]	@ (8002dd0 <HAL_TIM_Base_MspInit+0x144>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d10e      	bne.n	8002d34 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002d16:	2300      	movs	r3, #0
 8002d18:	61bb      	str	r3, [r7, #24]
 8002d1a:	4b2b      	ldr	r3, [pc, #172]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1e:	4a2a      	ldr	r2, [pc, #168]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002d20:	f043 0304 	orr.w	r3, r3, #4
 8002d24:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d26:	4b28      	ldr	r3, [pc, #160]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2a:	f003 0304 	and.w	r3, r3, #4
 8002d2e:	61bb      	str	r3, [r7, #24]
 8002d30:	69bb      	ldr	r3, [r7, #24]
}
 8002d32:	e042      	b.n	8002dba <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM5)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a26      	ldr	r2, [pc, #152]	@ (8002dd4 <HAL_TIM_Base_MspInit+0x148>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d10e      	bne.n	8002d5c <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	617b      	str	r3, [r7, #20]
 8002d42:	4b21      	ldr	r3, [pc, #132]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d46:	4a20      	ldr	r2, [pc, #128]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002d48:	f043 0308 	orr.w	r3, r3, #8
 8002d4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d52:	f003 0308 	and.w	r3, r3, #8
 8002d56:	617b      	str	r3, [r7, #20]
 8002d58:	697b      	ldr	r3, [r7, #20]
}
 8002d5a:	e02e      	b.n	8002dba <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM7)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a1d      	ldr	r2, [pc, #116]	@ (8002dd8 <HAL_TIM_Base_MspInit+0x14c>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d116      	bne.n	8002d94 <HAL_TIM_Base_MspInit+0x108>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002d66:	2300      	movs	r3, #0
 8002d68:	613b      	str	r3, [r7, #16]
 8002d6a:	4b17      	ldr	r3, [pc, #92]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6e:	4a16      	ldr	r2, [pc, #88]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002d70:	f043 0320 	orr.w	r3, r3, #32
 8002d74:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d76:	4b14      	ldr	r3, [pc, #80]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7a:	f003 0320 	and.w	r3, r3, #32
 8002d7e:	613b      	str	r3, [r7, #16]
 8002d80:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 8002d82:	2200      	movs	r2, #0
 8002d84:	2101      	movs	r1, #1
 8002d86:	2037      	movs	r0, #55	@ 0x37
 8002d88:	f000 fb57 	bl	800343a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002d8c:	2037      	movs	r0, #55	@ 0x37
 8002d8e:	f000 fb70 	bl	8003472 <HAL_NVIC_EnableIRQ>
}
 8002d92:	e012      	b.n	8002dba <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM8)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a10      	ldr	r2, [pc, #64]	@ (8002ddc <HAL_TIM_Base_MspInit+0x150>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d10d      	bne.n	8002dba <HAL_TIM_Base_MspInit+0x12e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002d9e:	2300      	movs	r3, #0
 8002da0:	60fb      	str	r3, [r7, #12]
 8002da2:	4b09      	ldr	r3, [pc, #36]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002da6:	4a08      	ldr	r2, [pc, #32]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002da8:	f043 0302 	orr.w	r3, r3, #2
 8002dac:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dae:	4b06      	ldr	r3, [pc, #24]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x13c>)
 8002db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db2:	f003 0302 	and.w	r3, r3, #2
 8002db6:	60fb      	str	r3, [r7, #12]
 8002db8:	68fb      	ldr	r3, [r7, #12]
}
 8002dba:	bf00      	nop
 8002dbc:	3728      	adds	r7, #40	@ 0x28
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	40010000 	.word	0x40010000
 8002dc8:	40023800 	.word	0x40023800
 8002dcc:	40000400 	.word	0x40000400
 8002dd0:	40000800 	.word	0x40000800
 8002dd4:	40000c00 	.word	0x40000c00
 8002dd8:	40001400 	.word	0x40001400
 8002ddc:	40010400 	.word	0x40010400

08002de0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b08a      	sub	sp, #40	@ 0x28
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002de8:	f107 0314 	add.w	r3, r7, #20
 8002dec:	2200      	movs	r2, #0
 8002dee:	601a      	str	r2, [r3, #0]
 8002df0:	605a      	str	r2, [r3, #4]
 8002df2:	609a      	str	r2, [r3, #8]
 8002df4:	60da      	str	r2, [r3, #12]
 8002df6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a37      	ldr	r2, [pc, #220]	@ (8002edc <HAL_TIM_MspPostInit+0xfc>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d11f      	bne.n	8002e42 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e02:	2300      	movs	r3, #0
 8002e04:	613b      	str	r3, [r7, #16]
 8002e06:	4b36      	ldr	r3, [pc, #216]	@ (8002ee0 <HAL_TIM_MspPostInit+0x100>)
 8002e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0a:	4a35      	ldr	r2, [pc, #212]	@ (8002ee0 <HAL_TIM_MspPostInit+0x100>)
 8002e0c:	f043 0301 	orr.w	r3, r3, #1
 8002e10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e12:	4b33      	ldr	r3, [pc, #204]	@ (8002ee0 <HAL_TIM_MspPostInit+0x100>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	613b      	str	r3, [r7, #16]
 8002e1c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002e1e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e24:	2302      	movs	r3, #2
 8002e26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002e30:	2301      	movs	r3, #1
 8002e32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e34:	f107 0314 	add.w	r3, r7, #20
 8002e38:	4619      	mov	r1, r3
 8002e3a:	482a      	ldr	r0, [pc, #168]	@ (8002ee4 <HAL_TIM_MspPostInit+0x104>)
 8002e3c:	f000 ff36 	bl	8003cac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002e40:	e047      	b.n	8002ed2 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a28      	ldr	r2, [pc, #160]	@ (8002ee8 <HAL_TIM_MspPostInit+0x108>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d11e      	bne.n	8002e8a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	60fb      	str	r3, [r7, #12]
 8002e50:	4b23      	ldr	r3, [pc, #140]	@ (8002ee0 <HAL_TIM_MspPostInit+0x100>)
 8002e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e54:	4a22      	ldr	r2, [pc, #136]	@ (8002ee0 <HAL_TIM_MspPostInit+0x100>)
 8002e56:	f043 0304 	orr.w	r3, r3, #4
 8002e5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e5c:	4b20      	ldr	r3, [pc, #128]	@ (8002ee0 <HAL_TIM_MspPostInit+0x100>)
 8002e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e60:	f003 0304 	and.w	r3, r3, #4
 8002e64:	60fb      	str	r3, [r7, #12]
 8002e66:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002e68:	2340      	movs	r3, #64	@ 0x40
 8002e6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e70:	2300      	movs	r3, #0
 8002e72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e74:	2300      	movs	r3, #0
 8002e76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002e78:	2302      	movs	r3, #2
 8002e7a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e7c:	f107 0314 	add.w	r3, r7, #20
 8002e80:	4619      	mov	r1, r3
 8002e82:	481a      	ldr	r0, [pc, #104]	@ (8002eec <HAL_TIM_MspPostInit+0x10c>)
 8002e84:	f000 ff12 	bl	8003cac <HAL_GPIO_Init>
}
 8002e88:	e023      	b.n	8002ed2 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a18      	ldr	r2, [pc, #96]	@ (8002ef0 <HAL_TIM_MspPostInit+0x110>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d11e      	bne.n	8002ed2 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e94:	2300      	movs	r3, #0
 8002e96:	60bb      	str	r3, [r7, #8]
 8002e98:	4b11      	ldr	r3, [pc, #68]	@ (8002ee0 <HAL_TIM_MspPostInit+0x100>)
 8002e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e9c:	4a10      	ldr	r2, [pc, #64]	@ (8002ee0 <HAL_TIM_MspPostInit+0x100>)
 8002e9e:	f043 0304 	orr.w	r3, r3, #4
 8002ea2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ea4:	4b0e      	ldr	r3, [pc, #56]	@ (8002ee0 <HAL_TIM_MspPostInit+0x100>)
 8002ea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea8:	f003 0304 	and.w	r3, r3, #4
 8002eac:	60bb      	str	r3, [r7, #8]
 8002eae:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002eb0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002eb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eb6:	2302      	movs	r3, #2
 8002eb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ec6:	f107 0314 	add.w	r3, r7, #20
 8002eca:	4619      	mov	r1, r3
 8002ecc:	4807      	ldr	r0, [pc, #28]	@ (8002eec <HAL_TIM_MspPostInit+0x10c>)
 8002ece:	f000 feed 	bl	8003cac <HAL_GPIO_Init>
}
 8002ed2:	bf00      	nop
 8002ed4:	3728      	adds	r7, #40	@ 0x28
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	40010000 	.word	0x40010000
 8002ee0:	40023800 	.word	0x40023800
 8002ee4:	40020000 	.word	0x40020000
 8002ee8:	40000400 	.word	0x40000400
 8002eec:	40020800 	.word	0x40020800
 8002ef0:	40010400 	.word	0x40010400

08002ef4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b08a      	sub	sp, #40	@ 0x28
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002efc:	f107 0314 	add.w	r3, r7, #20
 8002f00:	2200      	movs	r2, #0
 8002f02:	601a      	str	r2, [r3, #0]
 8002f04:	605a      	str	r2, [r3, #4]
 8002f06:	609a      	str	r2, [r3, #8]
 8002f08:	60da      	str	r2, [r3, #12]
 8002f0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a34      	ldr	r2, [pc, #208]	@ (8002fe4 <HAL_UART_MspInit+0xf0>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d161      	bne.n	8002fda <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f16:	2300      	movs	r3, #0
 8002f18:	613b      	str	r3, [r7, #16]
 8002f1a:	4b33      	ldr	r3, [pc, #204]	@ (8002fe8 <HAL_UART_MspInit+0xf4>)
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1e:	4a32      	ldr	r2, [pc, #200]	@ (8002fe8 <HAL_UART_MspInit+0xf4>)
 8002f20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f26:	4b30      	ldr	r3, [pc, #192]	@ (8002fe8 <HAL_UART_MspInit+0xf4>)
 8002f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f2e:	613b      	str	r3, [r7, #16]
 8002f30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f32:	2300      	movs	r3, #0
 8002f34:	60fb      	str	r3, [r7, #12]
 8002f36:	4b2c      	ldr	r3, [pc, #176]	@ (8002fe8 <HAL_UART_MspInit+0xf4>)
 8002f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f3a:	4a2b      	ldr	r2, [pc, #172]	@ (8002fe8 <HAL_UART_MspInit+0xf4>)
 8002f3c:	f043 0301 	orr.w	r3, r3, #1
 8002f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f42:	4b29      	ldr	r3, [pc, #164]	@ (8002fe8 <HAL_UART_MspInit+0xf4>)
 8002f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f46:	f003 0301 	and.w	r3, r3, #1
 8002f4a:	60fb      	str	r3, [r7, #12]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002f4e:	230c      	movs	r3, #12
 8002f50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f52:	2302      	movs	r3, #2
 8002f54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f56:	2300      	movs	r3, #0
 8002f58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f5e:	2307      	movs	r3, #7
 8002f60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f62:	f107 0314 	add.w	r3, r7, #20
 8002f66:	4619      	mov	r1, r3
 8002f68:	4820      	ldr	r0, [pc, #128]	@ (8002fec <HAL_UART_MspInit+0xf8>)
 8002f6a:	f000 fe9f 	bl	8003cac <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002f6e:	4b20      	ldr	r3, [pc, #128]	@ (8002ff0 <HAL_UART_MspInit+0xfc>)
 8002f70:	4a20      	ldr	r2, [pc, #128]	@ (8002ff4 <HAL_UART_MspInit+0x100>)
 8002f72:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002f74:	4b1e      	ldr	r3, [pc, #120]	@ (8002ff0 <HAL_UART_MspInit+0xfc>)
 8002f76:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002f7a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f7c:	4b1c      	ldr	r3, [pc, #112]	@ (8002ff0 <HAL_UART_MspInit+0xfc>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f82:	4b1b      	ldr	r3, [pc, #108]	@ (8002ff0 <HAL_UART_MspInit+0xfc>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f88:	4b19      	ldr	r3, [pc, #100]	@ (8002ff0 <HAL_UART_MspInit+0xfc>)
 8002f8a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f8e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f90:	4b17      	ldr	r3, [pc, #92]	@ (8002ff0 <HAL_UART_MspInit+0xfc>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f96:	4b16      	ldr	r3, [pc, #88]	@ (8002ff0 <HAL_UART_MspInit+0xfc>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002f9c:	4b14      	ldr	r3, [pc, #80]	@ (8002ff0 <HAL_UART_MspInit+0xfc>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002fa2:	4b13      	ldr	r3, [pc, #76]	@ (8002ff0 <HAL_UART_MspInit+0xfc>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002fa8:	4b11      	ldr	r3, [pc, #68]	@ (8002ff0 <HAL_UART_MspInit+0xfc>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002fae:	4810      	ldr	r0, [pc, #64]	@ (8002ff0 <HAL_UART_MspInit+0xfc>)
 8002fb0:	f000 fa7a 	bl	80034a8 <HAL_DMA_Init>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d001      	beq.n	8002fbe <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8002fba:	f7ff fc6a 	bl	8002892 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a0b      	ldr	r2, [pc, #44]	@ (8002ff0 <HAL_UART_MspInit+0xfc>)
 8002fc2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002fc4:	4a0a      	ldr	r2, [pc, #40]	@ (8002ff0 <HAL_UART_MspInit+0xfc>)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8002fca:	2200      	movs	r2, #0
 8002fcc:	2102      	movs	r1, #2
 8002fce:	2026      	movs	r0, #38	@ 0x26
 8002fd0:	f000 fa33 	bl	800343a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002fd4:	2026      	movs	r0, #38	@ 0x26
 8002fd6:	f000 fa4c 	bl	8003472 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002fda:	bf00      	nop
 8002fdc:	3728      	adds	r7, #40	@ 0x28
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	40004400 	.word	0x40004400
 8002fe8:	40023800 	.word	0x40023800
 8002fec:	40020000 	.word	0x40020000
 8002ff0:	20000560 	.word	0x20000560
 8002ff4:	40026088 	.word	0x40026088

08002ff8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ffc:	bf00      	nop
 8002ffe:	e7fd      	b.n	8002ffc <NMI_Handler+0x4>

08003000 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003000:	b480      	push	{r7}
 8003002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003004:	bf00      	nop
 8003006:	e7fd      	b.n	8003004 <HardFault_Handler+0x4>

08003008 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800300c:	bf00      	nop
 800300e:	e7fd      	b.n	800300c <MemManage_Handler+0x4>

08003010 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003010:	b480      	push	{r7}
 8003012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003014:	bf00      	nop
 8003016:	e7fd      	b.n	8003014 <BusFault_Handler+0x4>

08003018 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003018:	b480      	push	{r7}
 800301a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800301c:	bf00      	nop
 800301e:	e7fd      	b.n	800301c <UsageFault_Handler+0x4>

08003020 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003024:	bf00      	nop
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr

0800302e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800302e:	b480      	push	{r7}
 8003030:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003032:	bf00      	nop
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr

0800303c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003040:	bf00      	nop
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr

0800304a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800304a:	b580      	push	{r7, lr}
 800304c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800304e:	f000 f8d5 	bl	80031fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003052:	bf00      	nop
 8003054:	bd80      	pop	{r7, pc}

08003056 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003056:	b580      	push	{r7, lr}
 8003058:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	Interrup_gpio_OX();
 800305a:	f7fd fca7 	bl	80009ac <Interrup_gpio_OX>
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800305e:	2001      	movs	r0, #1
 8003060:	f000 fff2 	bl	8004048 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003064:	bf00      	nop
 8003066:	bd80      	pop	{r7, pc}

08003068 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	Interrup_gpio_OY();
 800306c:	f7fd fce6 	bl	8000a3c <Interrup_gpio_OY>
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8003070:	2002      	movs	r0, #2
 8003072:	f000 ffe9 	bl	8004048 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003076:	bf00      	nop
 8003078:	bd80      	pop	{r7, pc}

0800307a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
	Interrup_gpio_OZ();
 800307e:	f7fd fd27 	bl	8000ad0 <Interrup_gpio_OZ>
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8003082:	2004      	movs	r0, #4
 8003084:	f000 ffe0 	bl	8004048 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003088:	bf00      	nop
 800308a:	bd80      	pop	{r7, pc}

0800308c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003090:	4802      	ldr	r0, [pc, #8]	@ (800309c <DMA1_Stream5_IRQHandler+0x10>)
 8003092:	f000 fba1 	bl	80037d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003096:	bf00      	nop
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	20000560 	.word	0x20000560

080030a0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80030a4:	4802      	ldr	r0, [pc, #8]	@ (80030b0 <USART2_IRQHandler+0x10>)
 80030a6:	f004 f95d 	bl	8007364 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80030aa:	bf00      	nop
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	20000518 	.word	0x20000518

080030b4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
  TIM7_Interrupt();
 80030b8:	f7fe fa7a 	bl	80015b0 <TIM7_Interrupt>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80030bc:	4802      	ldr	r0, [pc, #8]	@ (80030c8 <TIM7_IRQHandler+0x14>)
 80030be:	f003 f8a7 	bl	8006210 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80030c2:	bf00      	nop
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	20000488 	.word	0x20000488

080030cc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80030d0:	4802      	ldr	r0, [pc, #8]	@ (80030dc <OTG_FS_IRQHandler+0x10>)
 80030d2:	f001 f915 	bl	8004300 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80030d6:	bf00      	nop
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	20001af4 	.word	0x20001af4

080030e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80030e4:	4b06      	ldr	r3, [pc, #24]	@ (8003100 <SystemInit+0x20>)
 80030e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ea:	4a05      	ldr	r2, [pc, #20]	@ (8003100 <SystemInit+0x20>)
 80030ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80030f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030f4:	bf00      	nop
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	e000ed00 	.word	0xe000ed00

08003104 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003104:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800313c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003108:	f7ff ffea 	bl	80030e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800310c:	480c      	ldr	r0, [pc, #48]	@ (8003140 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800310e:	490d      	ldr	r1, [pc, #52]	@ (8003144 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003110:	4a0d      	ldr	r2, [pc, #52]	@ (8003148 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003112:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003114:	e002      	b.n	800311c <LoopCopyDataInit>

08003116 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003116:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003118:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800311a:	3304      	adds	r3, #4

0800311c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800311c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800311e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003120:	d3f9      	bcc.n	8003116 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003122:	4a0a      	ldr	r2, [pc, #40]	@ (800314c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003124:	4c0a      	ldr	r4, [pc, #40]	@ (8003150 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003126:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003128:	e001      	b.n	800312e <LoopFillZerobss>

0800312a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800312a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800312c:	3204      	adds	r2, #4

0800312e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800312e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003130:	d3fb      	bcc.n	800312a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003132:	f009 ffb9 	bl	800d0a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003136:	f7fe fdcf 	bl	8001cd8 <main>
  bx  lr    
 800313a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800313c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003140:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003144:	2000017c 	.word	0x2000017c
  ldr r2, =_sidata
 8003148:	0800d5dc 	.word	0x0800d5dc
  ldr r2, =_sbss
 800314c:	2000017c 	.word	0x2000017c
  ldr r4, =_ebss
 8003150:	20002528 	.word	0x20002528

08003154 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003154:	e7fe      	b.n	8003154 <ADC_IRQHandler>
	...

08003158 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800315c:	4b0e      	ldr	r3, [pc, #56]	@ (8003198 <HAL_Init+0x40>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a0d      	ldr	r2, [pc, #52]	@ (8003198 <HAL_Init+0x40>)
 8003162:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003166:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003168:	4b0b      	ldr	r3, [pc, #44]	@ (8003198 <HAL_Init+0x40>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a0a      	ldr	r2, [pc, #40]	@ (8003198 <HAL_Init+0x40>)
 800316e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003172:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003174:	4b08      	ldr	r3, [pc, #32]	@ (8003198 <HAL_Init+0x40>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a07      	ldr	r2, [pc, #28]	@ (8003198 <HAL_Init+0x40>)
 800317a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800317e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003180:	2003      	movs	r0, #3
 8003182:	f000 f94f 	bl	8003424 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003186:	200f      	movs	r0, #15
 8003188:	f000 f808 	bl	800319c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800318c:	f7ff fd34 	bl	8002bf8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	40023c00 	.word	0x40023c00

0800319c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80031a4:	4b12      	ldr	r3, [pc, #72]	@ (80031f0 <HAL_InitTick+0x54>)
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	4b12      	ldr	r3, [pc, #72]	@ (80031f4 <HAL_InitTick+0x58>)
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	4619      	mov	r1, r3
 80031ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80031b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80031b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ba:	4618      	mov	r0, r3
 80031bc:	f000 f967 	bl	800348e <HAL_SYSTICK_Config>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d001      	beq.n	80031ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e00e      	b.n	80031e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2b0f      	cmp	r3, #15
 80031ce:	d80a      	bhi.n	80031e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031d0:	2200      	movs	r2, #0
 80031d2:	6879      	ldr	r1, [r7, #4]
 80031d4:	f04f 30ff 	mov.w	r0, #4294967295
 80031d8:	f000 f92f 	bl	800343a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80031dc:	4a06      	ldr	r2, [pc, #24]	@ (80031f8 <HAL_InitTick+0x5c>)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80031e2:	2300      	movs	r3, #0
 80031e4:	e000      	b.n	80031e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3708      	adds	r7, #8
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	20000078 	.word	0x20000078
 80031f4:	20000080 	.word	0x20000080
 80031f8:	2000007c 	.word	0x2000007c

080031fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003200:	4b06      	ldr	r3, [pc, #24]	@ (800321c <HAL_IncTick+0x20>)
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	461a      	mov	r2, r3
 8003206:	4b06      	ldr	r3, [pc, #24]	@ (8003220 <HAL_IncTick+0x24>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4413      	add	r3, r2
 800320c:	4a04      	ldr	r2, [pc, #16]	@ (8003220 <HAL_IncTick+0x24>)
 800320e:	6013      	str	r3, [r2, #0]
}
 8003210:	bf00      	nop
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop
 800321c:	20000080 	.word	0x20000080
 8003220:	20000610 	.word	0x20000610

08003224 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003224:	b480      	push	{r7}
 8003226:	af00      	add	r7, sp, #0
  return uwTick;
 8003228:	4b03      	ldr	r3, [pc, #12]	@ (8003238 <HAL_GetTick+0x14>)
 800322a:	681b      	ldr	r3, [r3, #0]
}
 800322c:	4618      	mov	r0, r3
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	20000610 	.word	0x20000610

0800323c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003244:	f7ff ffee 	bl	8003224 <HAL_GetTick>
 8003248:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003254:	d005      	beq.n	8003262 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003256:	4b0a      	ldr	r3, [pc, #40]	@ (8003280 <HAL_Delay+0x44>)
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	461a      	mov	r2, r3
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	4413      	add	r3, r2
 8003260:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003262:	bf00      	nop
 8003264:	f7ff ffde 	bl	8003224 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	68fa      	ldr	r2, [r7, #12]
 8003270:	429a      	cmp	r2, r3
 8003272:	d8f7      	bhi.n	8003264 <HAL_Delay+0x28>
  {
  }
}
 8003274:	bf00      	nop
 8003276:	bf00      	nop
 8003278:	3710      	adds	r7, #16
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	20000080 	.word	0x20000080

08003284 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003284:	b480      	push	{r7}
 8003286:	b085      	sub	sp, #20
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	f003 0307 	and.w	r3, r3, #7
 8003292:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003294:	4b0c      	ldr	r3, [pc, #48]	@ (80032c8 <__NVIC_SetPriorityGrouping+0x44>)
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800329a:	68ba      	ldr	r2, [r7, #8]
 800329c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80032a0:	4013      	ands	r3, r2
 80032a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80032b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032b6:	4a04      	ldr	r2, [pc, #16]	@ (80032c8 <__NVIC_SetPriorityGrouping+0x44>)
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	60d3      	str	r3, [r2, #12]
}
 80032bc:	bf00      	nop
 80032be:	3714      	adds	r7, #20
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr
 80032c8:	e000ed00 	.word	0xe000ed00

080032cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032cc:	b480      	push	{r7}
 80032ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032d0:	4b04      	ldr	r3, [pc, #16]	@ (80032e4 <__NVIC_GetPriorityGrouping+0x18>)
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	0a1b      	lsrs	r3, r3, #8
 80032d6:	f003 0307 	and.w	r3, r3, #7
}
 80032da:	4618      	mov	r0, r3
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr
 80032e4:	e000ed00 	.word	0xe000ed00

080032e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	4603      	mov	r3, r0
 80032f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	db0b      	blt.n	8003312 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032fa:	79fb      	ldrb	r3, [r7, #7]
 80032fc:	f003 021f 	and.w	r2, r3, #31
 8003300:	4907      	ldr	r1, [pc, #28]	@ (8003320 <__NVIC_EnableIRQ+0x38>)
 8003302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003306:	095b      	lsrs	r3, r3, #5
 8003308:	2001      	movs	r0, #1
 800330a:	fa00 f202 	lsl.w	r2, r0, r2
 800330e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003312:	bf00      	nop
 8003314:	370c      	adds	r7, #12
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	e000e100 	.word	0xe000e100

08003324 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	4603      	mov	r3, r0
 800332c:	6039      	str	r1, [r7, #0]
 800332e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003334:	2b00      	cmp	r3, #0
 8003336:	db0a      	blt.n	800334e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	b2da      	uxtb	r2, r3
 800333c:	490c      	ldr	r1, [pc, #48]	@ (8003370 <__NVIC_SetPriority+0x4c>)
 800333e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003342:	0112      	lsls	r2, r2, #4
 8003344:	b2d2      	uxtb	r2, r2
 8003346:	440b      	add	r3, r1
 8003348:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800334c:	e00a      	b.n	8003364 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	b2da      	uxtb	r2, r3
 8003352:	4908      	ldr	r1, [pc, #32]	@ (8003374 <__NVIC_SetPriority+0x50>)
 8003354:	79fb      	ldrb	r3, [r7, #7]
 8003356:	f003 030f 	and.w	r3, r3, #15
 800335a:	3b04      	subs	r3, #4
 800335c:	0112      	lsls	r2, r2, #4
 800335e:	b2d2      	uxtb	r2, r2
 8003360:	440b      	add	r3, r1
 8003362:	761a      	strb	r2, [r3, #24]
}
 8003364:	bf00      	nop
 8003366:	370c      	adds	r7, #12
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr
 8003370:	e000e100 	.word	0xe000e100
 8003374:	e000ed00 	.word	0xe000ed00

08003378 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003378:	b480      	push	{r7}
 800337a:	b089      	sub	sp, #36	@ 0x24
 800337c:	af00      	add	r7, sp, #0
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	60b9      	str	r1, [r7, #8]
 8003382:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f003 0307 	and.w	r3, r3, #7
 800338a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	f1c3 0307 	rsb	r3, r3, #7
 8003392:	2b04      	cmp	r3, #4
 8003394:	bf28      	it	cs
 8003396:	2304      	movcs	r3, #4
 8003398:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800339a:	69fb      	ldr	r3, [r7, #28]
 800339c:	3304      	adds	r3, #4
 800339e:	2b06      	cmp	r3, #6
 80033a0:	d902      	bls.n	80033a8 <NVIC_EncodePriority+0x30>
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	3b03      	subs	r3, #3
 80033a6:	e000      	b.n	80033aa <NVIC_EncodePriority+0x32>
 80033a8:	2300      	movs	r3, #0
 80033aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033ac:	f04f 32ff 	mov.w	r2, #4294967295
 80033b0:	69bb      	ldr	r3, [r7, #24]
 80033b2:	fa02 f303 	lsl.w	r3, r2, r3
 80033b6:	43da      	mvns	r2, r3
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	401a      	ands	r2, r3
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033c0:	f04f 31ff 	mov.w	r1, #4294967295
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	fa01 f303 	lsl.w	r3, r1, r3
 80033ca:	43d9      	mvns	r1, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033d0:	4313      	orrs	r3, r2
         );
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3724      	adds	r7, #36	@ 0x24
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr
	...

080033e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	3b01      	subs	r3, #1
 80033ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033f0:	d301      	bcc.n	80033f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033f2:	2301      	movs	r3, #1
 80033f4:	e00f      	b.n	8003416 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033f6:	4a0a      	ldr	r2, [pc, #40]	@ (8003420 <SysTick_Config+0x40>)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	3b01      	subs	r3, #1
 80033fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033fe:	210f      	movs	r1, #15
 8003400:	f04f 30ff 	mov.w	r0, #4294967295
 8003404:	f7ff ff8e 	bl	8003324 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003408:	4b05      	ldr	r3, [pc, #20]	@ (8003420 <SysTick_Config+0x40>)
 800340a:	2200      	movs	r2, #0
 800340c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800340e:	4b04      	ldr	r3, [pc, #16]	@ (8003420 <SysTick_Config+0x40>)
 8003410:	2207      	movs	r2, #7
 8003412:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003414:	2300      	movs	r3, #0
}
 8003416:	4618      	mov	r0, r3
 8003418:	3708      	adds	r7, #8
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	e000e010 	.word	0xe000e010

08003424 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f7ff ff29 	bl	8003284 <__NVIC_SetPriorityGrouping>
}
 8003432:	bf00      	nop
 8003434:	3708      	adds	r7, #8
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}

0800343a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800343a:	b580      	push	{r7, lr}
 800343c:	b086      	sub	sp, #24
 800343e:	af00      	add	r7, sp, #0
 8003440:	4603      	mov	r3, r0
 8003442:	60b9      	str	r1, [r7, #8]
 8003444:	607a      	str	r2, [r7, #4]
 8003446:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003448:	2300      	movs	r3, #0
 800344a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800344c:	f7ff ff3e 	bl	80032cc <__NVIC_GetPriorityGrouping>
 8003450:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	68b9      	ldr	r1, [r7, #8]
 8003456:	6978      	ldr	r0, [r7, #20]
 8003458:	f7ff ff8e 	bl	8003378 <NVIC_EncodePriority>
 800345c:	4602      	mov	r2, r0
 800345e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003462:	4611      	mov	r1, r2
 8003464:	4618      	mov	r0, r3
 8003466:	f7ff ff5d 	bl	8003324 <__NVIC_SetPriority>
}
 800346a:	bf00      	nop
 800346c:	3718      	adds	r7, #24
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}

08003472 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003472:	b580      	push	{r7, lr}
 8003474:	b082      	sub	sp, #8
 8003476:	af00      	add	r7, sp, #0
 8003478:	4603      	mov	r3, r0
 800347a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800347c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003480:	4618      	mov	r0, r3
 8003482:	f7ff ff31 	bl	80032e8 <__NVIC_EnableIRQ>
}
 8003486:	bf00      	nop
 8003488:	3708      	adds	r7, #8
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}

0800348e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800348e:	b580      	push	{r7, lr}
 8003490:	b082      	sub	sp, #8
 8003492:	af00      	add	r7, sp, #0
 8003494:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f7ff ffa2 	bl	80033e0 <SysTick_Config>
 800349c:	4603      	mov	r3, r0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3708      	adds	r7, #8
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
	...

080034a8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b086      	sub	sp, #24
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80034b0:	2300      	movs	r3, #0
 80034b2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80034b4:	f7ff feb6 	bl	8003224 <HAL_GetTick>
 80034b8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d101      	bne.n	80034c4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e099      	b.n	80035f8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2202      	movs	r2, #2
 80034c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f022 0201 	bic.w	r2, r2, #1
 80034e2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034e4:	e00f      	b.n	8003506 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034e6:	f7ff fe9d 	bl	8003224 <HAL_GetTick>
 80034ea:	4602      	mov	r2, r0
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	2b05      	cmp	r3, #5
 80034f2:	d908      	bls.n	8003506 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2220      	movs	r2, #32
 80034f8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2203      	movs	r2, #3
 80034fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e078      	b.n	80035f8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0301 	and.w	r3, r3, #1
 8003510:	2b00      	cmp	r3, #0
 8003512:	d1e8      	bne.n	80034e6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800351c:	697a      	ldr	r2, [r7, #20]
 800351e:	4b38      	ldr	r3, [pc, #224]	@ (8003600 <HAL_DMA_Init+0x158>)
 8003520:	4013      	ands	r3, r2
 8003522:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	685a      	ldr	r2, [r3, #4]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003532:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	691b      	ldr	r3, [r3, #16]
 8003538:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800353e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800354a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6a1b      	ldr	r3, [r3, #32]
 8003550:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	4313      	orrs	r3, r2
 8003556:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800355c:	2b04      	cmp	r3, #4
 800355e:	d107      	bne.n	8003570 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003568:	4313      	orrs	r3, r2
 800356a:	697a      	ldr	r2, [r7, #20]
 800356c:	4313      	orrs	r3, r2
 800356e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	697a      	ldr	r2, [r7, #20]
 8003576:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	f023 0307 	bic.w	r3, r3, #7
 8003586:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358c:	697a      	ldr	r2, [r7, #20]
 800358e:	4313      	orrs	r3, r2
 8003590:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003596:	2b04      	cmp	r3, #4
 8003598:	d117      	bne.n	80035ca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800359e:	697a      	ldr	r2, [r7, #20]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d00e      	beq.n	80035ca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f000 fb01 	bl	8003bb4 <DMA_CheckFifoParam>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d008      	beq.n	80035ca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2240      	movs	r2, #64	@ 0x40
 80035bc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2201      	movs	r2, #1
 80035c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80035c6:	2301      	movs	r3, #1
 80035c8:	e016      	b.n	80035f8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	697a      	ldr	r2, [r7, #20]
 80035d0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f000 fab8 	bl	8003b48 <DMA_CalcBaseAndBitshift>
 80035d8:	4603      	mov	r3, r0
 80035da:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035e0:	223f      	movs	r2, #63	@ 0x3f
 80035e2:	409a      	lsls	r2, r3
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2200      	movs	r2, #0
 80035ec:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2201      	movs	r2, #1
 80035f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80035f6:	2300      	movs	r3, #0
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3718      	adds	r7, #24
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	f010803f 	.word	0xf010803f

08003604 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b086      	sub	sp, #24
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
 8003610:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003612:	2300      	movs	r3, #0
 8003614:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800361a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003622:	2b01      	cmp	r3, #1
 8003624:	d101      	bne.n	800362a <HAL_DMA_Start_IT+0x26>
 8003626:	2302      	movs	r3, #2
 8003628:	e040      	b.n	80036ac <HAL_DMA_Start_IT+0xa8>
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003638:	b2db      	uxtb	r3, r3
 800363a:	2b01      	cmp	r3, #1
 800363c:	d12f      	bne.n	800369e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2202      	movs	r2, #2
 8003642:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2200      	movs	r2, #0
 800364a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	68b9      	ldr	r1, [r7, #8]
 8003652:	68f8      	ldr	r0, [r7, #12]
 8003654:	f000 fa4a 	bl	8003aec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800365c:	223f      	movs	r2, #63	@ 0x3f
 800365e:	409a      	lsls	r2, r3
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f042 0216 	orr.w	r2, r2, #22
 8003672:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003678:	2b00      	cmp	r3, #0
 800367a:	d007      	beq.n	800368c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f042 0208 	orr.w	r2, r2, #8
 800368a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f042 0201 	orr.w	r2, r2, #1
 800369a:	601a      	str	r2, [r3, #0]
 800369c:	e005      	b.n	80036aa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80036a6:	2302      	movs	r3, #2
 80036a8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80036aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3718      	adds	r7, #24
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b084      	sub	sp, #16
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036c0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80036c2:	f7ff fdaf 	bl	8003224 <HAL_GetTick>
 80036c6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d008      	beq.n	80036e6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2280      	movs	r2, #128	@ 0x80
 80036d8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2200      	movs	r2, #0
 80036de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e052      	b.n	800378c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f022 0216 	bic.w	r2, r2, #22
 80036f4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	695a      	ldr	r2, [r3, #20]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003704:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800370a:	2b00      	cmp	r3, #0
 800370c:	d103      	bne.n	8003716 <HAL_DMA_Abort+0x62>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003712:	2b00      	cmp	r3, #0
 8003714:	d007      	beq.n	8003726 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f022 0208 	bic.w	r2, r2, #8
 8003724:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f022 0201 	bic.w	r2, r2, #1
 8003734:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003736:	e013      	b.n	8003760 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003738:	f7ff fd74 	bl	8003224 <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	2b05      	cmp	r3, #5
 8003744:	d90c      	bls.n	8003760 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2220      	movs	r2, #32
 800374a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2203      	movs	r2, #3
 8003750:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2200      	movs	r2, #0
 8003758:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e015      	b.n	800378c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0301 	and.w	r3, r3, #1
 800376a:	2b00      	cmp	r3, #0
 800376c:	d1e4      	bne.n	8003738 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003772:	223f      	movs	r2, #63	@ 0x3f
 8003774:	409a      	lsls	r2, r3
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2201      	movs	r2, #1
 800377e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800378a:	2300      	movs	r3, #0
}
 800378c:	4618      	mov	r0, r3
 800378e:	3710      	adds	r7, #16
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}

08003794 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d004      	beq.n	80037b2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2280      	movs	r2, #128	@ 0x80
 80037ac:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e00c      	b.n	80037cc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2205      	movs	r2, #5
 80037b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f022 0201 	bic.w	r2, r2, #1
 80037c8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80037ca:	2300      	movs	r3, #0
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	370c      	adds	r7, #12
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr

080037d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b086      	sub	sp, #24
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80037e0:	2300      	movs	r3, #0
 80037e2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80037e4:	4b8e      	ldr	r3, [pc, #568]	@ (8003a20 <HAL_DMA_IRQHandler+0x248>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a8e      	ldr	r2, [pc, #568]	@ (8003a24 <HAL_DMA_IRQHandler+0x24c>)
 80037ea:	fba2 2303 	umull	r2, r3, r2, r3
 80037ee:	0a9b      	lsrs	r3, r3, #10
 80037f0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037f6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003802:	2208      	movs	r2, #8
 8003804:	409a      	lsls	r2, r3
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	4013      	ands	r3, r2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d01a      	beq.n	8003844 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0304 	and.w	r3, r3, #4
 8003818:	2b00      	cmp	r3, #0
 800381a:	d013      	beq.n	8003844 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f022 0204 	bic.w	r2, r2, #4
 800382a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003830:	2208      	movs	r2, #8
 8003832:	409a      	lsls	r2, r3
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800383c:	f043 0201 	orr.w	r2, r3, #1
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003848:	2201      	movs	r2, #1
 800384a:	409a      	lsls	r2, r3
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	4013      	ands	r3, r2
 8003850:	2b00      	cmp	r3, #0
 8003852:	d012      	beq.n	800387a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	695b      	ldr	r3, [r3, #20]
 800385a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800385e:	2b00      	cmp	r3, #0
 8003860:	d00b      	beq.n	800387a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003866:	2201      	movs	r2, #1
 8003868:	409a      	lsls	r2, r3
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003872:	f043 0202 	orr.w	r2, r3, #2
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800387e:	2204      	movs	r2, #4
 8003880:	409a      	lsls	r2, r3
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	4013      	ands	r3, r2
 8003886:	2b00      	cmp	r3, #0
 8003888:	d012      	beq.n	80038b0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 0302 	and.w	r3, r3, #2
 8003894:	2b00      	cmp	r3, #0
 8003896:	d00b      	beq.n	80038b0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800389c:	2204      	movs	r2, #4
 800389e:	409a      	lsls	r2, r3
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038a8:	f043 0204 	orr.w	r2, r3, #4
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038b4:	2210      	movs	r2, #16
 80038b6:	409a      	lsls	r2, r3
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	4013      	ands	r3, r2
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d043      	beq.n	8003948 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0308 	and.w	r3, r3, #8
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d03c      	beq.n	8003948 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038d2:	2210      	movs	r2, #16
 80038d4:	409a      	lsls	r2, r3
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d018      	beq.n	800391a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d108      	bne.n	8003908 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d024      	beq.n	8003948 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	4798      	blx	r3
 8003906:	e01f      	b.n	8003948 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800390c:	2b00      	cmp	r3, #0
 800390e:	d01b      	beq.n	8003948 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	4798      	blx	r3
 8003918:	e016      	b.n	8003948 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003924:	2b00      	cmp	r3, #0
 8003926:	d107      	bne.n	8003938 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f022 0208 	bic.w	r2, r2, #8
 8003936:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393c:	2b00      	cmp	r3, #0
 800393e:	d003      	beq.n	8003948 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800394c:	2220      	movs	r2, #32
 800394e:	409a      	lsls	r2, r3
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	4013      	ands	r3, r2
 8003954:	2b00      	cmp	r3, #0
 8003956:	f000 808f 	beq.w	8003a78 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0310 	and.w	r3, r3, #16
 8003964:	2b00      	cmp	r3, #0
 8003966:	f000 8087 	beq.w	8003a78 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800396e:	2220      	movs	r2, #32
 8003970:	409a      	lsls	r2, r3
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800397c:	b2db      	uxtb	r3, r3
 800397e:	2b05      	cmp	r3, #5
 8003980:	d136      	bne.n	80039f0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f022 0216 	bic.w	r2, r2, #22
 8003990:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	695a      	ldr	r2, [r3, #20]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80039a0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d103      	bne.n	80039b2 <HAL_DMA_IRQHandler+0x1da>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d007      	beq.n	80039c2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f022 0208 	bic.w	r2, r2, #8
 80039c0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039c6:	223f      	movs	r2, #63	@ 0x3f
 80039c8:	409a      	lsls	r2, r3
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2201      	movs	r2, #1
 80039d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d07e      	beq.n	8003ae4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	4798      	blx	r3
        }
        return;
 80039ee:	e079      	b.n	8003ae4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d01d      	beq.n	8003a3a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d10d      	bne.n	8003a28 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d031      	beq.n	8003a78 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	4798      	blx	r3
 8003a1c:	e02c      	b.n	8003a78 <HAL_DMA_IRQHandler+0x2a0>
 8003a1e:	bf00      	nop
 8003a20:	20000078 	.word	0x20000078
 8003a24:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d023      	beq.n	8003a78 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	4798      	blx	r3
 8003a38:	e01e      	b.n	8003a78 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d10f      	bne.n	8003a68 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f022 0210 	bic.w	r2, r2, #16
 8003a56:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d003      	beq.n	8003a78 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d032      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a84:	f003 0301 	and.w	r3, r3, #1
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d022      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2205      	movs	r2, #5
 8003a90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f022 0201 	bic.w	r2, r2, #1
 8003aa2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	3301      	adds	r3, #1
 8003aa8:	60bb      	str	r3, [r7, #8]
 8003aaa:	697a      	ldr	r2, [r7, #20]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d307      	bcc.n	8003ac0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 0301 	and.w	r3, r3, #1
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d1f2      	bne.n	8003aa4 <HAL_DMA_IRQHandler+0x2cc>
 8003abe:	e000      	b.n	8003ac2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003ac0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2200      	movs	r2, #0
 8003ace:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d005      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	4798      	blx	r3
 8003ae2:	e000      	b.n	8003ae6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003ae4:	bf00      	nop
    }
  }
}
 8003ae6:	3718      	adds	r7, #24
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}

08003aec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b085      	sub	sp, #20
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	60f8      	str	r0, [r7, #12]
 8003af4:	60b9      	str	r1, [r7, #8]
 8003af6:	607a      	str	r2, [r7, #4]
 8003af8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003b08:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	683a      	ldr	r2, [r7, #0]
 8003b10:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	2b40      	cmp	r3, #64	@ 0x40
 8003b18:	d108      	bne.n	8003b2c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	68ba      	ldr	r2, [r7, #8]
 8003b28:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003b2a:	e007      	b.n	8003b3c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	68ba      	ldr	r2, [r7, #8]
 8003b32:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	60da      	str	r2, [r3, #12]
}
 8003b3c:	bf00      	nop
 8003b3e:	3714      	adds	r7, #20
 8003b40:	46bd      	mov	sp, r7
 8003b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b46:	4770      	bx	lr

08003b48 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b085      	sub	sp, #20
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	3b10      	subs	r3, #16
 8003b58:	4a14      	ldr	r2, [pc, #80]	@ (8003bac <DMA_CalcBaseAndBitshift+0x64>)
 8003b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b5e:	091b      	lsrs	r3, r3, #4
 8003b60:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003b62:	4a13      	ldr	r2, [pc, #76]	@ (8003bb0 <DMA_CalcBaseAndBitshift+0x68>)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	4413      	add	r3, r2
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2b03      	cmp	r3, #3
 8003b74:	d909      	bls.n	8003b8a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003b7e:	f023 0303 	bic.w	r3, r3, #3
 8003b82:	1d1a      	adds	r2, r3, #4
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	659a      	str	r2, [r3, #88]	@ 0x58
 8003b88:	e007      	b.n	8003b9a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003b92:	f023 0303 	bic.w	r3, r3, #3
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3714      	adds	r7, #20
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba8:	4770      	bx	lr
 8003baa:	bf00      	nop
 8003bac:	aaaaaaab 	.word	0xaaaaaaab
 8003bb0:	0800d3c4 	.word	0x0800d3c4

08003bb4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b085      	sub	sp, #20
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bc4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d11f      	bne.n	8003c0e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	2b03      	cmp	r3, #3
 8003bd2:	d856      	bhi.n	8003c82 <DMA_CheckFifoParam+0xce>
 8003bd4:	a201      	add	r2, pc, #4	@ (adr r2, 8003bdc <DMA_CheckFifoParam+0x28>)
 8003bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bda:	bf00      	nop
 8003bdc:	08003bed 	.word	0x08003bed
 8003be0:	08003bff 	.word	0x08003bff
 8003be4:	08003bed 	.word	0x08003bed
 8003be8:	08003c83 	.word	0x08003c83
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bf0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d046      	beq.n	8003c86 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bfc:	e043      	b.n	8003c86 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c02:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c06:	d140      	bne.n	8003c8a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c0c:	e03d      	b.n	8003c8a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	699b      	ldr	r3, [r3, #24]
 8003c12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c16:	d121      	bne.n	8003c5c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	2b03      	cmp	r3, #3
 8003c1c:	d837      	bhi.n	8003c8e <DMA_CheckFifoParam+0xda>
 8003c1e:	a201      	add	r2, pc, #4	@ (adr r2, 8003c24 <DMA_CheckFifoParam+0x70>)
 8003c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c24:	08003c35 	.word	0x08003c35
 8003c28:	08003c3b 	.word	0x08003c3b
 8003c2c:	08003c35 	.word	0x08003c35
 8003c30:	08003c4d 	.word	0x08003c4d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	73fb      	strb	r3, [r7, #15]
      break;
 8003c38:	e030      	b.n	8003c9c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c3e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d025      	beq.n	8003c92 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c4a:	e022      	b.n	8003c92 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c50:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c54:	d11f      	bne.n	8003c96 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003c5a:	e01c      	b.n	8003c96 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	2b02      	cmp	r3, #2
 8003c60:	d903      	bls.n	8003c6a <DMA_CheckFifoParam+0xb6>
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	2b03      	cmp	r3, #3
 8003c66:	d003      	beq.n	8003c70 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003c68:	e018      	b.n	8003c9c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	73fb      	strb	r3, [r7, #15]
      break;
 8003c6e:	e015      	b.n	8003c9c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c74:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d00e      	beq.n	8003c9a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	73fb      	strb	r3, [r7, #15]
      break;
 8003c80:	e00b      	b.n	8003c9a <DMA_CheckFifoParam+0xe6>
      break;
 8003c82:	bf00      	nop
 8003c84:	e00a      	b.n	8003c9c <DMA_CheckFifoParam+0xe8>
      break;
 8003c86:	bf00      	nop
 8003c88:	e008      	b.n	8003c9c <DMA_CheckFifoParam+0xe8>
      break;
 8003c8a:	bf00      	nop
 8003c8c:	e006      	b.n	8003c9c <DMA_CheckFifoParam+0xe8>
      break;
 8003c8e:	bf00      	nop
 8003c90:	e004      	b.n	8003c9c <DMA_CheckFifoParam+0xe8>
      break;
 8003c92:	bf00      	nop
 8003c94:	e002      	b.n	8003c9c <DMA_CheckFifoParam+0xe8>
      break;   
 8003c96:	bf00      	nop
 8003c98:	e000      	b.n	8003c9c <DMA_CheckFifoParam+0xe8>
      break;
 8003c9a:	bf00      	nop
    }
  } 
  
  return status; 
 8003c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3714      	adds	r7, #20
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr
 8003caa:	bf00      	nop

08003cac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b089      	sub	sp, #36	@ 0x24
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	61fb      	str	r3, [r7, #28]
 8003cc6:	e16b      	b.n	8003fa0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003cc8:	2201      	movs	r2, #1
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	697a      	ldr	r2, [r7, #20]
 8003cd8:	4013      	ands	r3, r2
 8003cda:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003cdc:	693a      	ldr	r2, [r7, #16]
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	f040 815a 	bne.w	8003f9a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f003 0303 	and.w	r3, r3, #3
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d005      	beq.n	8003cfe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cfa:	2b02      	cmp	r3, #2
 8003cfc:	d130      	bne.n	8003d60 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	005b      	lsls	r3, r3, #1
 8003d08:	2203      	movs	r2, #3
 8003d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0e:	43db      	mvns	r3, r3
 8003d10:	69ba      	ldr	r2, [r7, #24]
 8003d12:	4013      	ands	r3, r2
 8003d14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	68da      	ldr	r2, [r3, #12]
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	005b      	lsls	r3, r3, #1
 8003d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d22:	69ba      	ldr	r2, [r7, #24]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	69ba      	ldr	r2, [r7, #24]
 8003d2c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d34:	2201      	movs	r2, #1
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3c:	43db      	mvns	r3, r3
 8003d3e:	69ba      	ldr	r2, [r7, #24]
 8003d40:	4013      	ands	r3, r2
 8003d42:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	091b      	lsrs	r3, r3, #4
 8003d4a:	f003 0201 	and.w	r2, r3, #1
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	fa02 f303 	lsl.w	r3, r2, r3
 8003d54:	69ba      	ldr	r2, [r7, #24]
 8003d56:	4313      	orrs	r3, r2
 8003d58:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	69ba      	ldr	r2, [r7, #24]
 8003d5e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f003 0303 	and.w	r3, r3, #3
 8003d68:	2b03      	cmp	r3, #3
 8003d6a:	d017      	beq.n	8003d9c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	68db      	ldr	r3, [r3, #12]
 8003d70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	005b      	lsls	r3, r3, #1
 8003d76:	2203      	movs	r2, #3
 8003d78:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7c:	43db      	mvns	r3, r3
 8003d7e:	69ba      	ldr	r2, [r7, #24]
 8003d80:	4013      	ands	r3, r2
 8003d82:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	689a      	ldr	r2, [r3, #8]
 8003d88:	69fb      	ldr	r3, [r7, #28]
 8003d8a:	005b      	lsls	r3, r3, #1
 8003d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d90:	69ba      	ldr	r2, [r7, #24]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	69ba      	ldr	r2, [r7, #24]
 8003d9a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f003 0303 	and.w	r3, r3, #3
 8003da4:	2b02      	cmp	r3, #2
 8003da6:	d123      	bne.n	8003df0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003da8:	69fb      	ldr	r3, [r7, #28]
 8003daa:	08da      	lsrs	r2, r3, #3
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	3208      	adds	r2, #8
 8003db0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003db4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	f003 0307 	and.w	r3, r3, #7
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	220f      	movs	r2, #15
 8003dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc4:	43db      	mvns	r3, r3
 8003dc6:	69ba      	ldr	r2, [r7, #24]
 8003dc8:	4013      	ands	r3, r2
 8003dca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	691a      	ldr	r2, [r3, #16]
 8003dd0:	69fb      	ldr	r3, [r7, #28]
 8003dd2:	f003 0307 	and.w	r3, r3, #7
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ddc:	69ba      	ldr	r2, [r7, #24]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	08da      	lsrs	r2, r3, #3
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	3208      	adds	r2, #8
 8003dea:	69b9      	ldr	r1, [r7, #24]
 8003dec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	005b      	lsls	r3, r3, #1
 8003dfa:	2203      	movs	r2, #3
 8003dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003e00:	43db      	mvns	r3, r3
 8003e02:	69ba      	ldr	r2, [r7, #24]
 8003e04:	4013      	ands	r3, r2
 8003e06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	f003 0203 	and.w	r2, r3, #3
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	005b      	lsls	r3, r3, #1
 8003e14:	fa02 f303 	lsl.w	r3, r2, r3
 8003e18:	69ba      	ldr	r2, [r7, #24]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	69ba      	ldr	r2, [r7, #24]
 8003e22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	f000 80b4 	beq.w	8003f9a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e32:	2300      	movs	r3, #0
 8003e34:	60fb      	str	r3, [r7, #12]
 8003e36:	4b60      	ldr	r3, [pc, #384]	@ (8003fb8 <HAL_GPIO_Init+0x30c>)
 8003e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e3a:	4a5f      	ldr	r2, [pc, #380]	@ (8003fb8 <HAL_GPIO_Init+0x30c>)
 8003e3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e40:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e42:	4b5d      	ldr	r3, [pc, #372]	@ (8003fb8 <HAL_GPIO_Init+0x30c>)
 8003e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e4a:	60fb      	str	r3, [r7, #12]
 8003e4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e4e:	4a5b      	ldr	r2, [pc, #364]	@ (8003fbc <HAL_GPIO_Init+0x310>)
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	089b      	lsrs	r3, r3, #2
 8003e54:	3302      	adds	r3, #2
 8003e56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e5c:	69fb      	ldr	r3, [r7, #28]
 8003e5e:	f003 0303 	and.w	r3, r3, #3
 8003e62:	009b      	lsls	r3, r3, #2
 8003e64:	220f      	movs	r2, #15
 8003e66:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6a:	43db      	mvns	r3, r3
 8003e6c:	69ba      	ldr	r2, [r7, #24]
 8003e6e:	4013      	ands	r3, r2
 8003e70:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a52      	ldr	r2, [pc, #328]	@ (8003fc0 <HAL_GPIO_Init+0x314>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d02b      	beq.n	8003ed2 <HAL_GPIO_Init+0x226>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a51      	ldr	r2, [pc, #324]	@ (8003fc4 <HAL_GPIO_Init+0x318>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d025      	beq.n	8003ece <HAL_GPIO_Init+0x222>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a50      	ldr	r2, [pc, #320]	@ (8003fc8 <HAL_GPIO_Init+0x31c>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d01f      	beq.n	8003eca <HAL_GPIO_Init+0x21e>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a4f      	ldr	r2, [pc, #316]	@ (8003fcc <HAL_GPIO_Init+0x320>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d019      	beq.n	8003ec6 <HAL_GPIO_Init+0x21a>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a4e      	ldr	r2, [pc, #312]	@ (8003fd0 <HAL_GPIO_Init+0x324>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d013      	beq.n	8003ec2 <HAL_GPIO_Init+0x216>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4a4d      	ldr	r2, [pc, #308]	@ (8003fd4 <HAL_GPIO_Init+0x328>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d00d      	beq.n	8003ebe <HAL_GPIO_Init+0x212>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4a4c      	ldr	r2, [pc, #304]	@ (8003fd8 <HAL_GPIO_Init+0x32c>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d007      	beq.n	8003eba <HAL_GPIO_Init+0x20e>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a4b      	ldr	r2, [pc, #300]	@ (8003fdc <HAL_GPIO_Init+0x330>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d101      	bne.n	8003eb6 <HAL_GPIO_Init+0x20a>
 8003eb2:	2307      	movs	r3, #7
 8003eb4:	e00e      	b.n	8003ed4 <HAL_GPIO_Init+0x228>
 8003eb6:	2308      	movs	r3, #8
 8003eb8:	e00c      	b.n	8003ed4 <HAL_GPIO_Init+0x228>
 8003eba:	2306      	movs	r3, #6
 8003ebc:	e00a      	b.n	8003ed4 <HAL_GPIO_Init+0x228>
 8003ebe:	2305      	movs	r3, #5
 8003ec0:	e008      	b.n	8003ed4 <HAL_GPIO_Init+0x228>
 8003ec2:	2304      	movs	r3, #4
 8003ec4:	e006      	b.n	8003ed4 <HAL_GPIO_Init+0x228>
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e004      	b.n	8003ed4 <HAL_GPIO_Init+0x228>
 8003eca:	2302      	movs	r3, #2
 8003ecc:	e002      	b.n	8003ed4 <HAL_GPIO_Init+0x228>
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e000      	b.n	8003ed4 <HAL_GPIO_Init+0x228>
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	69fa      	ldr	r2, [r7, #28]
 8003ed6:	f002 0203 	and.w	r2, r2, #3
 8003eda:	0092      	lsls	r2, r2, #2
 8003edc:	4093      	lsls	r3, r2
 8003ede:	69ba      	ldr	r2, [r7, #24]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ee4:	4935      	ldr	r1, [pc, #212]	@ (8003fbc <HAL_GPIO_Init+0x310>)
 8003ee6:	69fb      	ldr	r3, [r7, #28]
 8003ee8:	089b      	lsrs	r3, r3, #2
 8003eea:	3302      	adds	r3, #2
 8003eec:	69ba      	ldr	r2, [r7, #24]
 8003eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ef2:	4b3b      	ldr	r3, [pc, #236]	@ (8003fe0 <HAL_GPIO_Init+0x334>)
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	43db      	mvns	r3, r3
 8003efc:	69ba      	ldr	r2, [r7, #24]
 8003efe:	4013      	ands	r3, r2
 8003f00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d003      	beq.n	8003f16 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003f0e:	69ba      	ldr	r2, [r7, #24]
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f16:	4a32      	ldr	r2, [pc, #200]	@ (8003fe0 <HAL_GPIO_Init+0x334>)
 8003f18:	69bb      	ldr	r3, [r7, #24]
 8003f1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f1c:	4b30      	ldr	r3, [pc, #192]	@ (8003fe0 <HAL_GPIO_Init+0x334>)
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	43db      	mvns	r3, r3
 8003f26:	69ba      	ldr	r2, [r7, #24]
 8003f28:	4013      	ands	r3, r2
 8003f2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d003      	beq.n	8003f40 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003f38:	69ba      	ldr	r2, [r7, #24]
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f40:	4a27      	ldr	r2, [pc, #156]	@ (8003fe0 <HAL_GPIO_Init+0x334>)
 8003f42:	69bb      	ldr	r3, [r7, #24]
 8003f44:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f46:	4b26      	ldr	r3, [pc, #152]	@ (8003fe0 <HAL_GPIO_Init+0x334>)
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	43db      	mvns	r3, r3
 8003f50:	69ba      	ldr	r2, [r7, #24]
 8003f52:	4013      	ands	r3, r2
 8003f54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d003      	beq.n	8003f6a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003f62:	69ba      	ldr	r2, [r7, #24]
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f6a:	4a1d      	ldr	r2, [pc, #116]	@ (8003fe0 <HAL_GPIO_Init+0x334>)
 8003f6c:	69bb      	ldr	r3, [r7, #24]
 8003f6e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f70:	4b1b      	ldr	r3, [pc, #108]	@ (8003fe0 <HAL_GPIO_Init+0x334>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	43db      	mvns	r3, r3
 8003f7a:	69ba      	ldr	r2, [r7, #24]
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d003      	beq.n	8003f94 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003f8c:	69ba      	ldr	r2, [r7, #24]
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f94:	4a12      	ldr	r2, [pc, #72]	@ (8003fe0 <HAL_GPIO_Init+0x334>)
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f9a:	69fb      	ldr	r3, [r7, #28]
 8003f9c:	3301      	adds	r3, #1
 8003f9e:	61fb      	str	r3, [r7, #28]
 8003fa0:	69fb      	ldr	r3, [r7, #28]
 8003fa2:	2b0f      	cmp	r3, #15
 8003fa4:	f67f ae90 	bls.w	8003cc8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003fa8:	bf00      	nop
 8003faa:	bf00      	nop
 8003fac:	3724      	adds	r7, #36	@ 0x24
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	40023800 	.word	0x40023800
 8003fbc:	40013800 	.word	0x40013800
 8003fc0:	40020000 	.word	0x40020000
 8003fc4:	40020400 	.word	0x40020400
 8003fc8:	40020800 	.word	0x40020800
 8003fcc:	40020c00 	.word	0x40020c00
 8003fd0:	40021000 	.word	0x40021000
 8003fd4:	40021400 	.word	0x40021400
 8003fd8:	40021800 	.word	0x40021800
 8003fdc:	40021c00 	.word	0x40021c00
 8003fe0:	40013c00 	.word	0x40013c00

08003fe4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b085      	sub	sp, #20
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	460b      	mov	r3, r1
 8003fee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	691a      	ldr	r2, [r3, #16]
 8003ff4:	887b      	ldrh	r3, [r7, #2]
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d002      	beq.n	8004002 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	73fb      	strb	r3, [r7, #15]
 8004000:	e001      	b.n	8004006 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004002:	2300      	movs	r3, #0
 8004004:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004006:	7bfb      	ldrb	r3, [r7, #15]
}
 8004008:	4618      	mov	r0, r3
 800400a:	3714      	adds	r7, #20
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr

08004014 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	460b      	mov	r3, r1
 800401e:	807b      	strh	r3, [r7, #2]
 8004020:	4613      	mov	r3, r2
 8004022:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004024:	787b      	ldrb	r3, [r7, #1]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d003      	beq.n	8004032 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800402a:	887a      	ldrh	r2, [r7, #2]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004030:	e003      	b.n	800403a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004032:	887b      	ldrh	r3, [r7, #2]
 8004034:	041a      	lsls	r2, r3, #16
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	619a      	str	r2, [r3, #24]
}
 800403a:	bf00      	nop
 800403c:	370c      	adds	r7, #12
 800403e:	46bd      	mov	sp, r7
 8004040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004044:	4770      	bx	lr
	...

08004048 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
 800404e:	4603      	mov	r3, r0
 8004050:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004052:	4b08      	ldr	r3, [pc, #32]	@ (8004074 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004054:	695a      	ldr	r2, [r3, #20]
 8004056:	88fb      	ldrh	r3, [r7, #6]
 8004058:	4013      	ands	r3, r2
 800405a:	2b00      	cmp	r3, #0
 800405c:	d006      	beq.n	800406c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800405e:	4a05      	ldr	r2, [pc, #20]	@ (8004074 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004060:	88fb      	ldrh	r3, [r7, #6]
 8004062:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004064:	88fb      	ldrh	r3, [r7, #6]
 8004066:	4618      	mov	r0, r3
 8004068:	f7fe fc08 	bl	800287c <HAL_GPIO_EXTI_Callback>
  }
}
 800406c:	bf00      	nop
 800406e:	3708      	adds	r7, #8
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}
 8004074:	40013c00 	.word	0x40013c00

08004078 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b086      	sub	sp, #24
 800407c:	af02      	add	r7, sp, #8
 800407e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d101      	bne.n	800408a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e101      	b.n	800428e <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004096:	b2db      	uxtb	r3, r3
 8004098:	2b00      	cmp	r3, #0
 800409a:	d106      	bne.n	80040aa <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2200      	movs	r2, #0
 80040a0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	f007 ff3f 	bl	800bf28 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2203      	movs	r2, #3
 80040ae:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80040b8:	d102      	bne.n	80040c0 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2200      	movs	r2, #0
 80040be:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4618      	mov	r0, r3
 80040c6:	f004 fb6a 	bl	800879e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6818      	ldr	r0, [r3, #0]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	7c1a      	ldrb	r2, [r3, #16]
 80040d2:	f88d 2000 	strb.w	r2, [sp]
 80040d6:	3304      	adds	r3, #4
 80040d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80040da:	f004 fa49 	bl	8008570 <USB_CoreInit>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d005      	beq.n	80040f0 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2202      	movs	r2, #2
 80040e8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e0ce      	b.n	800428e <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	2100      	movs	r1, #0
 80040f6:	4618      	mov	r0, r3
 80040f8:	f004 fb62 	bl	80087c0 <USB_SetCurrentMode>
 80040fc:	4603      	mov	r3, r0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d005      	beq.n	800410e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2202      	movs	r2, #2
 8004106:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e0bf      	b.n	800428e <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800410e:	2300      	movs	r3, #0
 8004110:	73fb      	strb	r3, [r7, #15]
 8004112:	e04a      	b.n	80041aa <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004114:	7bfa      	ldrb	r2, [r7, #15]
 8004116:	6879      	ldr	r1, [r7, #4]
 8004118:	4613      	mov	r3, r2
 800411a:	00db      	lsls	r3, r3, #3
 800411c:	4413      	add	r3, r2
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	440b      	add	r3, r1
 8004122:	3315      	adds	r3, #21
 8004124:	2201      	movs	r2, #1
 8004126:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004128:	7bfa      	ldrb	r2, [r7, #15]
 800412a:	6879      	ldr	r1, [r7, #4]
 800412c:	4613      	mov	r3, r2
 800412e:	00db      	lsls	r3, r3, #3
 8004130:	4413      	add	r3, r2
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	440b      	add	r3, r1
 8004136:	3314      	adds	r3, #20
 8004138:	7bfa      	ldrb	r2, [r7, #15]
 800413a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800413c:	7bfa      	ldrb	r2, [r7, #15]
 800413e:	7bfb      	ldrb	r3, [r7, #15]
 8004140:	b298      	uxth	r0, r3
 8004142:	6879      	ldr	r1, [r7, #4]
 8004144:	4613      	mov	r3, r2
 8004146:	00db      	lsls	r3, r3, #3
 8004148:	4413      	add	r3, r2
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	440b      	add	r3, r1
 800414e:	332e      	adds	r3, #46	@ 0x2e
 8004150:	4602      	mov	r2, r0
 8004152:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004154:	7bfa      	ldrb	r2, [r7, #15]
 8004156:	6879      	ldr	r1, [r7, #4]
 8004158:	4613      	mov	r3, r2
 800415a:	00db      	lsls	r3, r3, #3
 800415c:	4413      	add	r3, r2
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	440b      	add	r3, r1
 8004162:	3318      	adds	r3, #24
 8004164:	2200      	movs	r2, #0
 8004166:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004168:	7bfa      	ldrb	r2, [r7, #15]
 800416a:	6879      	ldr	r1, [r7, #4]
 800416c:	4613      	mov	r3, r2
 800416e:	00db      	lsls	r3, r3, #3
 8004170:	4413      	add	r3, r2
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	440b      	add	r3, r1
 8004176:	331c      	adds	r3, #28
 8004178:	2200      	movs	r2, #0
 800417a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800417c:	7bfa      	ldrb	r2, [r7, #15]
 800417e:	6879      	ldr	r1, [r7, #4]
 8004180:	4613      	mov	r3, r2
 8004182:	00db      	lsls	r3, r3, #3
 8004184:	4413      	add	r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	440b      	add	r3, r1
 800418a:	3320      	adds	r3, #32
 800418c:	2200      	movs	r2, #0
 800418e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004190:	7bfa      	ldrb	r2, [r7, #15]
 8004192:	6879      	ldr	r1, [r7, #4]
 8004194:	4613      	mov	r3, r2
 8004196:	00db      	lsls	r3, r3, #3
 8004198:	4413      	add	r3, r2
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	440b      	add	r3, r1
 800419e:	3324      	adds	r3, #36	@ 0x24
 80041a0:	2200      	movs	r2, #0
 80041a2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80041a4:	7bfb      	ldrb	r3, [r7, #15]
 80041a6:	3301      	adds	r3, #1
 80041a8:	73fb      	strb	r3, [r7, #15]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	791b      	ldrb	r3, [r3, #4]
 80041ae:	7bfa      	ldrb	r2, [r7, #15]
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d3af      	bcc.n	8004114 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80041b4:	2300      	movs	r3, #0
 80041b6:	73fb      	strb	r3, [r7, #15]
 80041b8:	e044      	b.n	8004244 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80041ba:	7bfa      	ldrb	r2, [r7, #15]
 80041bc:	6879      	ldr	r1, [r7, #4]
 80041be:	4613      	mov	r3, r2
 80041c0:	00db      	lsls	r3, r3, #3
 80041c2:	4413      	add	r3, r2
 80041c4:	009b      	lsls	r3, r3, #2
 80041c6:	440b      	add	r3, r1
 80041c8:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80041cc:	2200      	movs	r2, #0
 80041ce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80041d0:	7bfa      	ldrb	r2, [r7, #15]
 80041d2:	6879      	ldr	r1, [r7, #4]
 80041d4:	4613      	mov	r3, r2
 80041d6:	00db      	lsls	r3, r3, #3
 80041d8:	4413      	add	r3, r2
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	440b      	add	r3, r1
 80041de:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80041e2:	7bfa      	ldrb	r2, [r7, #15]
 80041e4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80041e6:	7bfa      	ldrb	r2, [r7, #15]
 80041e8:	6879      	ldr	r1, [r7, #4]
 80041ea:	4613      	mov	r3, r2
 80041ec:	00db      	lsls	r3, r3, #3
 80041ee:	4413      	add	r3, r2
 80041f0:	009b      	lsls	r3, r3, #2
 80041f2:	440b      	add	r3, r1
 80041f4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80041f8:	2200      	movs	r2, #0
 80041fa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80041fc:	7bfa      	ldrb	r2, [r7, #15]
 80041fe:	6879      	ldr	r1, [r7, #4]
 8004200:	4613      	mov	r3, r2
 8004202:	00db      	lsls	r3, r3, #3
 8004204:	4413      	add	r3, r2
 8004206:	009b      	lsls	r3, r3, #2
 8004208:	440b      	add	r3, r1
 800420a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800420e:	2200      	movs	r2, #0
 8004210:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004212:	7bfa      	ldrb	r2, [r7, #15]
 8004214:	6879      	ldr	r1, [r7, #4]
 8004216:	4613      	mov	r3, r2
 8004218:	00db      	lsls	r3, r3, #3
 800421a:	4413      	add	r3, r2
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	440b      	add	r3, r1
 8004220:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004224:	2200      	movs	r2, #0
 8004226:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004228:	7bfa      	ldrb	r2, [r7, #15]
 800422a:	6879      	ldr	r1, [r7, #4]
 800422c:	4613      	mov	r3, r2
 800422e:	00db      	lsls	r3, r3, #3
 8004230:	4413      	add	r3, r2
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	440b      	add	r3, r1
 8004236:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800423a:	2200      	movs	r2, #0
 800423c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800423e:	7bfb      	ldrb	r3, [r7, #15]
 8004240:	3301      	adds	r3, #1
 8004242:	73fb      	strb	r3, [r7, #15]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	791b      	ldrb	r3, [r3, #4]
 8004248:	7bfa      	ldrb	r2, [r7, #15]
 800424a:	429a      	cmp	r2, r3
 800424c:	d3b5      	bcc.n	80041ba <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6818      	ldr	r0, [r3, #0]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	7c1a      	ldrb	r2, [r3, #16]
 8004256:	f88d 2000 	strb.w	r2, [sp]
 800425a:	3304      	adds	r3, #4
 800425c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800425e:	f004 fafb 	bl	8008858 <USB_DevInit>
 8004262:	4603      	mov	r3, r0
 8004264:	2b00      	cmp	r3, #0
 8004266:	d005      	beq.n	8004274 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2202      	movs	r2, #2
 800426c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e00c      	b.n	800428e <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2200      	movs	r2, #0
 8004278:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2201      	movs	r2, #1
 800427e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4618      	mov	r0, r3
 8004288:	f005 fb45 	bl	8009916 <USB_DevDisconnect>

  return HAL_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	3710      	adds	r7, #16
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}

08004296 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004296:	b580      	push	{r7, lr}
 8004298:	b084      	sub	sp, #16
 800429a:	af00      	add	r7, sp, #0
 800429c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d101      	bne.n	80042b2 <HAL_PCD_Start+0x1c>
 80042ae:	2302      	movs	r3, #2
 80042b0:	e022      	b.n	80042f8 <HAL_PCD_Start+0x62>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2201      	movs	r2, #1
 80042b6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d009      	beq.n	80042da <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d105      	bne.n	80042da <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042d2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4618      	mov	r0, r3
 80042e0:	f004 fa4c 	bl	800877c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f005 faf3 	bl	80098d4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80042f6:	2300      	movs	r3, #0
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3710      	adds	r7, #16
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}

08004300 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004300:	b590      	push	{r4, r7, lr}
 8004302:	b08d      	sub	sp, #52	@ 0x34
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800430e:	6a3b      	ldr	r3, [r7, #32]
 8004310:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4618      	mov	r0, r3
 8004318:	f005 fbb1 	bl	8009a7e <USB_GetMode>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	f040 848c 	bne.w	8004c3c <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4618      	mov	r0, r3
 800432a:	f005 fb15 	bl	8009958 <USB_ReadInterrupts>
 800432e:	4603      	mov	r3, r0
 8004330:	2b00      	cmp	r3, #0
 8004332:	f000 8482 	beq.w	8004c3a <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004336:	69fb      	ldr	r3, [r7, #28]
 8004338:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	0a1b      	lsrs	r3, r3, #8
 8004340:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4618      	mov	r0, r3
 8004350:	f005 fb02 	bl	8009958 <USB_ReadInterrupts>
 8004354:	4603      	mov	r3, r0
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b02      	cmp	r3, #2
 800435c:	d107      	bne.n	800436e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	695a      	ldr	r2, [r3, #20]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f002 0202 	and.w	r2, r2, #2
 800436c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4618      	mov	r0, r3
 8004374:	f005 faf0 	bl	8009958 <USB_ReadInterrupts>
 8004378:	4603      	mov	r3, r0
 800437a:	f003 0310 	and.w	r3, r3, #16
 800437e:	2b10      	cmp	r3, #16
 8004380:	d161      	bne.n	8004446 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	699a      	ldr	r2, [r3, #24]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f022 0210 	bic.w	r2, r2, #16
 8004390:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004392:	6a3b      	ldr	r3, [r7, #32]
 8004394:	6a1b      	ldr	r3, [r3, #32]
 8004396:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	f003 020f 	and.w	r2, r3, #15
 800439e:	4613      	mov	r3, r2
 80043a0:	00db      	lsls	r3, r3, #3
 80043a2:	4413      	add	r3, r2
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	4413      	add	r3, r2
 80043ae:	3304      	adds	r3, #4
 80043b0:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	0c5b      	lsrs	r3, r3, #17
 80043b6:	f003 030f 	and.w	r3, r3, #15
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d124      	bne.n	8004408 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80043be:	69ba      	ldr	r2, [r7, #24]
 80043c0:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80043c4:	4013      	ands	r3, r2
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d035      	beq.n	8004436 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80043ce:	69bb      	ldr	r3, [r7, #24]
 80043d0:	091b      	lsrs	r3, r3, #4
 80043d2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80043d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80043d8:	b29b      	uxth	r3, r3
 80043da:	461a      	mov	r2, r3
 80043dc:	6a38      	ldr	r0, [r7, #32]
 80043de:	f005 f927 	bl	8009630 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	68da      	ldr	r2, [r3, #12]
 80043e6:	69bb      	ldr	r3, [r7, #24]
 80043e8:	091b      	lsrs	r3, r3, #4
 80043ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80043ee:	441a      	add	r2, r3
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	695a      	ldr	r2, [r3, #20]
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	091b      	lsrs	r3, r3, #4
 80043fc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004400:	441a      	add	r2, r3
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	615a      	str	r2, [r3, #20]
 8004406:	e016      	b.n	8004436 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	0c5b      	lsrs	r3, r3, #17
 800440c:	f003 030f 	and.w	r3, r3, #15
 8004410:	2b06      	cmp	r3, #6
 8004412:	d110      	bne.n	8004436 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800441a:	2208      	movs	r2, #8
 800441c:	4619      	mov	r1, r3
 800441e:	6a38      	ldr	r0, [r7, #32]
 8004420:	f005 f906 	bl	8009630 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	695a      	ldr	r2, [r3, #20]
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	091b      	lsrs	r3, r3, #4
 800442c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004430:	441a      	add	r2, r3
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	699a      	ldr	r2, [r3, #24]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f042 0210 	orr.w	r2, r2, #16
 8004444:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4618      	mov	r0, r3
 800444c:	f005 fa84 	bl	8009958 <USB_ReadInterrupts>
 8004450:	4603      	mov	r3, r0
 8004452:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004456:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800445a:	f040 80a7 	bne.w	80045ac <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800445e:	2300      	movs	r3, #0
 8004460:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4618      	mov	r0, r3
 8004468:	f005 fa89 	bl	800997e <USB_ReadDevAllOutEpInterrupt>
 800446c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800446e:	e099      	b.n	80045a4 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004472:	f003 0301 	and.w	r3, r3, #1
 8004476:	2b00      	cmp	r3, #0
 8004478:	f000 808e 	beq.w	8004598 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004482:	b2d2      	uxtb	r2, r2
 8004484:	4611      	mov	r1, r2
 8004486:	4618      	mov	r0, r3
 8004488:	f005 faad 	bl	80099e6 <USB_ReadDevOutEPInterrupt>
 800448c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	f003 0301 	and.w	r3, r3, #1
 8004494:	2b00      	cmp	r3, #0
 8004496:	d00c      	beq.n	80044b2 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800449a:	015a      	lsls	r2, r3, #5
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	4413      	add	r3, r2
 80044a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044a4:	461a      	mov	r2, r3
 80044a6:	2301      	movs	r3, #1
 80044a8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80044aa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f000 fea3 	bl	80051f8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	f003 0308 	and.w	r3, r3, #8
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d00c      	beq.n	80044d6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80044bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044be:	015a      	lsls	r2, r3, #5
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	4413      	add	r3, r2
 80044c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044c8:	461a      	mov	r2, r3
 80044ca:	2308      	movs	r3, #8
 80044cc:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80044ce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f000 ff79 	bl	80053c8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	f003 0310 	and.w	r3, r3, #16
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d008      	beq.n	80044f2 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80044e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e2:	015a      	lsls	r2, r3, #5
 80044e4:	69fb      	ldr	r3, [r7, #28]
 80044e6:	4413      	add	r3, r2
 80044e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044ec:	461a      	mov	r2, r3
 80044ee:	2310      	movs	r3, #16
 80044f0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	f003 0302 	and.w	r3, r3, #2
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d030      	beq.n	800455e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80044fc:	6a3b      	ldr	r3, [r7, #32]
 80044fe:	695b      	ldr	r3, [r3, #20]
 8004500:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004504:	2b80      	cmp	r3, #128	@ 0x80
 8004506:	d109      	bne.n	800451c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	69fa      	ldr	r2, [r7, #28]
 8004512:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004516:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800451a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800451c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800451e:	4613      	mov	r3, r2
 8004520:	00db      	lsls	r3, r3, #3
 8004522:	4413      	add	r3, r2
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	4413      	add	r3, r2
 800452e:	3304      	adds	r3, #4
 8004530:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	78db      	ldrb	r3, [r3, #3]
 8004536:	2b01      	cmp	r3, #1
 8004538:	d108      	bne.n	800454c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	2200      	movs	r2, #0
 800453e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004542:	b2db      	uxtb	r3, r3
 8004544:	4619      	mov	r1, r3
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f007 fdf4 	bl	800c134 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800454c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800454e:	015a      	lsls	r2, r3, #5
 8004550:	69fb      	ldr	r3, [r7, #28]
 8004552:	4413      	add	r3, r2
 8004554:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004558:	461a      	mov	r2, r3
 800455a:	2302      	movs	r3, #2
 800455c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	f003 0320 	and.w	r3, r3, #32
 8004564:	2b00      	cmp	r3, #0
 8004566:	d008      	beq.n	800457a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800456a:	015a      	lsls	r2, r3, #5
 800456c:	69fb      	ldr	r3, [r7, #28]
 800456e:	4413      	add	r3, r2
 8004570:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004574:	461a      	mov	r2, r3
 8004576:	2320      	movs	r3, #32
 8004578:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d009      	beq.n	8004598 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004586:	015a      	lsls	r2, r3, #5
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	4413      	add	r3, r2
 800458c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004590:	461a      	mov	r2, r3
 8004592:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004596:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800459a:	3301      	adds	r3, #1
 800459c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800459e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a0:	085b      	lsrs	r3, r3, #1
 80045a2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80045a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	f47f af62 	bne.w	8004470 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4618      	mov	r0, r3
 80045b2:	f005 f9d1 	bl	8009958 <USB_ReadInterrupts>
 80045b6:	4603      	mov	r3, r0
 80045b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045bc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80045c0:	f040 80db 	bne.w	800477a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4618      	mov	r0, r3
 80045ca:	f005 f9f2 	bl	80099b2 <USB_ReadDevAllInEpInterrupt>
 80045ce:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80045d0:	2300      	movs	r3, #0
 80045d2:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80045d4:	e0cd      	b.n	8004772 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80045d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045d8:	f003 0301 	and.w	r3, r3, #1
 80045dc:	2b00      	cmp	r3, #0
 80045de:	f000 80c2 	beq.w	8004766 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045e8:	b2d2      	uxtb	r2, r2
 80045ea:	4611      	mov	r1, r2
 80045ec:	4618      	mov	r0, r3
 80045ee:	f005 fa18 	bl	8009a22 <USB_ReadDevInEPInterrupt>
 80045f2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	f003 0301 	and.w	r3, r3, #1
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d057      	beq.n	80046ae <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80045fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004600:	f003 030f 	and.w	r3, r3, #15
 8004604:	2201      	movs	r2, #1
 8004606:	fa02 f303 	lsl.w	r3, r2, r3
 800460a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800460c:	69fb      	ldr	r3, [r7, #28]
 800460e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004612:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	43db      	mvns	r3, r3
 8004618:	69f9      	ldr	r1, [r7, #28]
 800461a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800461e:	4013      	ands	r3, r2
 8004620:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004624:	015a      	lsls	r2, r3, #5
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	4413      	add	r3, r2
 800462a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800462e:	461a      	mov	r2, r3
 8004630:	2301      	movs	r3, #1
 8004632:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	799b      	ldrb	r3, [r3, #6]
 8004638:	2b01      	cmp	r3, #1
 800463a:	d132      	bne.n	80046a2 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800463c:	6879      	ldr	r1, [r7, #4]
 800463e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004640:	4613      	mov	r3, r2
 8004642:	00db      	lsls	r3, r3, #3
 8004644:	4413      	add	r3, r2
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	440b      	add	r3, r1
 800464a:	3320      	adds	r3, #32
 800464c:	6819      	ldr	r1, [r3, #0]
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004652:	4613      	mov	r3, r2
 8004654:	00db      	lsls	r3, r3, #3
 8004656:	4413      	add	r3, r2
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	4403      	add	r3, r0
 800465c:	331c      	adds	r3, #28
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4419      	add	r1, r3
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004666:	4613      	mov	r3, r2
 8004668:	00db      	lsls	r3, r3, #3
 800466a:	4413      	add	r3, r2
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	4403      	add	r3, r0
 8004670:	3320      	adds	r3, #32
 8004672:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004676:	2b00      	cmp	r3, #0
 8004678:	d113      	bne.n	80046a2 <HAL_PCD_IRQHandler+0x3a2>
 800467a:	6879      	ldr	r1, [r7, #4]
 800467c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800467e:	4613      	mov	r3, r2
 8004680:	00db      	lsls	r3, r3, #3
 8004682:	4413      	add	r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	440b      	add	r3, r1
 8004688:	3324      	adds	r3, #36	@ 0x24
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d108      	bne.n	80046a2 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6818      	ldr	r0, [r3, #0]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800469a:	461a      	mov	r2, r3
 800469c:	2101      	movs	r1, #1
 800469e:	f005 fa1f 	bl	8009ae0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80046a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	4619      	mov	r1, r3
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f007 fcbe 	bl	800c02a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	f003 0308 	and.w	r3, r3, #8
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d008      	beq.n	80046ca <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80046b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ba:	015a      	lsls	r2, r3, #5
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	4413      	add	r3, r2
 80046c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046c4:	461a      	mov	r2, r3
 80046c6:	2308      	movs	r3, #8
 80046c8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	f003 0310 	and.w	r3, r3, #16
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d008      	beq.n	80046e6 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80046d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d6:	015a      	lsls	r2, r3, #5
 80046d8:	69fb      	ldr	r3, [r7, #28]
 80046da:	4413      	add	r3, r2
 80046dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046e0:	461a      	mov	r2, r3
 80046e2:	2310      	movs	r3, #16
 80046e4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d008      	beq.n	8004702 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80046f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f2:	015a      	lsls	r2, r3, #5
 80046f4:	69fb      	ldr	r3, [r7, #28]
 80046f6:	4413      	add	r3, r2
 80046f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046fc:	461a      	mov	r2, r3
 80046fe:	2340      	movs	r3, #64	@ 0x40
 8004700:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	f003 0302 	and.w	r3, r3, #2
 8004708:	2b00      	cmp	r3, #0
 800470a:	d023      	beq.n	8004754 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800470c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800470e:	6a38      	ldr	r0, [r7, #32]
 8004710:	f004 fa06 	bl	8008b20 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004714:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004716:	4613      	mov	r3, r2
 8004718:	00db      	lsls	r3, r3, #3
 800471a:	4413      	add	r3, r2
 800471c:	009b      	lsls	r3, r3, #2
 800471e:	3310      	adds	r3, #16
 8004720:	687a      	ldr	r2, [r7, #4]
 8004722:	4413      	add	r3, r2
 8004724:	3304      	adds	r3, #4
 8004726:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	78db      	ldrb	r3, [r3, #3]
 800472c:	2b01      	cmp	r3, #1
 800472e:	d108      	bne.n	8004742 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	2200      	movs	r2, #0
 8004734:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004738:	b2db      	uxtb	r3, r3
 800473a:	4619      	mov	r1, r3
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f007 fd0b 	bl	800c158 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004744:	015a      	lsls	r2, r3, #5
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	4413      	add	r3, r2
 800474a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800474e:	461a      	mov	r2, r3
 8004750:	2302      	movs	r3, #2
 8004752:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800475a:	2b00      	cmp	r3, #0
 800475c:	d003      	beq.n	8004766 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800475e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f000 fcbd 	bl	80050e0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004768:	3301      	adds	r3, #1
 800476a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800476c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800476e:	085b      	lsrs	r3, r3, #1
 8004770:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004774:	2b00      	cmp	r3, #0
 8004776:	f47f af2e 	bne.w	80045d6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4618      	mov	r0, r3
 8004780:	f005 f8ea 	bl	8009958 <USB_ReadInterrupts>
 8004784:	4603      	mov	r3, r0
 8004786:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800478a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800478e:	d122      	bne.n	80047d6 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	69fa      	ldr	r2, [r7, #28]
 800479a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800479e:	f023 0301 	bic.w	r3, r3, #1
 80047a2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d108      	bne.n	80047c0 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80047b6:	2100      	movs	r1, #0
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f000 fea3 	bl	8005504 <HAL_PCDEx_LPM_Callback>
 80047be:	e002      	b.n	80047c6 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f007 fca9 	bl	800c118 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	695a      	ldr	r2, [r3, #20]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80047d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4618      	mov	r0, r3
 80047dc:	f005 f8bc 	bl	8009958 <USB_ReadInterrupts>
 80047e0:	4603      	mov	r3, r0
 80047e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047ea:	d112      	bne.n	8004812 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	f003 0301 	and.w	r3, r3, #1
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d102      	bne.n	8004802 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f007 fc65 	bl	800c0cc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	695a      	ldr	r2, [r3, #20]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004810:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4618      	mov	r0, r3
 8004818:	f005 f89e 	bl	8009958 <USB_ReadInterrupts>
 800481c:	4603      	mov	r3, r0
 800481e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004822:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004826:	f040 80b7 	bne.w	8004998 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800482a:	69fb      	ldr	r3, [r7, #28]
 800482c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	69fa      	ldr	r2, [r7, #28]
 8004834:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004838:	f023 0301 	bic.w	r3, r3, #1
 800483c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2110      	movs	r1, #16
 8004844:	4618      	mov	r0, r3
 8004846:	f004 f96b 	bl	8008b20 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800484a:	2300      	movs	r3, #0
 800484c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800484e:	e046      	b.n	80048de <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004852:	015a      	lsls	r2, r3, #5
 8004854:	69fb      	ldr	r3, [r7, #28]
 8004856:	4413      	add	r3, r2
 8004858:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800485c:	461a      	mov	r2, r3
 800485e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004862:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004866:	015a      	lsls	r2, r3, #5
 8004868:	69fb      	ldr	r3, [r7, #28]
 800486a:	4413      	add	r3, r2
 800486c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004874:	0151      	lsls	r1, r2, #5
 8004876:	69fa      	ldr	r2, [r7, #28]
 8004878:	440a      	add	r2, r1
 800487a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800487e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004882:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004886:	015a      	lsls	r2, r3, #5
 8004888:	69fb      	ldr	r3, [r7, #28]
 800488a:	4413      	add	r3, r2
 800488c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004890:	461a      	mov	r2, r3
 8004892:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004896:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800489a:	015a      	lsls	r2, r3, #5
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	4413      	add	r3, r2
 80048a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048a8:	0151      	lsls	r1, r2, #5
 80048aa:	69fa      	ldr	r2, [r7, #28]
 80048ac:	440a      	add	r2, r1
 80048ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80048b2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80048b6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80048b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048ba:	015a      	lsls	r2, r3, #5
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	4413      	add	r3, r2
 80048c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048c8:	0151      	lsls	r1, r2, #5
 80048ca:	69fa      	ldr	r2, [r7, #28]
 80048cc:	440a      	add	r2, r1
 80048ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80048d2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80048d6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048da:	3301      	adds	r3, #1
 80048dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	791b      	ldrb	r3, [r3, #4]
 80048e2:	461a      	mov	r2, r3
 80048e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d3b2      	bcc.n	8004850 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80048ea:	69fb      	ldr	r3, [r7, #28]
 80048ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048f0:	69db      	ldr	r3, [r3, #28]
 80048f2:	69fa      	ldr	r2, [r7, #28]
 80048f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80048f8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80048fc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	7bdb      	ldrb	r3, [r3, #15]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d016      	beq.n	8004934 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800490c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004910:	69fa      	ldr	r2, [r7, #28]
 8004912:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004916:	f043 030b 	orr.w	r3, r3, #11
 800491a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800491e:	69fb      	ldr	r3, [r7, #28]
 8004920:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004926:	69fa      	ldr	r2, [r7, #28]
 8004928:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800492c:	f043 030b 	orr.w	r3, r3, #11
 8004930:	6453      	str	r3, [r2, #68]	@ 0x44
 8004932:	e015      	b.n	8004960 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004934:	69fb      	ldr	r3, [r7, #28]
 8004936:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800493a:	695b      	ldr	r3, [r3, #20]
 800493c:	69fa      	ldr	r2, [r7, #28]
 800493e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004942:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004946:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800494a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004952:	691b      	ldr	r3, [r3, #16]
 8004954:	69fa      	ldr	r2, [r7, #28]
 8004956:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800495a:	f043 030b 	orr.w	r3, r3, #11
 800495e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004960:	69fb      	ldr	r3, [r7, #28]
 8004962:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	69fa      	ldr	r2, [r7, #28]
 800496a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800496e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004972:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6818      	ldr	r0, [r3, #0]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004982:	461a      	mov	r2, r3
 8004984:	f005 f8ac 	bl	8009ae0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	695a      	ldr	r2, [r3, #20]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004996:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4618      	mov	r0, r3
 800499e:	f004 ffdb 	bl	8009958 <USB_ReadInterrupts>
 80049a2:	4603      	mov	r3, r0
 80049a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049ac:	d123      	bne.n	80049f6 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4618      	mov	r0, r3
 80049b4:	f005 f871 	bl	8009a9a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4618      	mov	r0, r3
 80049be:	f004 f928 	bl	8008c12 <USB_GetDevSpeed>
 80049c2:	4603      	mov	r3, r0
 80049c4:	461a      	mov	r2, r3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681c      	ldr	r4, [r3, #0]
 80049ce:	f001 fa09 	bl	8005de4 <HAL_RCC_GetHCLKFreq>
 80049d2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80049d8:	461a      	mov	r2, r3
 80049da:	4620      	mov	r0, r4
 80049dc:	f003 fe2c 	bl	8008638 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80049e0:	6878      	ldr	r0, [r7, #4]
 80049e2:	f007 fb4a 	bl	800c07a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	695a      	ldr	r2, [r3, #20]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80049f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4618      	mov	r0, r3
 80049fc:	f004 ffac 	bl	8009958 <USB_ReadInterrupts>
 8004a00:	4603      	mov	r3, r0
 8004a02:	f003 0308 	and.w	r3, r3, #8
 8004a06:	2b08      	cmp	r3, #8
 8004a08:	d10a      	bne.n	8004a20 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f007 fb27 	bl	800c05e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	695a      	ldr	r2, [r3, #20]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f002 0208 	and.w	r2, r2, #8
 8004a1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4618      	mov	r0, r3
 8004a26:	f004 ff97 	bl	8009958 <USB_ReadInterrupts>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a30:	2b80      	cmp	r3, #128	@ 0x80
 8004a32:	d123      	bne.n	8004a7c <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004a34:	6a3b      	ldr	r3, [r7, #32]
 8004a36:	699b      	ldr	r3, [r3, #24]
 8004a38:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a3c:	6a3b      	ldr	r3, [r7, #32]
 8004a3e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a40:	2301      	movs	r3, #1
 8004a42:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a44:	e014      	b.n	8004a70 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004a46:	6879      	ldr	r1, [r7, #4]
 8004a48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a4a:	4613      	mov	r3, r2
 8004a4c:	00db      	lsls	r3, r3, #3
 8004a4e:	4413      	add	r3, r2
 8004a50:	009b      	lsls	r3, r3, #2
 8004a52:	440b      	add	r3, r1
 8004a54:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004a58:	781b      	ldrb	r3, [r3, #0]
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d105      	bne.n	8004a6a <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	4619      	mov	r1, r3
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	f000 fb0a 	bl	800507e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a6c:	3301      	adds	r3, #1
 8004a6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	791b      	ldrb	r3, [r3, #4]
 8004a74:	461a      	mov	r2, r3
 8004a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d3e4      	bcc.n	8004a46 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4618      	mov	r0, r3
 8004a82:	f004 ff69 	bl	8009958 <USB_ReadInterrupts>
 8004a86:	4603      	mov	r3, r0
 8004a88:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a8c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a90:	d13c      	bne.n	8004b0c <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a92:	2301      	movs	r3, #1
 8004a94:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a96:	e02b      	b.n	8004af0 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a9a:	015a      	lsls	r2, r3, #5
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	4413      	add	r3, r2
 8004aa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004aa8:	6879      	ldr	r1, [r7, #4]
 8004aaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aac:	4613      	mov	r3, r2
 8004aae:	00db      	lsls	r3, r3, #3
 8004ab0:	4413      	add	r3, r2
 8004ab2:	009b      	lsls	r3, r3, #2
 8004ab4:	440b      	add	r3, r1
 8004ab6:	3318      	adds	r3, #24
 8004ab8:	781b      	ldrb	r3, [r3, #0]
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d115      	bne.n	8004aea <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004abe:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	da12      	bge.n	8004aea <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004ac4:	6879      	ldr	r1, [r7, #4]
 8004ac6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ac8:	4613      	mov	r3, r2
 8004aca:	00db      	lsls	r3, r3, #3
 8004acc:	4413      	add	r3, r2
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	440b      	add	r3, r1
 8004ad2:	3317      	adds	r3, #23
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	4619      	mov	r1, r3
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f000 faca 	bl	800507e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aec:	3301      	adds	r3, #1
 8004aee:	627b      	str	r3, [r7, #36]	@ 0x24
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	791b      	ldrb	r3, [r3, #4]
 8004af4:	461a      	mov	r2, r3
 8004af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d3cd      	bcc.n	8004a98 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	695a      	ldr	r2, [r3, #20]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004b0a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4618      	mov	r0, r3
 8004b12:	f004 ff21 	bl	8009958 <USB_ReadInterrupts>
 8004b16:	4603      	mov	r3, r0
 8004b18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b1c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b20:	d156      	bne.n	8004bd0 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004b22:	2301      	movs	r3, #1
 8004b24:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b26:	e045      	b.n	8004bb4 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b2a:	015a      	lsls	r2, r3, #5
 8004b2c:	69fb      	ldr	r3, [r7, #28]
 8004b2e:	4413      	add	r3, r2
 8004b30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004b38:	6879      	ldr	r1, [r7, #4]
 8004b3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b3c:	4613      	mov	r3, r2
 8004b3e:	00db      	lsls	r3, r3, #3
 8004b40:	4413      	add	r3, r2
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	440b      	add	r3, r1
 8004b46:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004b4a:	781b      	ldrb	r3, [r3, #0]
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d12e      	bne.n	8004bae <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004b50:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	da2b      	bge.n	8004bae <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004b56:	69bb      	ldr	r3, [r7, #24]
 8004b58:	0c1a      	lsrs	r2, r3, #16
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004b60:	4053      	eors	r3, r2
 8004b62:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d121      	bne.n	8004bae <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004b6a:	6879      	ldr	r1, [r7, #4]
 8004b6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b6e:	4613      	mov	r3, r2
 8004b70:	00db      	lsls	r3, r3, #3
 8004b72:	4413      	add	r3, r2
 8004b74:	009b      	lsls	r3, r3, #2
 8004b76:	440b      	add	r3, r1
 8004b78:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004b80:	6a3b      	ldr	r3, [r7, #32]
 8004b82:	699b      	ldr	r3, [r3, #24]
 8004b84:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004b88:	6a3b      	ldr	r3, [r7, #32]
 8004b8a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004b8c:	6a3b      	ldr	r3, [r7, #32]
 8004b8e:	695b      	ldr	r3, [r3, #20]
 8004b90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d10a      	bne.n	8004bae <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004b98:	69fb      	ldr	r3, [r7, #28]
 8004b9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	69fa      	ldr	r2, [r7, #28]
 8004ba2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ba6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004baa:	6053      	str	r3, [r2, #4]
            break;
 8004bac:	e008      	b.n	8004bc0 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb0:	3301      	adds	r3, #1
 8004bb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	791b      	ldrb	r3, [r3, #4]
 8004bb8:	461a      	mov	r2, r3
 8004bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d3b3      	bcc.n	8004b28 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	695a      	ldr	r2, [r3, #20]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004bce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f004 febf 	bl	8009958 <USB_ReadInterrupts>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004be0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004be4:	d10a      	bne.n	8004bfc <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f007 fac8 	bl	800c17c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	695a      	ldr	r2, [r3, #20]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004bfa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4618      	mov	r0, r3
 8004c02:	f004 fea9 	bl	8009958 <USB_ReadInterrupts>
 8004c06:	4603      	mov	r3, r0
 8004c08:	f003 0304 	and.w	r3, r3, #4
 8004c0c:	2b04      	cmp	r3, #4
 8004c0e:	d115      	bne.n	8004c3c <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004c18:	69bb      	ldr	r3, [r7, #24]
 8004c1a:	f003 0304 	and.w	r3, r3, #4
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d002      	beq.n	8004c28 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f007 fab8 	bl	800c198 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	6859      	ldr	r1, [r3, #4]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	69ba      	ldr	r2, [r7, #24]
 8004c34:	430a      	orrs	r2, r1
 8004c36:	605a      	str	r2, [r3, #4]
 8004c38:	e000      	b.n	8004c3c <HAL_PCD_IRQHandler+0x93c>
      return;
 8004c3a:	bf00      	nop
    }
  }
}
 8004c3c:	3734      	adds	r7, #52	@ 0x34
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd90      	pop	{r4, r7, pc}

08004c42 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004c42:	b580      	push	{r7, lr}
 8004c44:	b082      	sub	sp, #8
 8004c46:	af00      	add	r7, sp, #0
 8004c48:	6078      	str	r0, [r7, #4]
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	d101      	bne.n	8004c5c <HAL_PCD_SetAddress+0x1a>
 8004c58:	2302      	movs	r3, #2
 8004c5a:	e012      	b.n	8004c82 <HAL_PCD_SetAddress+0x40>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2201      	movs	r2, #1
 8004c60:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	78fa      	ldrb	r2, [r7, #3]
 8004c68:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	78fa      	ldrb	r2, [r7, #3]
 8004c70:	4611      	mov	r1, r2
 8004c72:	4618      	mov	r0, r3
 8004c74:	f004 fe08 	bl	8009888 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3708      	adds	r7, #8
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}

08004c8a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004c8a:	b580      	push	{r7, lr}
 8004c8c:	b084      	sub	sp, #16
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
 8004c92:	4608      	mov	r0, r1
 8004c94:	4611      	mov	r1, r2
 8004c96:	461a      	mov	r2, r3
 8004c98:	4603      	mov	r3, r0
 8004c9a:	70fb      	strb	r3, [r7, #3]
 8004c9c:	460b      	mov	r3, r1
 8004c9e:	803b      	strh	r3, [r7, #0]
 8004ca0:	4613      	mov	r3, r2
 8004ca2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004ca8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	da0f      	bge.n	8004cd0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cb0:	78fb      	ldrb	r3, [r7, #3]
 8004cb2:	f003 020f 	and.w	r2, r3, #15
 8004cb6:	4613      	mov	r3, r2
 8004cb8:	00db      	lsls	r3, r3, #3
 8004cba:	4413      	add	r3, r2
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	3310      	adds	r3, #16
 8004cc0:	687a      	ldr	r2, [r7, #4]
 8004cc2:	4413      	add	r3, r2
 8004cc4:	3304      	adds	r3, #4
 8004cc6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	705a      	strb	r2, [r3, #1]
 8004cce:	e00f      	b.n	8004cf0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004cd0:	78fb      	ldrb	r3, [r7, #3]
 8004cd2:	f003 020f 	and.w	r2, r3, #15
 8004cd6:	4613      	mov	r3, r2
 8004cd8:	00db      	lsls	r3, r3, #3
 8004cda:	4413      	add	r3, r2
 8004cdc:	009b      	lsls	r3, r3, #2
 8004cde:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004ce2:	687a      	ldr	r2, [r7, #4]
 8004ce4:	4413      	add	r3, r2
 8004ce6:	3304      	adds	r3, #4
 8004ce8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2200      	movs	r2, #0
 8004cee:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004cf0:	78fb      	ldrb	r3, [r7, #3]
 8004cf2:	f003 030f 	and.w	r3, r3, #15
 8004cf6:	b2da      	uxtb	r2, r3
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004cfc:	883b      	ldrh	r3, [r7, #0]
 8004cfe:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	78ba      	ldrb	r2, [r7, #2]
 8004d0a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	785b      	ldrb	r3, [r3, #1]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d004      	beq.n	8004d1e <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	781b      	ldrb	r3, [r3, #0]
 8004d18:	461a      	mov	r2, r3
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004d1e:	78bb      	ldrb	r3, [r7, #2]
 8004d20:	2b02      	cmp	r3, #2
 8004d22:	d102      	bne.n	8004d2a <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	2200      	movs	r2, #0
 8004d28:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d101      	bne.n	8004d38 <HAL_PCD_EP_Open+0xae>
 8004d34:	2302      	movs	r3, #2
 8004d36:	e00e      	b.n	8004d56 <HAL_PCD_EP_Open+0xcc>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	68f9      	ldr	r1, [r7, #12]
 8004d46:	4618      	mov	r0, r3
 8004d48:	f003 ff88 	bl	8008c5c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004d54:	7afb      	ldrb	r3, [r7, #11]
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3710      	adds	r7, #16
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}

08004d5e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d5e:	b580      	push	{r7, lr}
 8004d60:	b084      	sub	sp, #16
 8004d62:	af00      	add	r7, sp, #0
 8004d64:	6078      	str	r0, [r7, #4]
 8004d66:	460b      	mov	r3, r1
 8004d68:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004d6a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	da0f      	bge.n	8004d92 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d72:	78fb      	ldrb	r3, [r7, #3]
 8004d74:	f003 020f 	and.w	r2, r3, #15
 8004d78:	4613      	mov	r3, r2
 8004d7a:	00db      	lsls	r3, r3, #3
 8004d7c:	4413      	add	r3, r2
 8004d7e:	009b      	lsls	r3, r3, #2
 8004d80:	3310      	adds	r3, #16
 8004d82:	687a      	ldr	r2, [r7, #4]
 8004d84:	4413      	add	r3, r2
 8004d86:	3304      	adds	r3, #4
 8004d88:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	705a      	strb	r2, [r3, #1]
 8004d90:	e00f      	b.n	8004db2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d92:	78fb      	ldrb	r3, [r7, #3]
 8004d94:	f003 020f 	and.w	r2, r3, #15
 8004d98:	4613      	mov	r3, r2
 8004d9a:	00db      	lsls	r3, r3, #3
 8004d9c:	4413      	add	r3, r2
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	4413      	add	r3, r2
 8004da8:	3304      	adds	r3, #4
 8004daa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004db2:	78fb      	ldrb	r3, [r7, #3]
 8004db4:	f003 030f 	and.w	r3, r3, #15
 8004db8:	b2da      	uxtb	r2, r3
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d101      	bne.n	8004dcc <HAL_PCD_EP_Close+0x6e>
 8004dc8:	2302      	movs	r3, #2
 8004dca:	e00e      	b.n	8004dea <HAL_PCD_EP_Close+0x8c>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	68f9      	ldr	r1, [r7, #12]
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f003 ffc6 	bl	8008d6c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004de8:	2300      	movs	r3, #0
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3710      	adds	r7, #16
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}

08004df2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004df2:	b580      	push	{r7, lr}
 8004df4:	b086      	sub	sp, #24
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	60f8      	str	r0, [r7, #12]
 8004dfa:	607a      	str	r2, [r7, #4]
 8004dfc:	603b      	str	r3, [r7, #0]
 8004dfe:	460b      	mov	r3, r1
 8004e00:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e02:	7afb      	ldrb	r3, [r7, #11]
 8004e04:	f003 020f 	and.w	r2, r3, #15
 8004e08:	4613      	mov	r3, r2
 8004e0a:	00db      	lsls	r3, r3, #3
 8004e0c:	4413      	add	r3, r2
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e14:	68fa      	ldr	r2, [r7, #12]
 8004e16:	4413      	add	r3, r2
 8004e18:	3304      	adds	r3, #4
 8004e1a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	687a      	ldr	r2, [r7, #4]
 8004e20:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	683a      	ldr	r2, [r7, #0]
 8004e26:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	2200      	movs	r2, #0
 8004e32:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e34:	7afb      	ldrb	r3, [r7, #11]
 8004e36:	f003 030f 	and.w	r3, r3, #15
 8004e3a:	b2da      	uxtb	r2, r3
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	799b      	ldrb	r3, [r3, #6]
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d102      	bne.n	8004e4e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6818      	ldr	r0, [r3, #0]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	799b      	ldrb	r3, [r3, #6]
 8004e56:	461a      	mov	r2, r3
 8004e58:	6979      	ldr	r1, [r7, #20]
 8004e5a:	f004 f863 	bl	8008f24 <USB_EPStartXfer>

  return HAL_OK;
 8004e5e:	2300      	movs	r3, #0
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3718      	adds	r7, #24
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b083      	sub	sp, #12
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	460b      	mov	r3, r1
 8004e72:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004e74:	78fb      	ldrb	r3, [r7, #3]
 8004e76:	f003 020f 	and.w	r2, r3, #15
 8004e7a:	6879      	ldr	r1, [r7, #4]
 8004e7c:	4613      	mov	r3, r2
 8004e7e:	00db      	lsls	r3, r3, #3
 8004e80:	4413      	add	r3, r2
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	440b      	add	r3, r1
 8004e86:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004e8a:	681b      	ldr	r3, [r3, #0]
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	370c      	adds	r7, #12
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr

08004e98 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b086      	sub	sp, #24
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	60f8      	str	r0, [r7, #12]
 8004ea0:	607a      	str	r2, [r7, #4]
 8004ea2:	603b      	str	r3, [r7, #0]
 8004ea4:	460b      	mov	r3, r1
 8004ea6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ea8:	7afb      	ldrb	r3, [r7, #11]
 8004eaa:	f003 020f 	and.w	r2, r3, #15
 8004eae:	4613      	mov	r3, r2
 8004eb0:	00db      	lsls	r3, r3, #3
 8004eb2:	4413      	add	r3, r2
 8004eb4:	009b      	lsls	r3, r3, #2
 8004eb6:	3310      	adds	r3, #16
 8004eb8:	68fa      	ldr	r2, [r7, #12]
 8004eba:	4413      	add	r3, r2
 8004ebc:	3304      	adds	r3, #4
 8004ebe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	683a      	ldr	r2, [r7, #0]
 8004eca:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ed8:	7afb      	ldrb	r3, [r7, #11]
 8004eda:	f003 030f 	and.w	r3, r3, #15
 8004ede:	b2da      	uxtb	r2, r3
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	799b      	ldrb	r3, [r3, #6]
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d102      	bne.n	8004ef2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	6818      	ldr	r0, [r3, #0]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	799b      	ldrb	r3, [r3, #6]
 8004efa:	461a      	mov	r2, r3
 8004efc:	6979      	ldr	r1, [r7, #20]
 8004efe:	f004 f811 	bl	8008f24 <USB_EPStartXfer>

  return HAL_OK;
 8004f02:	2300      	movs	r3, #0
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3718      	adds	r7, #24
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	460b      	mov	r3, r1
 8004f16:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004f18:	78fb      	ldrb	r3, [r7, #3]
 8004f1a:	f003 030f 	and.w	r3, r3, #15
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	7912      	ldrb	r2, [r2, #4]
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d901      	bls.n	8004f2a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	e04f      	b.n	8004fca <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004f2a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	da0f      	bge.n	8004f52 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f32:	78fb      	ldrb	r3, [r7, #3]
 8004f34:	f003 020f 	and.w	r2, r3, #15
 8004f38:	4613      	mov	r3, r2
 8004f3a:	00db      	lsls	r3, r3, #3
 8004f3c:	4413      	add	r3, r2
 8004f3e:	009b      	lsls	r3, r3, #2
 8004f40:	3310      	adds	r3, #16
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	4413      	add	r3, r2
 8004f46:	3304      	adds	r3, #4
 8004f48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	705a      	strb	r2, [r3, #1]
 8004f50:	e00d      	b.n	8004f6e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004f52:	78fa      	ldrb	r2, [r7, #3]
 8004f54:	4613      	mov	r3, r2
 8004f56:	00db      	lsls	r3, r3, #3
 8004f58:	4413      	add	r3, r2
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004f60:	687a      	ldr	r2, [r7, #4]
 8004f62:	4413      	add	r3, r2
 8004f64:	3304      	adds	r3, #4
 8004f66:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2201      	movs	r2, #1
 8004f72:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f74:	78fb      	ldrb	r3, [r7, #3]
 8004f76:	f003 030f 	and.w	r3, r3, #15
 8004f7a:	b2da      	uxtb	r2, r3
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d101      	bne.n	8004f8e <HAL_PCD_EP_SetStall+0x82>
 8004f8a:	2302      	movs	r3, #2
 8004f8c:	e01d      	b.n	8004fca <HAL_PCD_EP_SetStall+0xbe>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2201      	movs	r2, #1
 8004f92:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68f9      	ldr	r1, [r7, #12]
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f004 fb9f 	bl	80096e0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004fa2:	78fb      	ldrb	r3, [r7, #3]
 8004fa4:	f003 030f 	and.w	r3, r3, #15
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d109      	bne.n	8004fc0 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6818      	ldr	r0, [r3, #0]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	7999      	ldrb	r1, [r3, #6]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004fba:	461a      	mov	r2, r3
 8004fbc:	f004 fd90 	bl	8009ae0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004fc8:	2300      	movs	r3, #0
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3710      	adds	r7, #16
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}

08004fd2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004fd2:	b580      	push	{r7, lr}
 8004fd4:	b084      	sub	sp, #16
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	6078      	str	r0, [r7, #4]
 8004fda:	460b      	mov	r3, r1
 8004fdc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004fde:	78fb      	ldrb	r3, [r7, #3]
 8004fe0:	f003 030f 	and.w	r3, r3, #15
 8004fe4:	687a      	ldr	r2, [r7, #4]
 8004fe6:	7912      	ldrb	r2, [r2, #4]
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d901      	bls.n	8004ff0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e042      	b.n	8005076 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004ff0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	da0f      	bge.n	8005018 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ff8:	78fb      	ldrb	r3, [r7, #3]
 8004ffa:	f003 020f 	and.w	r2, r3, #15
 8004ffe:	4613      	mov	r3, r2
 8005000:	00db      	lsls	r3, r3, #3
 8005002:	4413      	add	r3, r2
 8005004:	009b      	lsls	r3, r3, #2
 8005006:	3310      	adds	r3, #16
 8005008:	687a      	ldr	r2, [r7, #4]
 800500a:	4413      	add	r3, r2
 800500c:	3304      	adds	r3, #4
 800500e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2201      	movs	r2, #1
 8005014:	705a      	strb	r2, [r3, #1]
 8005016:	e00f      	b.n	8005038 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005018:	78fb      	ldrb	r3, [r7, #3]
 800501a:	f003 020f 	and.w	r2, r3, #15
 800501e:	4613      	mov	r3, r2
 8005020:	00db      	lsls	r3, r3, #3
 8005022:	4413      	add	r3, r2
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	4413      	add	r3, r2
 800502e:	3304      	adds	r3, #4
 8005030:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2200      	movs	r2, #0
 8005036:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2200      	movs	r2, #0
 800503c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800503e:	78fb      	ldrb	r3, [r7, #3]
 8005040:	f003 030f 	and.w	r3, r3, #15
 8005044:	b2da      	uxtb	r2, r3
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005050:	2b01      	cmp	r3, #1
 8005052:	d101      	bne.n	8005058 <HAL_PCD_EP_ClrStall+0x86>
 8005054:	2302      	movs	r3, #2
 8005056:	e00e      	b.n	8005076 <HAL_PCD_EP_ClrStall+0xa4>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2201      	movs	r2, #1
 800505c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	68f9      	ldr	r1, [r7, #12]
 8005066:	4618      	mov	r0, r3
 8005068:	f004 fba8 	bl	80097bc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	3710      	adds	r7, #16
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}

0800507e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800507e:	b580      	push	{r7, lr}
 8005080:	b084      	sub	sp, #16
 8005082:	af00      	add	r7, sp, #0
 8005084:	6078      	str	r0, [r7, #4]
 8005086:	460b      	mov	r3, r1
 8005088:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800508a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800508e:	2b00      	cmp	r3, #0
 8005090:	da0c      	bge.n	80050ac <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005092:	78fb      	ldrb	r3, [r7, #3]
 8005094:	f003 020f 	and.w	r2, r3, #15
 8005098:	4613      	mov	r3, r2
 800509a:	00db      	lsls	r3, r3, #3
 800509c:	4413      	add	r3, r2
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	3310      	adds	r3, #16
 80050a2:	687a      	ldr	r2, [r7, #4]
 80050a4:	4413      	add	r3, r2
 80050a6:	3304      	adds	r3, #4
 80050a8:	60fb      	str	r3, [r7, #12]
 80050aa:	e00c      	b.n	80050c6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80050ac:	78fb      	ldrb	r3, [r7, #3]
 80050ae:	f003 020f 	and.w	r2, r3, #15
 80050b2:	4613      	mov	r3, r2
 80050b4:	00db      	lsls	r3, r3, #3
 80050b6:	4413      	add	r3, r2
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050be:	687a      	ldr	r2, [r7, #4]
 80050c0:	4413      	add	r3, r2
 80050c2:	3304      	adds	r3, #4
 80050c4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	68f9      	ldr	r1, [r7, #12]
 80050cc:	4618      	mov	r0, r3
 80050ce:	f004 f9c7 	bl	8009460 <USB_EPStopXfer>
 80050d2:	4603      	mov	r3, r0
 80050d4:	72fb      	strb	r3, [r7, #11]

  return ret;
 80050d6:	7afb      	ldrb	r3, [r7, #11]
}
 80050d8:	4618      	mov	r0, r3
 80050da:	3710      	adds	r7, #16
 80050dc:	46bd      	mov	sp, r7
 80050de:	bd80      	pop	{r7, pc}

080050e0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b08a      	sub	sp, #40	@ 0x28
 80050e4:	af02      	add	r7, sp, #8
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80050f4:	683a      	ldr	r2, [r7, #0]
 80050f6:	4613      	mov	r3, r2
 80050f8:	00db      	lsls	r3, r3, #3
 80050fa:	4413      	add	r3, r2
 80050fc:	009b      	lsls	r3, r3, #2
 80050fe:	3310      	adds	r3, #16
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	4413      	add	r3, r2
 8005104:	3304      	adds	r3, #4
 8005106:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	695a      	ldr	r2, [r3, #20]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	691b      	ldr	r3, [r3, #16]
 8005110:	429a      	cmp	r2, r3
 8005112:	d901      	bls.n	8005118 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	e06b      	b.n	80051f0 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	691a      	ldr	r2, [r3, #16]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	695b      	ldr	r3, [r3, #20]
 8005120:	1ad3      	subs	r3, r2, r3
 8005122:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	69fa      	ldr	r2, [r7, #28]
 800512a:	429a      	cmp	r2, r3
 800512c:	d902      	bls.n	8005134 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	689b      	ldr	r3, [r3, #8]
 8005132:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005134:	69fb      	ldr	r3, [r7, #28]
 8005136:	3303      	adds	r3, #3
 8005138:	089b      	lsrs	r3, r3, #2
 800513a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800513c:	e02a      	b.n	8005194 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	691a      	ldr	r2, [r3, #16]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	695b      	ldr	r3, [r3, #20]
 8005146:	1ad3      	subs	r3, r2, r3
 8005148:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	69fa      	ldr	r2, [r7, #28]
 8005150:	429a      	cmp	r2, r3
 8005152:	d902      	bls.n	800515a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	3303      	adds	r3, #3
 800515e:	089b      	lsrs	r3, r3, #2
 8005160:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	68d9      	ldr	r1, [r3, #12]
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	b2da      	uxtb	r2, r3
 800516a:	69fb      	ldr	r3, [r7, #28]
 800516c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005172:	9300      	str	r3, [sp, #0]
 8005174:	4603      	mov	r3, r0
 8005176:	6978      	ldr	r0, [r7, #20]
 8005178:	f004 fa1c 	bl	80095b4 <USB_WritePacket>

    ep->xfer_buff  += len;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	68da      	ldr	r2, [r3, #12]
 8005180:	69fb      	ldr	r3, [r7, #28]
 8005182:	441a      	add	r2, r3
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	695a      	ldr	r2, [r3, #20]
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	441a      	add	r2, r3
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	015a      	lsls	r2, r3, #5
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	4413      	add	r3, r2
 800519c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051a0:	699b      	ldr	r3, [r3, #24]
 80051a2:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80051a4:	69ba      	ldr	r2, [r7, #24]
 80051a6:	429a      	cmp	r2, r3
 80051a8:	d809      	bhi.n	80051be <PCD_WriteEmptyTxFifo+0xde>
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	695a      	ldr	r2, [r3, #20]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80051b2:	429a      	cmp	r2, r3
 80051b4:	d203      	bcs.n	80051be <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	691b      	ldr	r3, [r3, #16]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d1bf      	bne.n	800513e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	691a      	ldr	r2, [r3, #16]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	695b      	ldr	r3, [r3, #20]
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d811      	bhi.n	80051ee <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	f003 030f 	and.w	r3, r3, #15
 80051d0:	2201      	movs	r2, #1
 80051d2:	fa02 f303 	lsl.w	r3, r2, r3
 80051d6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80051d8:	693b      	ldr	r3, [r7, #16]
 80051da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	43db      	mvns	r3, r3
 80051e4:	6939      	ldr	r1, [r7, #16]
 80051e6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80051ea:	4013      	ands	r3, r2
 80051ec:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80051ee:	2300      	movs	r3, #0
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	3720      	adds	r7, #32
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b088      	sub	sp, #32
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005208:	69fb      	ldr	r3, [r7, #28]
 800520a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800520c:	69fb      	ldr	r3, [r7, #28]
 800520e:	333c      	adds	r3, #60	@ 0x3c
 8005210:	3304      	adds	r3, #4
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	015a      	lsls	r2, r3, #5
 800521a:	69bb      	ldr	r3, [r7, #24]
 800521c:	4413      	add	r3, r2
 800521e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	799b      	ldrb	r3, [r3, #6]
 800522a:	2b01      	cmp	r3, #1
 800522c:	d17b      	bne.n	8005326 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	f003 0308 	and.w	r3, r3, #8
 8005234:	2b00      	cmp	r3, #0
 8005236:	d015      	beq.n	8005264 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	4a61      	ldr	r2, [pc, #388]	@ (80053c0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800523c:	4293      	cmp	r3, r2
 800523e:	f240 80b9 	bls.w	80053b4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005248:	2b00      	cmp	r3, #0
 800524a:	f000 80b3 	beq.w	80053b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	015a      	lsls	r2, r3, #5
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	4413      	add	r3, r2
 8005256:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800525a:	461a      	mov	r2, r3
 800525c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005260:	6093      	str	r3, [r2, #8]
 8005262:	e0a7      	b.n	80053b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	f003 0320 	and.w	r3, r3, #32
 800526a:	2b00      	cmp	r3, #0
 800526c:	d009      	beq.n	8005282 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	015a      	lsls	r2, r3, #5
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	4413      	add	r3, r2
 8005276:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800527a:	461a      	mov	r2, r3
 800527c:	2320      	movs	r3, #32
 800527e:	6093      	str	r3, [r2, #8]
 8005280:	e098      	b.n	80053b4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005288:	2b00      	cmp	r3, #0
 800528a:	f040 8093 	bne.w	80053b4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	4a4b      	ldr	r2, [pc, #300]	@ (80053c0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d90f      	bls.n	80052b6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800529c:	2b00      	cmp	r3, #0
 800529e:	d00a      	beq.n	80052b6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	015a      	lsls	r2, r3, #5
 80052a4:	69bb      	ldr	r3, [r7, #24]
 80052a6:	4413      	add	r3, r2
 80052a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052ac:	461a      	mov	r2, r3
 80052ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052b2:	6093      	str	r3, [r2, #8]
 80052b4:	e07e      	b.n	80053b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80052b6:	683a      	ldr	r2, [r7, #0]
 80052b8:	4613      	mov	r3, r2
 80052ba:	00db      	lsls	r3, r3, #3
 80052bc:	4413      	add	r3, r2
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	4413      	add	r3, r2
 80052c8:	3304      	adds	r3, #4
 80052ca:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	6a1a      	ldr	r2, [r3, #32]
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	0159      	lsls	r1, r3, #5
 80052d4:	69bb      	ldr	r3, [r7, #24]
 80052d6:	440b      	add	r3, r1
 80052d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052dc:	691b      	ldr	r3, [r3, #16]
 80052de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052e2:	1ad2      	subs	r2, r2, r3
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d114      	bne.n	8005318 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	691b      	ldr	r3, [r3, #16]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d109      	bne.n	800530a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6818      	ldr	r0, [r3, #0]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005300:	461a      	mov	r2, r3
 8005302:	2101      	movs	r1, #1
 8005304:	f004 fbec 	bl	8009ae0 <USB_EP0_OutStart>
 8005308:	e006      	b.n	8005318 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	68da      	ldr	r2, [r3, #12]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	695b      	ldr	r3, [r3, #20]
 8005312:	441a      	add	r2, r3
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	b2db      	uxtb	r3, r3
 800531c:	4619      	mov	r1, r3
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f006 fe68 	bl	800bff4 <HAL_PCD_DataOutStageCallback>
 8005324:	e046      	b.n	80053b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	4a26      	ldr	r2, [pc, #152]	@ (80053c4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d124      	bne.n	8005378 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005334:	2b00      	cmp	r3, #0
 8005336:	d00a      	beq.n	800534e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	015a      	lsls	r2, r3, #5
 800533c:	69bb      	ldr	r3, [r7, #24]
 800533e:	4413      	add	r3, r2
 8005340:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005344:	461a      	mov	r2, r3
 8005346:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800534a:	6093      	str	r3, [r2, #8]
 800534c:	e032      	b.n	80053b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	f003 0320 	and.w	r3, r3, #32
 8005354:	2b00      	cmp	r3, #0
 8005356:	d008      	beq.n	800536a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	015a      	lsls	r2, r3, #5
 800535c:	69bb      	ldr	r3, [r7, #24]
 800535e:	4413      	add	r3, r2
 8005360:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005364:	461a      	mov	r2, r3
 8005366:	2320      	movs	r3, #32
 8005368:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	b2db      	uxtb	r3, r3
 800536e:	4619      	mov	r1, r3
 8005370:	6878      	ldr	r0, [r7, #4]
 8005372:	f006 fe3f 	bl	800bff4 <HAL_PCD_DataOutStageCallback>
 8005376:	e01d      	b.n	80053b4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d114      	bne.n	80053a8 <PCD_EP_OutXfrComplete_int+0x1b0>
 800537e:	6879      	ldr	r1, [r7, #4]
 8005380:	683a      	ldr	r2, [r7, #0]
 8005382:	4613      	mov	r3, r2
 8005384:	00db      	lsls	r3, r3, #3
 8005386:	4413      	add	r3, r2
 8005388:	009b      	lsls	r3, r3, #2
 800538a:	440b      	add	r3, r1
 800538c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d108      	bne.n	80053a8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6818      	ldr	r0, [r3, #0]
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80053a0:	461a      	mov	r2, r3
 80053a2:	2100      	movs	r1, #0
 80053a4:	f004 fb9c 	bl	8009ae0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	4619      	mov	r1, r3
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f006 fe20 	bl	800bff4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80053b4:	2300      	movs	r3, #0
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3720      	adds	r7, #32
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
 80053be:	bf00      	nop
 80053c0:	4f54300a 	.word	0x4f54300a
 80053c4:	4f54310a 	.word	0x4f54310a

080053c8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b086      	sub	sp, #24
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	333c      	adds	r3, #60	@ 0x3c
 80053e0:	3304      	adds	r3, #4
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	015a      	lsls	r2, r3, #5
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	4413      	add	r3, r2
 80053ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	4a15      	ldr	r2, [pc, #84]	@ (8005450 <PCD_EP_OutSetupPacket_int+0x88>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d90e      	bls.n	800541c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005404:	2b00      	cmp	r3, #0
 8005406:	d009      	beq.n	800541c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	015a      	lsls	r2, r3, #5
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	4413      	add	r3, r2
 8005410:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005414:	461a      	mov	r2, r3
 8005416:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800541a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f006 fdd7 	bl	800bfd0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	4a0a      	ldr	r2, [pc, #40]	@ (8005450 <PCD_EP_OutSetupPacket_int+0x88>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d90c      	bls.n	8005444 <PCD_EP_OutSetupPacket_int+0x7c>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	799b      	ldrb	r3, [r3, #6]
 800542e:	2b01      	cmp	r3, #1
 8005430:	d108      	bne.n	8005444 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6818      	ldr	r0, [r3, #0]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800543c:	461a      	mov	r2, r3
 800543e:	2101      	movs	r1, #1
 8005440:	f004 fb4e 	bl	8009ae0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005444:	2300      	movs	r3, #0
}
 8005446:	4618      	mov	r0, r3
 8005448:	3718      	adds	r7, #24
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}
 800544e:	bf00      	nop
 8005450:	4f54300a 	.word	0x4f54300a

08005454 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005454:	b480      	push	{r7}
 8005456:	b085      	sub	sp, #20
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	460b      	mov	r3, r1
 800545e:	70fb      	strb	r3, [r7, #3]
 8005460:	4613      	mov	r3, r2
 8005462:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800546a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800546c:	78fb      	ldrb	r3, [r7, #3]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d107      	bne.n	8005482 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005472:	883b      	ldrh	r3, [r7, #0]
 8005474:	0419      	lsls	r1, r3, #16
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	68ba      	ldr	r2, [r7, #8]
 800547c:	430a      	orrs	r2, r1
 800547e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005480:	e028      	b.n	80054d4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005488:	0c1b      	lsrs	r3, r3, #16
 800548a:	68ba      	ldr	r2, [r7, #8]
 800548c:	4413      	add	r3, r2
 800548e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005490:	2300      	movs	r3, #0
 8005492:	73fb      	strb	r3, [r7, #15]
 8005494:	e00d      	b.n	80054b2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	7bfb      	ldrb	r3, [r7, #15]
 800549c:	3340      	adds	r3, #64	@ 0x40
 800549e:	009b      	lsls	r3, r3, #2
 80054a0:	4413      	add	r3, r2
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	0c1b      	lsrs	r3, r3, #16
 80054a6:	68ba      	ldr	r2, [r7, #8]
 80054a8:	4413      	add	r3, r2
 80054aa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80054ac:	7bfb      	ldrb	r3, [r7, #15]
 80054ae:	3301      	adds	r3, #1
 80054b0:	73fb      	strb	r3, [r7, #15]
 80054b2:	7bfa      	ldrb	r2, [r7, #15]
 80054b4:	78fb      	ldrb	r3, [r7, #3]
 80054b6:	3b01      	subs	r3, #1
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d3ec      	bcc.n	8005496 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80054bc:	883b      	ldrh	r3, [r7, #0]
 80054be:	0418      	lsls	r0, r3, #16
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6819      	ldr	r1, [r3, #0]
 80054c4:	78fb      	ldrb	r3, [r7, #3]
 80054c6:	3b01      	subs	r3, #1
 80054c8:	68ba      	ldr	r2, [r7, #8]
 80054ca:	4302      	orrs	r2, r0
 80054cc:	3340      	adds	r3, #64	@ 0x40
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	440b      	add	r3, r1
 80054d2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80054d4:	2300      	movs	r3, #0
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3714      	adds	r7, #20
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr

080054e2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80054e2:	b480      	push	{r7}
 80054e4:	b083      	sub	sp, #12
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	6078      	str	r0, [r7, #4]
 80054ea:	460b      	mov	r3, r1
 80054ec:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	887a      	ldrh	r2, [r7, #2]
 80054f4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80054f6:	2300      	movs	r3, #0
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	370c      	adds	r7, #12
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	460b      	mov	r3, r1
 800550e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005510:	bf00      	nop
 8005512:	370c      	adds	r7, #12
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr

0800551c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b086      	sub	sp, #24
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d101      	bne.n	800552e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e267      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 0301 	and.w	r3, r3, #1
 8005536:	2b00      	cmp	r3, #0
 8005538:	d075      	beq.n	8005626 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800553a:	4b88      	ldr	r3, [pc, #544]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	f003 030c 	and.w	r3, r3, #12
 8005542:	2b04      	cmp	r3, #4
 8005544:	d00c      	beq.n	8005560 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005546:	4b85      	ldr	r3, [pc, #532]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800554e:	2b08      	cmp	r3, #8
 8005550:	d112      	bne.n	8005578 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005552:	4b82      	ldr	r3, [pc, #520]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800555a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800555e:	d10b      	bne.n	8005578 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005560:	4b7e      	ldr	r3, [pc, #504]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005568:	2b00      	cmp	r3, #0
 800556a:	d05b      	beq.n	8005624 <HAL_RCC_OscConfig+0x108>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d157      	bne.n	8005624 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	e242      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005580:	d106      	bne.n	8005590 <HAL_RCC_OscConfig+0x74>
 8005582:	4b76      	ldr	r3, [pc, #472]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a75      	ldr	r2, [pc, #468]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 8005588:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800558c:	6013      	str	r3, [r2, #0]
 800558e:	e01d      	b.n	80055cc <HAL_RCC_OscConfig+0xb0>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005598:	d10c      	bne.n	80055b4 <HAL_RCC_OscConfig+0x98>
 800559a:	4b70      	ldr	r3, [pc, #448]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a6f      	ldr	r2, [pc, #444]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 80055a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80055a4:	6013      	str	r3, [r2, #0]
 80055a6:	4b6d      	ldr	r3, [pc, #436]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a6c      	ldr	r2, [pc, #432]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 80055ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055b0:	6013      	str	r3, [r2, #0]
 80055b2:	e00b      	b.n	80055cc <HAL_RCC_OscConfig+0xb0>
 80055b4:	4b69      	ldr	r3, [pc, #420]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a68      	ldr	r2, [pc, #416]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 80055ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055be:	6013      	str	r3, [r2, #0]
 80055c0:	4b66      	ldr	r3, [pc, #408]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a65      	ldr	r2, [pc, #404]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 80055c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d013      	beq.n	80055fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055d4:	f7fd fe26 	bl	8003224 <HAL_GetTick>
 80055d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055da:	e008      	b.n	80055ee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055dc:	f7fd fe22 	bl	8003224 <HAL_GetTick>
 80055e0:	4602      	mov	r2, r0
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	1ad3      	subs	r3, r2, r3
 80055e6:	2b64      	cmp	r3, #100	@ 0x64
 80055e8:	d901      	bls.n	80055ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80055ea:	2303      	movs	r3, #3
 80055ec:	e207      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055ee:	4b5b      	ldr	r3, [pc, #364]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d0f0      	beq.n	80055dc <HAL_RCC_OscConfig+0xc0>
 80055fa:	e014      	b.n	8005626 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055fc:	f7fd fe12 	bl	8003224 <HAL_GetTick>
 8005600:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005602:	e008      	b.n	8005616 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005604:	f7fd fe0e 	bl	8003224 <HAL_GetTick>
 8005608:	4602      	mov	r2, r0
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	2b64      	cmp	r3, #100	@ 0x64
 8005610:	d901      	bls.n	8005616 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005612:	2303      	movs	r3, #3
 8005614:	e1f3      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005616:	4b51      	ldr	r3, [pc, #324]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800561e:	2b00      	cmp	r3, #0
 8005620:	d1f0      	bne.n	8005604 <HAL_RCC_OscConfig+0xe8>
 8005622:	e000      	b.n	8005626 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005624:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f003 0302 	and.w	r3, r3, #2
 800562e:	2b00      	cmp	r3, #0
 8005630:	d063      	beq.n	80056fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005632:	4b4a      	ldr	r3, [pc, #296]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	f003 030c 	and.w	r3, r3, #12
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00b      	beq.n	8005656 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800563e:	4b47      	ldr	r3, [pc, #284]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005646:	2b08      	cmp	r3, #8
 8005648:	d11c      	bne.n	8005684 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800564a:	4b44      	ldr	r3, [pc, #272]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005652:	2b00      	cmp	r3, #0
 8005654:	d116      	bne.n	8005684 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005656:	4b41      	ldr	r3, [pc, #260]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f003 0302 	and.w	r3, r3, #2
 800565e:	2b00      	cmp	r3, #0
 8005660:	d005      	beq.n	800566e <HAL_RCC_OscConfig+0x152>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	68db      	ldr	r3, [r3, #12]
 8005666:	2b01      	cmp	r3, #1
 8005668:	d001      	beq.n	800566e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	e1c7      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800566e:	4b3b      	ldr	r3, [pc, #236]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	691b      	ldr	r3, [r3, #16]
 800567a:	00db      	lsls	r3, r3, #3
 800567c:	4937      	ldr	r1, [pc, #220]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 800567e:	4313      	orrs	r3, r2
 8005680:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005682:	e03a      	b.n	80056fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	68db      	ldr	r3, [r3, #12]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d020      	beq.n	80056ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800568c:	4b34      	ldr	r3, [pc, #208]	@ (8005760 <HAL_RCC_OscConfig+0x244>)
 800568e:	2201      	movs	r2, #1
 8005690:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005692:	f7fd fdc7 	bl	8003224 <HAL_GetTick>
 8005696:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005698:	e008      	b.n	80056ac <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800569a:	f7fd fdc3 	bl	8003224 <HAL_GetTick>
 800569e:	4602      	mov	r2, r0
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	1ad3      	subs	r3, r2, r3
 80056a4:	2b02      	cmp	r3, #2
 80056a6:	d901      	bls.n	80056ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80056a8:	2303      	movs	r3, #3
 80056aa:	e1a8      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056ac:	4b2b      	ldr	r3, [pc, #172]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 0302 	and.w	r3, r3, #2
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d0f0      	beq.n	800569a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056b8:	4b28      	ldr	r3, [pc, #160]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	691b      	ldr	r3, [r3, #16]
 80056c4:	00db      	lsls	r3, r3, #3
 80056c6:	4925      	ldr	r1, [pc, #148]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 80056c8:	4313      	orrs	r3, r2
 80056ca:	600b      	str	r3, [r1, #0]
 80056cc:	e015      	b.n	80056fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056ce:	4b24      	ldr	r3, [pc, #144]	@ (8005760 <HAL_RCC_OscConfig+0x244>)
 80056d0:	2200      	movs	r2, #0
 80056d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056d4:	f7fd fda6 	bl	8003224 <HAL_GetTick>
 80056d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056da:	e008      	b.n	80056ee <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056dc:	f7fd fda2 	bl	8003224 <HAL_GetTick>
 80056e0:	4602      	mov	r2, r0
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	1ad3      	subs	r3, r2, r3
 80056e6:	2b02      	cmp	r3, #2
 80056e8:	d901      	bls.n	80056ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	e187      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056ee:	4b1b      	ldr	r3, [pc, #108]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 0302 	and.w	r3, r3, #2
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d1f0      	bne.n	80056dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f003 0308 	and.w	r3, r3, #8
 8005702:	2b00      	cmp	r3, #0
 8005704:	d036      	beq.n	8005774 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	695b      	ldr	r3, [r3, #20]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d016      	beq.n	800573c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800570e:	4b15      	ldr	r3, [pc, #84]	@ (8005764 <HAL_RCC_OscConfig+0x248>)
 8005710:	2201      	movs	r2, #1
 8005712:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005714:	f7fd fd86 	bl	8003224 <HAL_GetTick>
 8005718:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800571a:	e008      	b.n	800572e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800571c:	f7fd fd82 	bl	8003224 <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	2b02      	cmp	r3, #2
 8005728:	d901      	bls.n	800572e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800572a:	2303      	movs	r3, #3
 800572c:	e167      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800572e:	4b0b      	ldr	r3, [pc, #44]	@ (800575c <HAL_RCC_OscConfig+0x240>)
 8005730:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005732:	f003 0302 	and.w	r3, r3, #2
 8005736:	2b00      	cmp	r3, #0
 8005738:	d0f0      	beq.n	800571c <HAL_RCC_OscConfig+0x200>
 800573a:	e01b      	b.n	8005774 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800573c:	4b09      	ldr	r3, [pc, #36]	@ (8005764 <HAL_RCC_OscConfig+0x248>)
 800573e:	2200      	movs	r2, #0
 8005740:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005742:	f7fd fd6f 	bl	8003224 <HAL_GetTick>
 8005746:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005748:	e00e      	b.n	8005768 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800574a:	f7fd fd6b 	bl	8003224 <HAL_GetTick>
 800574e:	4602      	mov	r2, r0
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	1ad3      	subs	r3, r2, r3
 8005754:	2b02      	cmp	r3, #2
 8005756:	d907      	bls.n	8005768 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005758:	2303      	movs	r3, #3
 800575a:	e150      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
 800575c:	40023800 	.word	0x40023800
 8005760:	42470000 	.word	0x42470000
 8005764:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005768:	4b88      	ldr	r3, [pc, #544]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 800576a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800576c:	f003 0302 	and.w	r3, r3, #2
 8005770:	2b00      	cmp	r3, #0
 8005772:	d1ea      	bne.n	800574a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f003 0304 	and.w	r3, r3, #4
 800577c:	2b00      	cmp	r3, #0
 800577e:	f000 8097 	beq.w	80058b0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005782:	2300      	movs	r3, #0
 8005784:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005786:	4b81      	ldr	r3, [pc, #516]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 8005788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800578a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800578e:	2b00      	cmp	r3, #0
 8005790:	d10f      	bne.n	80057b2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005792:	2300      	movs	r3, #0
 8005794:	60bb      	str	r3, [r7, #8]
 8005796:	4b7d      	ldr	r3, [pc, #500]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 8005798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800579a:	4a7c      	ldr	r2, [pc, #496]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 800579c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80057a2:	4b7a      	ldr	r3, [pc, #488]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 80057a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057aa:	60bb      	str	r3, [r7, #8]
 80057ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057ae:	2301      	movs	r3, #1
 80057b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057b2:	4b77      	ldr	r3, [pc, #476]	@ (8005990 <HAL_RCC_OscConfig+0x474>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d118      	bne.n	80057f0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057be:	4b74      	ldr	r3, [pc, #464]	@ (8005990 <HAL_RCC_OscConfig+0x474>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a73      	ldr	r2, [pc, #460]	@ (8005990 <HAL_RCC_OscConfig+0x474>)
 80057c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057ca:	f7fd fd2b 	bl	8003224 <HAL_GetTick>
 80057ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057d0:	e008      	b.n	80057e4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057d2:	f7fd fd27 	bl	8003224 <HAL_GetTick>
 80057d6:	4602      	mov	r2, r0
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	1ad3      	subs	r3, r2, r3
 80057dc:	2b02      	cmp	r3, #2
 80057de:	d901      	bls.n	80057e4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80057e0:	2303      	movs	r3, #3
 80057e2:	e10c      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057e4:	4b6a      	ldr	r3, [pc, #424]	@ (8005990 <HAL_RCC_OscConfig+0x474>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d0f0      	beq.n	80057d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d106      	bne.n	8005806 <HAL_RCC_OscConfig+0x2ea>
 80057f8:	4b64      	ldr	r3, [pc, #400]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 80057fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057fc:	4a63      	ldr	r2, [pc, #396]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 80057fe:	f043 0301 	orr.w	r3, r3, #1
 8005802:	6713      	str	r3, [r2, #112]	@ 0x70
 8005804:	e01c      	b.n	8005840 <HAL_RCC_OscConfig+0x324>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	2b05      	cmp	r3, #5
 800580c:	d10c      	bne.n	8005828 <HAL_RCC_OscConfig+0x30c>
 800580e:	4b5f      	ldr	r3, [pc, #380]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 8005810:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005812:	4a5e      	ldr	r2, [pc, #376]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 8005814:	f043 0304 	orr.w	r3, r3, #4
 8005818:	6713      	str	r3, [r2, #112]	@ 0x70
 800581a:	4b5c      	ldr	r3, [pc, #368]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 800581c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800581e:	4a5b      	ldr	r2, [pc, #364]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 8005820:	f043 0301 	orr.w	r3, r3, #1
 8005824:	6713      	str	r3, [r2, #112]	@ 0x70
 8005826:	e00b      	b.n	8005840 <HAL_RCC_OscConfig+0x324>
 8005828:	4b58      	ldr	r3, [pc, #352]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 800582a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800582c:	4a57      	ldr	r2, [pc, #348]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 800582e:	f023 0301 	bic.w	r3, r3, #1
 8005832:	6713      	str	r3, [r2, #112]	@ 0x70
 8005834:	4b55      	ldr	r3, [pc, #340]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 8005836:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005838:	4a54      	ldr	r2, [pc, #336]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 800583a:	f023 0304 	bic.w	r3, r3, #4
 800583e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	689b      	ldr	r3, [r3, #8]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d015      	beq.n	8005874 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005848:	f7fd fcec 	bl	8003224 <HAL_GetTick>
 800584c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800584e:	e00a      	b.n	8005866 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005850:	f7fd fce8 	bl	8003224 <HAL_GetTick>
 8005854:	4602      	mov	r2, r0
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	1ad3      	subs	r3, r2, r3
 800585a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800585e:	4293      	cmp	r3, r2
 8005860:	d901      	bls.n	8005866 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005862:	2303      	movs	r3, #3
 8005864:	e0cb      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005866:	4b49      	ldr	r3, [pc, #292]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 8005868:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800586a:	f003 0302 	and.w	r3, r3, #2
 800586e:	2b00      	cmp	r3, #0
 8005870:	d0ee      	beq.n	8005850 <HAL_RCC_OscConfig+0x334>
 8005872:	e014      	b.n	800589e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005874:	f7fd fcd6 	bl	8003224 <HAL_GetTick>
 8005878:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800587a:	e00a      	b.n	8005892 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800587c:	f7fd fcd2 	bl	8003224 <HAL_GetTick>
 8005880:	4602      	mov	r2, r0
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	1ad3      	subs	r3, r2, r3
 8005886:	f241 3288 	movw	r2, #5000	@ 0x1388
 800588a:	4293      	cmp	r3, r2
 800588c:	d901      	bls.n	8005892 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800588e:	2303      	movs	r3, #3
 8005890:	e0b5      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005892:	4b3e      	ldr	r3, [pc, #248]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 8005894:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005896:	f003 0302 	and.w	r3, r3, #2
 800589a:	2b00      	cmp	r3, #0
 800589c:	d1ee      	bne.n	800587c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800589e:	7dfb      	ldrb	r3, [r7, #23]
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d105      	bne.n	80058b0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058a4:	4b39      	ldr	r3, [pc, #228]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 80058a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058a8:	4a38      	ldr	r2, [pc, #224]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 80058aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058ae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	699b      	ldr	r3, [r3, #24]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	f000 80a1 	beq.w	80059fc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80058ba:	4b34      	ldr	r3, [pc, #208]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	f003 030c 	and.w	r3, r3, #12
 80058c2:	2b08      	cmp	r3, #8
 80058c4:	d05c      	beq.n	8005980 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	699b      	ldr	r3, [r3, #24]
 80058ca:	2b02      	cmp	r3, #2
 80058cc:	d141      	bne.n	8005952 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058ce:	4b31      	ldr	r3, [pc, #196]	@ (8005994 <HAL_RCC_OscConfig+0x478>)
 80058d0:	2200      	movs	r2, #0
 80058d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058d4:	f7fd fca6 	bl	8003224 <HAL_GetTick>
 80058d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058da:	e008      	b.n	80058ee <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058dc:	f7fd fca2 	bl	8003224 <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	2b02      	cmp	r3, #2
 80058e8:	d901      	bls.n	80058ee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80058ea:	2303      	movs	r3, #3
 80058ec:	e087      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058ee:	4b27      	ldr	r3, [pc, #156]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d1f0      	bne.n	80058dc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	69da      	ldr	r2, [r3, #28]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6a1b      	ldr	r3, [r3, #32]
 8005902:	431a      	orrs	r2, r3
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005908:	019b      	lsls	r3, r3, #6
 800590a:	431a      	orrs	r2, r3
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005910:	085b      	lsrs	r3, r3, #1
 8005912:	3b01      	subs	r3, #1
 8005914:	041b      	lsls	r3, r3, #16
 8005916:	431a      	orrs	r2, r3
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800591c:	061b      	lsls	r3, r3, #24
 800591e:	491b      	ldr	r1, [pc, #108]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 8005920:	4313      	orrs	r3, r2
 8005922:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005924:	4b1b      	ldr	r3, [pc, #108]	@ (8005994 <HAL_RCC_OscConfig+0x478>)
 8005926:	2201      	movs	r2, #1
 8005928:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800592a:	f7fd fc7b 	bl	8003224 <HAL_GetTick>
 800592e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005930:	e008      	b.n	8005944 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005932:	f7fd fc77 	bl	8003224 <HAL_GetTick>
 8005936:	4602      	mov	r2, r0
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	1ad3      	subs	r3, r2, r3
 800593c:	2b02      	cmp	r3, #2
 800593e:	d901      	bls.n	8005944 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005940:	2303      	movs	r3, #3
 8005942:	e05c      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005944:	4b11      	ldr	r3, [pc, #68]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800594c:	2b00      	cmp	r3, #0
 800594e:	d0f0      	beq.n	8005932 <HAL_RCC_OscConfig+0x416>
 8005950:	e054      	b.n	80059fc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005952:	4b10      	ldr	r3, [pc, #64]	@ (8005994 <HAL_RCC_OscConfig+0x478>)
 8005954:	2200      	movs	r2, #0
 8005956:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005958:	f7fd fc64 	bl	8003224 <HAL_GetTick>
 800595c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800595e:	e008      	b.n	8005972 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005960:	f7fd fc60 	bl	8003224 <HAL_GetTick>
 8005964:	4602      	mov	r2, r0
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	1ad3      	subs	r3, r2, r3
 800596a:	2b02      	cmp	r3, #2
 800596c:	d901      	bls.n	8005972 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e045      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005972:	4b06      	ldr	r3, [pc, #24]	@ (800598c <HAL_RCC_OscConfig+0x470>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800597a:	2b00      	cmp	r3, #0
 800597c:	d1f0      	bne.n	8005960 <HAL_RCC_OscConfig+0x444>
 800597e:	e03d      	b.n	80059fc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	699b      	ldr	r3, [r3, #24]
 8005984:	2b01      	cmp	r3, #1
 8005986:	d107      	bne.n	8005998 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005988:	2301      	movs	r3, #1
 800598a:	e038      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
 800598c:	40023800 	.word	0x40023800
 8005990:	40007000 	.word	0x40007000
 8005994:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005998:	4b1b      	ldr	r3, [pc, #108]	@ (8005a08 <HAL_RCC_OscConfig+0x4ec>)
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	699b      	ldr	r3, [r3, #24]
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d028      	beq.n	80059f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80059b0:	429a      	cmp	r2, r3
 80059b2:	d121      	bne.n	80059f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059be:	429a      	cmp	r2, r3
 80059c0:	d11a      	bne.n	80059f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80059c2:	68fa      	ldr	r2, [r7, #12]
 80059c4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80059c8:	4013      	ands	r3, r2
 80059ca:	687a      	ldr	r2, [r7, #4]
 80059cc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80059ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d111      	bne.n	80059f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059de:	085b      	lsrs	r3, r3, #1
 80059e0:	3b01      	subs	r3, #1
 80059e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80059e4:	429a      	cmp	r2, r3
 80059e6:	d107      	bne.n	80059f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d001      	beq.n	80059fc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	e000      	b.n	80059fe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80059fc:	2300      	movs	r3, #0
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3718      	adds	r7, #24
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
 8005a06:	bf00      	nop
 8005a08:	40023800 	.word	0x40023800

08005a0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b084      	sub	sp, #16
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
 8005a14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d101      	bne.n	8005a20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	e0cc      	b.n	8005bba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a20:	4b68      	ldr	r3, [pc, #416]	@ (8005bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f003 0307 	and.w	r3, r3, #7
 8005a28:	683a      	ldr	r2, [r7, #0]
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d90c      	bls.n	8005a48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a2e:	4b65      	ldr	r3, [pc, #404]	@ (8005bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005a30:	683a      	ldr	r2, [r7, #0]
 8005a32:	b2d2      	uxtb	r2, r2
 8005a34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a36:	4b63      	ldr	r3, [pc, #396]	@ (8005bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f003 0307 	and.w	r3, r3, #7
 8005a3e:	683a      	ldr	r2, [r7, #0]
 8005a40:	429a      	cmp	r2, r3
 8005a42:	d001      	beq.n	8005a48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	e0b8      	b.n	8005bba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 0302 	and.w	r3, r3, #2
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d020      	beq.n	8005a96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 0304 	and.w	r3, r3, #4
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d005      	beq.n	8005a6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a60:	4b59      	ldr	r3, [pc, #356]	@ (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	4a58      	ldr	r2, [pc, #352]	@ (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a66:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005a6a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 0308 	and.w	r3, r3, #8
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d005      	beq.n	8005a84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a78:	4b53      	ldr	r3, [pc, #332]	@ (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	4a52      	ldr	r2, [pc, #328]	@ (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a7e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005a82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a84:	4b50      	ldr	r3, [pc, #320]	@ (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	494d      	ldr	r1, [pc, #308]	@ (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a92:	4313      	orrs	r3, r2
 8005a94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 0301 	and.w	r3, r3, #1
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d044      	beq.n	8005b2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d107      	bne.n	8005aba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005aaa:	4b47      	ldr	r3, [pc, #284]	@ (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d119      	bne.n	8005aea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e07f      	b.n	8005bba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	2b02      	cmp	r3, #2
 8005ac0:	d003      	beq.n	8005aca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ac6:	2b03      	cmp	r3, #3
 8005ac8:	d107      	bne.n	8005ada <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005aca:	4b3f      	ldr	r3, [pc, #252]	@ (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d109      	bne.n	8005aea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e06f      	b.n	8005bba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ada:	4b3b      	ldr	r3, [pc, #236]	@ (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 0302 	and.w	r3, r3, #2
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d101      	bne.n	8005aea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e067      	b.n	8005bba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005aea:	4b37      	ldr	r3, [pc, #220]	@ (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	f023 0203 	bic.w	r2, r3, #3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	4934      	ldr	r1, [pc, #208]	@ (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005af8:	4313      	orrs	r3, r2
 8005afa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005afc:	f7fd fb92 	bl	8003224 <HAL_GetTick>
 8005b00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b02:	e00a      	b.n	8005b1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b04:	f7fd fb8e 	bl	8003224 <HAL_GetTick>
 8005b08:	4602      	mov	r2, r0
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	1ad3      	subs	r3, r2, r3
 8005b0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d901      	bls.n	8005b1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b16:	2303      	movs	r3, #3
 8005b18:	e04f      	b.n	8005bba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b1a:	4b2b      	ldr	r3, [pc, #172]	@ (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	f003 020c 	and.w	r2, r3, #12
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	009b      	lsls	r3, r3, #2
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d1eb      	bne.n	8005b04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b2c:	4b25      	ldr	r3, [pc, #148]	@ (8005bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 0307 	and.w	r3, r3, #7
 8005b34:	683a      	ldr	r2, [r7, #0]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d20c      	bcs.n	8005b54 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b3a:	4b22      	ldr	r3, [pc, #136]	@ (8005bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005b3c:	683a      	ldr	r2, [r7, #0]
 8005b3e:	b2d2      	uxtb	r2, r2
 8005b40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b42:	4b20      	ldr	r3, [pc, #128]	@ (8005bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f003 0307 	and.w	r3, r3, #7
 8005b4a:	683a      	ldr	r2, [r7, #0]
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d001      	beq.n	8005b54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	e032      	b.n	8005bba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f003 0304 	and.w	r3, r3, #4
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d008      	beq.n	8005b72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b60:	4b19      	ldr	r3, [pc, #100]	@ (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	4916      	ldr	r1, [pc, #88]	@ (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f003 0308 	and.w	r3, r3, #8
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d009      	beq.n	8005b92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b7e:	4b12      	ldr	r3, [pc, #72]	@ (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	00db      	lsls	r3, r3, #3
 8005b8c:	490e      	ldr	r1, [pc, #56]	@ (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005b92:	f000 f821 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8005b96:	4602      	mov	r2, r0
 8005b98:	4b0b      	ldr	r3, [pc, #44]	@ (8005bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	091b      	lsrs	r3, r3, #4
 8005b9e:	f003 030f 	and.w	r3, r3, #15
 8005ba2:	490a      	ldr	r1, [pc, #40]	@ (8005bcc <HAL_RCC_ClockConfig+0x1c0>)
 8005ba4:	5ccb      	ldrb	r3, [r1, r3]
 8005ba6:	fa22 f303 	lsr.w	r3, r2, r3
 8005baa:	4a09      	ldr	r2, [pc, #36]	@ (8005bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8005bac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005bae:	4b09      	ldr	r3, [pc, #36]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f7fd faf2 	bl	800319c <HAL_InitTick>

  return HAL_OK;
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3710      	adds	r7, #16
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}
 8005bc2:	bf00      	nop
 8005bc4:	40023c00 	.word	0x40023c00
 8005bc8:	40023800 	.word	0x40023800
 8005bcc:	0800d3ac 	.word	0x0800d3ac
 8005bd0:	20000078 	.word	0x20000078
 8005bd4:	2000007c 	.word	0x2000007c

08005bd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005bd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005bdc:	b094      	sub	sp, #80	@ 0x50
 8005bde:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005be0:	2300      	movs	r3, #0
 8005be2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005be4:	2300      	movs	r3, #0
 8005be6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005be8:	2300      	movs	r3, #0
 8005bea:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005bec:	2300      	movs	r3, #0
 8005bee:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005bf0:	4b79      	ldr	r3, [pc, #484]	@ (8005dd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	f003 030c 	and.w	r3, r3, #12
 8005bf8:	2b08      	cmp	r3, #8
 8005bfa:	d00d      	beq.n	8005c18 <HAL_RCC_GetSysClockFreq+0x40>
 8005bfc:	2b08      	cmp	r3, #8
 8005bfe:	f200 80e1 	bhi.w	8005dc4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d002      	beq.n	8005c0c <HAL_RCC_GetSysClockFreq+0x34>
 8005c06:	2b04      	cmp	r3, #4
 8005c08:	d003      	beq.n	8005c12 <HAL_RCC_GetSysClockFreq+0x3a>
 8005c0a:	e0db      	b.n	8005dc4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005c0c:	4b73      	ldr	r3, [pc, #460]	@ (8005ddc <HAL_RCC_GetSysClockFreq+0x204>)
 8005c0e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005c10:	e0db      	b.n	8005dca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005c12:	4b73      	ldr	r3, [pc, #460]	@ (8005de0 <HAL_RCC_GetSysClockFreq+0x208>)
 8005c14:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005c16:	e0d8      	b.n	8005dca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c18:	4b6f      	ldr	r3, [pc, #444]	@ (8005dd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005c20:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005c22:	4b6d      	ldr	r3, [pc, #436]	@ (8005dd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d063      	beq.n	8005cf6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c2e:	4b6a      	ldr	r3, [pc, #424]	@ (8005dd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	099b      	lsrs	r3, r3, #6
 8005c34:	2200      	movs	r2, #0
 8005c36:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005c38:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005c3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c40:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c42:	2300      	movs	r3, #0
 8005c44:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c46:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005c4a:	4622      	mov	r2, r4
 8005c4c:	462b      	mov	r3, r5
 8005c4e:	f04f 0000 	mov.w	r0, #0
 8005c52:	f04f 0100 	mov.w	r1, #0
 8005c56:	0159      	lsls	r1, r3, #5
 8005c58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005c5c:	0150      	lsls	r0, r2, #5
 8005c5e:	4602      	mov	r2, r0
 8005c60:	460b      	mov	r3, r1
 8005c62:	4621      	mov	r1, r4
 8005c64:	1a51      	subs	r1, r2, r1
 8005c66:	6139      	str	r1, [r7, #16]
 8005c68:	4629      	mov	r1, r5
 8005c6a:	eb63 0301 	sbc.w	r3, r3, r1
 8005c6e:	617b      	str	r3, [r7, #20]
 8005c70:	f04f 0200 	mov.w	r2, #0
 8005c74:	f04f 0300 	mov.w	r3, #0
 8005c78:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005c7c:	4659      	mov	r1, fp
 8005c7e:	018b      	lsls	r3, r1, #6
 8005c80:	4651      	mov	r1, sl
 8005c82:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005c86:	4651      	mov	r1, sl
 8005c88:	018a      	lsls	r2, r1, #6
 8005c8a:	4651      	mov	r1, sl
 8005c8c:	ebb2 0801 	subs.w	r8, r2, r1
 8005c90:	4659      	mov	r1, fp
 8005c92:	eb63 0901 	sbc.w	r9, r3, r1
 8005c96:	f04f 0200 	mov.w	r2, #0
 8005c9a:	f04f 0300 	mov.w	r3, #0
 8005c9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ca2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ca6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005caa:	4690      	mov	r8, r2
 8005cac:	4699      	mov	r9, r3
 8005cae:	4623      	mov	r3, r4
 8005cb0:	eb18 0303 	adds.w	r3, r8, r3
 8005cb4:	60bb      	str	r3, [r7, #8]
 8005cb6:	462b      	mov	r3, r5
 8005cb8:	eb49 0303 	adc.w	r3, r9, r3
 8005cbc:	60fb      	str	r3, [r7, #12]
 8005cbe:	f04f 0200 	mov.w	r2, #0
 8005cc2:	f04f 0300 	mov.w	r3, #0
 8005cc6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005cca:	4629      	mov	r1, r5
 8005ccc:	024b      	lsls	r3, r1, #9
 8005cce:	4621      	mov	r1, r4
 8005cd0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005cd4:	4621      	mov	r1, r4
 8005cd6:	024a      	lsls	r2, r1, #9
 8005cd8:	4610      	mov	r0, r2
 8005cda:	4619      	mov	r1, r3
 8005cdc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cde:	2200      	movs	r2, #0
 8005ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ce2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ce4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005ce8:	f7fa fa6e 	bl	80001c8 <__aeabi_uldivmod>
 8005cec:	4602      	mov	r2, r0
 8005cee:	460b      	mov	r3, r1
 8005cf0:	4613      	mov	r3, r2
 8005cf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cf4:	e058      	b.n	8005da8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005cf6:	4b38      	ldr	r3, [pc, #224]	@ (8005dd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	099b      	lsrs	r3, r3, #6
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	4618      	mov	r0, r3
 8005d00:	4611      	mov	r1, r2
 8005d02:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005d06:	623b      	str	r3, [r7, #32]
 8005d08:	2300      	movs	r3, #0
 8005d0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d0c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005d10:	4642      	mov	r2, r8
 8005d12:	464b      	mov	r3, r9
 8005d14:	f04f 0000 	mov.w	r0, #0
 8005d18:	f04f 0100 	mov.w	r1, #0
 8005d1c:	0159      	lsls	r1, r3, #5
 8005d1e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d22:	0150      	lsls	r0, r2, #5
 8005d24:	4602      	mov	r2, r0
 8005d26:	460b      	mov	r3, r1
 8005d28:	4641      	mov	r1, r8
 8005d2a:	ebb2 0a01 	subs.w	sl, r2, r1
 8005d2e:	4649      	mov	r1, r9
 8005d30:	eb63 0b01 	sbc.w	fp, r3, r1
 8005d34:	f04f 0200 	mov.w	r2, #0
 8005d38:	f04f 0300 	mov.w	r3, #0
 8005d3c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005d40:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005d44:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005d48:	ebb2 040a 	subs.w	r4, r2, sl
 8005d4c:	eb63 050b 	sbc.w	r5, r3, fp
 8005d50:	f04f 0200 	mov.w	r2, #0
 8005d54:	f04f 0300 	mov.w	r3, #0
 8005d58:	00eb      	lsls	r3, r5, #3
 8005d5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d5e:	00e2      	lsls	r2, r4, #3
 8005d60:	4614      	mov	r4, r2
 8005d62:	461d      	mov	r5, r3
 8005d64:	4643      	mov	r3, r8
 8005d66:	18e3      	adds	r3, r4, r3
 8005d68:	603b      	str	r3, [r7, #0]
 8005d6a:	464b      	mov	r3, r9
 8005d6c:	eb45 0303 	adc.w	r3, r5, r3
 8005d70:	607b      	str	r3, [r7, #4]
 8005d72:	f04f 0200 	mov.w	r2, #0
 8005d76:	f04f 0300 	mov.w	r3, #0
 8005d7a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005d7e:	4629      	mov	r1, r5
 8005d80:	028b      	lsls	r3, r1, #10
 8005d82:	4621      	mov	r1, r4
 8005d84:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005d88:	4621      	mov	r1, r4
 8005d8a:	028a      	lsls	r2, r1, #10
 8005d8c:	4610      	mov	r0, r2
 8005d8e:	4619      	mov	r1, r3
 8005d90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d92:	2200      	movs	r2, #0
 8005d94:	61bb      	str	r3, [r7, #24]
 8005d96:	61fa      	str	r2, [r7, #28]
 8005d98:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d9c:	f7fa fa14 	bl	80001c8 <__aeabi_uldivmod>
 8005da0:	4602      	mov	r2, r0
 8005da2:	460b      	mov	r3, r1
 8005da4:	4613      	mov	r3, r2
 8005da6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005da8:	4b0b      	ldr	r3, [pc, #44]	@ (8005dd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	0c1b      	lsrs	r3, r3, #16
 8005dae:	f003 0303 	and.w	r3, r3, #3
 8005db2:	3301      	adds	r3, #1
 8005db4:	005b      	lsls	r3, r3, #1
 8005db6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005db8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005dba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dc0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005dc2:	e002      	b.n	8005dca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005dc4:	4b05      	ldr	r3, [pc, #20]	@ (8005ddc <HAL_RCC_GetSysClockFreq+0x204>)
 8005dc6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005dc8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005dca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3750      	adds	r7, #80	@ 0x50
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005dd6:	bf00      	nop
 8005dd8:	40023800 	.word	0x40023800
 8005ddc:	00f42400 	.word	0x00f42400
 8005de0:	007a1200 	.word	0x007a1200

08005de4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005de4:	b480      	push	{r7}
 8005de6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005de8:	4b03      	ldr	r3, [pc, #12]	@ (8005df8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005dea:	681b      	ldr	r3, [r3, #0]
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr
 8005df6:	bf00      	nop
 8005df8:	20000078 	.word	0x20000078

08005dfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005e00:	f7ff fff0 	bl	8005de4 <HAL_RCC_GetHCLKFreq>
 8005e04:	4602      	mov	r2, r0
 8005e06:	4b05      	ldr	r3, [pc, #20]	@ (8005e1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	0a9b      	lsrs	r3, r3, #10
 8005e0c:	f003 0307 	and.w	r3, r3, #7
 8005e10:	4903      	ldr	r1, [pc, #12]	@ (8005e20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e12:	5ccb      	ldrb	r3, [r1, r3]
 8005e14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	bd80      	pop	{r7, pc}
 8005e1c:	40023800 	.word	0x40023800
 8005e20:	0800d3bc 	.word	0x0800d3bc

08005e24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005e28:	f7ff ffdc 	bl	8005de4 <HAL_RCC_GetHCLKFreq>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	4b05      	ldr	r3, [pc, #20]	@ (8005e44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	0b5b      	lsrs	r3, r3, #13
 8005e34:	f003 0307 	and.w	r3, r3, #7
 8005e38:	4903      	ldr	r1, [pc, #12]	@ (8005e48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e3a:	5ccb      	ldrb	r3, [r1, r3]
 8005e3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	40023800 	.word	0x40023800
 8005e48:	0800d3bc 	.word	0x0800d3bc

08005e4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b082      	sub	sp, #8
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d101      	bne.n	8005e5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e041      	b.n	8005ee2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d106      	bne.n	8005e78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f7fc ff0a 	bl	8002c8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2202      	movs	r2, #2
 8005e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	3304      	adds	r3, #4
 8005e88:	4619      	mov	r1, r3
 8005e8a:	4610      	mov	r0, r2
 8005e8c:	f000 fcae 	bl	80067ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2201      	movs	r2, #1
 8005e94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2201      	movs	r2, #1
 8005edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005ee0:	2300      	movs	r3, #0
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	3708      	adds	r7, #8
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}
	...

08005eec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b085      	sub	sp, #20
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005efa:	b2db      	uxtb	r3, r3
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	d001      	beq.n	8005f04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	e04e      	b.n	8005fa2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2202      	movs	r2, #2
 8005f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	68da      	ldr	r2, [r3, #12]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f042 0201 	orr.w	r2, r2, #1
 8005f1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a23      	ldr	r2, [pc, #140]	@ (8005fb0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d022      	beq.n	8005f6c <HAL_TIM_Base_Start_IT+0x80>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f2e:	d01d      	beq.n	8005f6c <HAL_TIM_Base_Start_IT+0x80>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a1f      	ldr	r2, [pc, #124]	@ (8005fb4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d018      	beq.n	8005f6c <HAL_TIM_Base_Start_IT+0x80>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a1e      	ldr	r2, [pc, #120]	@ (8005fb8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d013      	beq.n	8005f6c <HAL_TIM_Base_Start_IT+0x80>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a1c      	ldr	r2, [pc, #112]	@ (8005fbc <HAL_TIM_Base_Start_IT+0xd0>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d00e      	beq.n	8005f6c <HAL_TIM_Base_Start_IT+0x80>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4a1b      	ldr	r2, [pc, #108]	@ (8005fc0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d009      	beq.n	8005f6c <HAL_TIM_Base_Start_IT+0x80>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a19      	ldr	r2, [pc, #100]	@ (8005fc4 <HAL_TIM_Base_Start_IT+0xd8>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d004      	beq.n	8005f6c <HAL_TIM_Base_Start_IT+0x80>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a18      	ldr	r2, [pc, #96]	@ (8005fc8 <HAL_TIM_Base_Start_IT+0xdc>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d111      	bne.n	8005f90 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	f003 0307 	and.w	r3, r3, #7
 8005f76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2b06      	cmp	r3, #6
 8005f7c:	d010      	beq.n	8005fa0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f042 0201 	orr.w	r2, r2, #1
 8005f8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f8e:	e007      	b.n	8005fa0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f042 0201 	orr.w	r2, r2, #1
 8005f9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fa0:	2300      	movs	r3, #0
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	3714      	adds	r7, #20
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fac:	4770      	bx	lr
 8005fae:	bf00      	nop
 8005fb0:	40010000 	.word	0x40010000
 8005fb4:	40000400 	.word	0x40000400
 8005fb8:	40000800 	.word	0x40000800
 8005fbc:	40000c00 	.word	0x40000c00
 8005fc0:	40010400 	.word	0x40010400
 8005fc4:	40014000 	.word	0x40014000
 8005fc8:	40001800 	.word	0x40001800

08005fcc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b082      	sub	sp, #8
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d101      	bne.n	8005fde <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e041      	b.n	8006062 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d106      	bne.n	8005ff8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2200      	movs	r2, #0
 8005fee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f000 f839 	bl	800606a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2202      	movs	r2, #2
 8005ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	3304      	adds	r3, #4
 8006008:	4619      	mov	r1, r3
 800600a:	4610      	mov	r0, r2
 800600c:	f000 fbee 	bl	80067ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2201      	movs	r2, #1
 8006044:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006060:	2300      	movs	r3, #0
}
 8006062:	4618      	mov	r0, r3
 8006064:	3708      	adds	r7, #8
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}

0800606a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800606a:	b480      	push	{r7}
 800606c:	b083      	sub	sp, #12
 800606e:	af00      	add	r7, sp, #0
 8006070:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006072:	bf00      	nop
 8006074:	370c      	adds	r7, #12
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr
	...

08006080 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b084      	sub	sp, #16
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
 8006088:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d109      	bne.n	80060a4 <HAL_TIM_PWM_Start+0x24>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006096:	b2db      	uxtb	r3, r3
 8006098:	2b01      	cmp	r3, #1
 800609a:	bf14      	ite	ne
 800609c:	2301      	movne	r3, #1
 800609e:	2300      	moveq	r3, #0
 80060a0:	b2db      	uxtb	r3, r3
 80060a2:	e022      	b.n	80060ea <HAL_TIM_PWM_Start+0x6a>
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	2b04      	cmp	r3, #4
 80060a8:	d109      	bne.n	80060be <HAL_TIM_PWM_Start+0x3e>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	bf14      	ite	ne
 80060b6:	2301      	movne	r3, #1
 80060b8:	2300      	moveq	r3, #0
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	e015      	b.n	80060ea <HAL_TIM_PWM_Start+0x6a>
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	2b08      	cmp	r3, #8
 80060c2:	d109      	bne.n	80060d8 <HAL_TIM_PWM_Start+0x58>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	bf14      	ite	ne
 80060d0:	2301      	movne	r3, #1
 80060d2:	2300      	moveq	r3, #0
 80060d4:	b2db      	uxtb	r3, r3
 80060d6:	e008      	b.n	80060ea <HAL_TIM_PWM_Start+0x6a>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	2b01      	cmp	r3, #1
 80060e2:	bf14      	ite	ne
 80060e4:	2301      	movne	r3, #1
 80060e6:	2300      	moveq	r3, #0
 80060e8:	b2db      	uxtb	r3, r3
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d001      	beq.n	80060f2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80060ee:	2301      	movs	r3, #1
 80060f0:	e07c      	b.n	80061ec <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d104      	bne.n	8006102 <HAL_TIM_PWM_Start+0x82>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2202      	movs	r2, #2
 80060fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006100:	e013      	b.n	800612a <HAL_TIM_PWM_Start+0xaa>
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	2b04      	cmp	r3, #4
 8006106:	d104      	bne.n	8006112 <HAL_TIM_PWM_Start+0x92>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2202      	movs	r2, #2
 800610c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006110:	e00b      	b.n	800612a <HAL_TIM_PWM_Start+0xaa>
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	2b08      	cmp	r3, #8
 8006116:	d104      	bne.n	8006122 <HAL_TIM_PWM_Start+0xa2>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2202      	movs	r2, #2
 800611c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006120:	e003      	b.n	800612a <HAL_TIM_PWM_Start+0xaa>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2202      	movs	r2, #2
 8006126:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	2201      	movs	r2, #1
 8006130:	6839      	ldr	r1, [r7, #0]
 8006132:	4618      	mov	r0, r3
 8006134:	f000 fedb 	bl	8006eee <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a2d      	ldr	r2, [pc, #180]	@ (80061f4 <HAL_TIM_PWM_Start+0x174>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d004      	beq.n	800614c <HAL_TIM_PWM_Start+0xcc>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4a2c      	ldr	r2, [pc, #176]	@ (80061f8 <HAL_TIM_PWM_Start+0x178>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d101      	bne.n	8006150 <HAL_TIM_PWM_Start+0xd0>
 800614c:	2301      	movs	r3, #1
 800614e:	e000      	b.n	8006152 <HAL_TIM_PWM_Start+0xd2>
 8006150:	2300      	movs	r3, #0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d007      	beq.n	8006166 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006164:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a22      	ldr	r2, [pc, #136]	@ (80061f4 <HAL_TIM_PWM_Start+0x174>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d022      	beq.n	80061b6 <HAL_TIM_PWM_Start+0x136>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006178:	d01d      	beq.n	80061b6 <HAL_TIM_PWM_Start+0x136>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a1f      	ldr	r2, [pc, #124]	@ (80061fc <HAL_TIM_PWM_Start+0x17c>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d018      	beq.n	80061b6 <HAL_TIM_PWM_Start+0x136>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a1d      	ldr	r2, [pc, #116]	@ (8006200 <HAL_TIM_PWM_Start+0x180>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d013      	beq.n	80061b6 <HAL_TIM_PWM_Start+0x136>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a1c      	ldr	r2, [pc, #112]	@ (8006204 <HAL_TIM_PWM_Start+0x184>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d00e      	beq.n	80061b6 <HAL_TIM_PWM_Start+0x136>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a16      	ldr	r2, [pc, #88]	@ (80061f8 <HAL_TIM_PWM_Start+0x178>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d009      	beq.n	80061b6 <HAL_TIM_PWM_Start+0x136>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a18      	ldr	r2, [pc, #96]	@ (8006208 <HAL_TIM_PWM_Start+0x188>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d004      	beq.n	80061b6 <HAL_TIM_PWM_Start+0x136>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a16      	ldr	r2, [pc, #88]	@ (800620c <HAL_TIM_PWM_Start+0x18c>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d111      	bne.n	80061da <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	f003 0307 	and.w	r3, r3, #7
 80061c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2b06      	cmp	r3, #6
 80061c6:	d010      	beq.n	80061ea <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	681a      	ldr	r2, [r3, #0]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f042 0201 	orr.w	r2, r2, #1
 80061d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061d8:	e007      	b.n	80061ea <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f042 0201 	orr.w	r2, r2, #1
 80061e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80061ea:	2300      	movs	r3, #0
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3710      	adds	r7, #16
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}
 80061f4:	40010000 	.word	0x40010000
 80061f8:	40010400 	.word	0x40010400
 80061fc:	40000400 	.word	0x40000400
 8006200:	40000800 	.word	0x40000800
 8006204:	40000c00 	.word	0x40000c00
 8006208:	40014000 	.word	0x40014000
 800620c:	40001800 	.word	0x40001800

08006210 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b084      	sub	sp, #16
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	68db      	ldr	r3, [r3, #12]
 800621e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	691b      	ldr	r3, [r3, #16]
 8006226:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	f003 0302 	and.w	r3, r3, #2
 800622e:	2b00      	cmp	r3, #0
 8006230:	d020      	beq.n	8006274 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	f003 0302 	and.w	r3, r3, #2
 8006238:	2b00      	cmp	r3, #0
 800623a:	d01b      	beq.n	8006274 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f06f 0202 	mvn.w	r2, #2
 8006244:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2201      	movs	r2, #1
 800624a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	699b      	ldr	r3, [r3, #24]
 8006252:	f003 0303 	and.w	r3, r3, #3
 8006256:	2b00      	cmp	r3, #0
 8006258:	d003      	beq.n	8006262 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f000 faa7 	bl	80067ae <HAL_TIM_IC_CaptureCallback>
 8006260:	e005      	b.n	800626e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f000 fa99 	bl	800679a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006268:	6878      	ldr	r0, [r7, #4]
 800626a:	f000 faaa 	bl	80067c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	f003 0304 	and.w	r3, r3, #4
 800627a:	2b00      	cmp	r3, #0
 800627c:	d020      	beq.n	80062c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	f003 0304 	and.w	r3, r3, #4
 8006284:	2b00      	cmp	r3, #0
 8006286:	d01b      	beq.n	80062c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f06f 0204 	mvn.w	r2, #4
 8006290:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2202      	movs	r2, #2
 8006296:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	699b      	ldr	r3, [r3, #24]
 800629e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d003      	beq.n	80062ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f000 fa81 	bl	80067ae <HAL_TIM_IC_CaptureCallback>
 80062ac:	e005      	b.n	80062ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f000 fa73 	bl	800679a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f000 fa84 	bl	80067c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	f003 0308 	and.w	r3, r3, #8
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d020      	beq.n	800630c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f003 0308 	and.w	r3, r3, #8
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d01b      	beq.n	800630c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f06f 0208 	mvn.w	r2, #8
 80062dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2204      	movs	r2, #4
 80062e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	69db      	ldr	r3, [r3, #28]
 80062ea:	f003 0303 	and.w	r3, r3, #3
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d003      	beq.n	80062fa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062f2:	6878      	ldr	r0, [r7, #4]
 80062f4:	f000 fa5b 	bl	80067ae <HAL_TIM_IC_CaptureCallback>
 80062f8:	e005      	b.n	8006306 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f000 fa4d 	bl	800679a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006300:	6878      	ldr	r0, [r7, #4]
 8006302:	f000 fa5e 	bl	80067c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2200      	movs	r2, #0
 800630a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	f003 0310 	and.w	r3, r3, #16
 8006312:	2b00      	cmp	r3, #0
 8006314:	d020      	beq.n	8006358 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f003 0310 	and.w	r3, r3, #16
 800631c:	2b00      	cmp	r3, #0
 800631e:	d01b      	beq.n	8006358 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f06f 0210 	mvn.w	r2, #16
 8006328:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2208      	movs	r2, #8
 800632e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	69db      	ldr	r3, [r3, #28]
 8006336:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800633a:	2b00      	cmp	r3, #0
 800633c:	d003      	beq.n	8006346 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f000 fa35 	bl	80067ae <HAL_TIM_IC_CaptureCallback>
 8006344:	e005      	b.n	8006352 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f000 fa27 	bl	800679a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f000 fa38 	bl	80067c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2200      	movs	r2, #0
 8006356:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	f003 0301 	and.w	r3, r3, #1
 800635e:	2b00      	cmp	r3, #0
 8006360:	d00c      	beq.n	800637c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	f003 0301 	and.w	r3, r3, #1
 8006368:	2b00      	cmp	r3, #0
 800636a:	d007      	beq.n	800637c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f06f 0201 	mvn.w	r2, #1
 8006374:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f000 fa05 	bl	8006786 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006382:	2b00      	cmp	r3, #0
 8006384:	d00c      	beq.n	80063a0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800638c:	2b00      	cmp	r3, #0
 800638e:	d007      	beq.n	80063a0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006398:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f000 fea4 	bl	80070e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d00c      	beq.n	80063c4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d007      	beq.n	80063c4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80063bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f000 fa09 	bl	80067d6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	f003 0320 	and.w	r3, r3, #32
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d00c      	beq.n	80063e8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	f003 0320 	and.w	r3, r3, #32
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d007      	beq.n	80063e8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f06f 0220 	mvn.w	r2, #32
 80063e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f000 fe76 	bl	80070d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80063e8:	bf00      	nop
 80063ea:	3710      	adds	r7, #16
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}

080063f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b086      	sub	sp, #24
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	60f8      	str	r0, [r7, #12]
 80063f8:	60b9      	str	r1, [r7, #8]
 80063fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063fc:	2300      	movs	r3, #0
 80063fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006406:	2b01      	cmp	r3, #1
 8006408:	d101      	bne.n	800640e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800640a:	2302      	movs	r3, #2
 800640c:	e0ae      	b.n	800656c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2201      	movs	r2, #1
 8006412:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2b0c      	cmp	r3, #12
 800641a:	f200 809f 	bhi.w	800655c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800641e:	a201      	add	r2, pc, #4	@ (adr r2, 8006424 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006424:	08006459 	.word	0x08006459
 8006428:	0800655d 	.word	0x0800655d
 800642c:	0800655d 	.word	0x0800655d
 8006430:	0800655d 	.word	0x0800655d
 8006434:	08006499 	.word	0x08006499
 8006438:	0800655d 	.word	0x0800655d
 800643c:	0800655d 	.word	0x0800655d
 8006440:	0800655d 	.word	0x0800655d
 8006444:	080064db 	.word	0x080064db
 8006448:	0800655d 	.word	0x0800655d
 800644c:	0800655d 	.word	0x0800655d
 8006450:	0800655d 	.word	0x0800655d
 8006454:	0800651b 	.word	0x0800651b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	68b9      	ldr	r1, [r7, #8]
 800645e:	4618      	mov	r0, r3
 8006460:	f000 fa6a 	bl	8006938 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	699a      	ldr	r2, [r3, #24]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f042 0208 	orr.w	r2, r2, #8
 8006472:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	699a      	ldr	r2, [r3, #24]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f022 0204 	bic.w	r2, r2, #4
 8006482:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	6999      	ldr	r1, [r3, #24]
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	691a      	ldr	r2, [r3, #16]
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	430a      	orrs	r2, r1
 8006494:	619a      	str	r2, [r3, #24]
      break;
 8006496:	e064      	b.n	8006562 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	68b9      	ldr	r1, [r7, #8]
 800649e:	4618      	mov	r0, r3
 80064a0:	f000 faba 	bl	8006a18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	699a      	ldr	r2, [r3, #24]
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80064b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	699a      	ldr	r2, [r3, #24]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	6999      	ldr	r1, [r3, #24]
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	691b      	ldr	r3, [r3, #16]
 80064ce:	021a      	lsls	r2, r3, #8
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	430a      	orrs	r2, r1
 80064d6:	619a      	str	r2, [r3, #24]
      break;
 80064d8:	e043      	b.n	8006562 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	68b9      	ldr	r1, [r7, #8]
 80064e0:	4618      	mov	r0, r3
 80064e2:	f000 fb0f 	bl	8006b04 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	69da      	ldr	r2, [r3, #28]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f042 0208 	orr.w	r2, r2, #8
 80064f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	69da      	ldr	r2, [r3, #28]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f022 0204 	bic.w	r2, r2, #4
 8006504:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	69d9      	ldr	r1, [r3, #28]
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	691a      	ldr	r2, [r3, #16]
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	430a      	orrs	r2, r1
 8006516:	61da      	str	r2, [r3, #28]
      break;
 8006518:	e023      	b.n	8006562 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	68b9      	ldr	r1, [r7, #8]
 8006520:	4618      	mov	r0, r3
 8006522:	f000 fb63 	bl	8006bec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	69da      	ldr	r2, [r3, #28]
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006534:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	69da      	ldr	r2, [r3, #28]
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006544:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	69d9      	ldr	r1, [r3, #28]
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	691b      	ldr	r3, [r3, #16]
 8006550:	021a      	lsls	r2, r3, #8
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	430a      	orrs	r2, r1
 8006558:	61da      	str	r2, [r3, #28]
      break;
 800655a:	e002      	b.n	8006562 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800655c:	2301      	movs	r3, #1
 800655e:	75fb      	strb	r3, [r7, #23]
      break;
 8006560:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2200      	movs	r2, #0
 8006566:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800656a:	7dfb      	ldrb	r3, [r7, #23]
}
 800656c:	4618      	mov	r0, r3
 800656e:	3718      	adds	r7, #24
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}

08006574 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b084      	sub	sp, #16
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
 800657c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800657e:	2300      	movs	r3, #0
 8006580:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006588:	2b01      	cmp	r3, #1
 800658a:	d101      	bne.n	8006590 <HAL_TIM_ConfigClockSource+0x1c>
 800658c:	2302      	movs	r3, #2
 800658e:	e0b4      	b.n	80066fa <HAL_TIM_ConfigClockSource+0x186>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2202      	movs	r2, #2
 800659c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80065ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80065b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	68ba      	ldr	r2, [r7, #8]
 80065be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065c8:	d03e      	beq.n	8006648 <HAL_TIM_ConfigClockSource+0xd4>
 80065ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065ce:	f200 8087 	bhi.w	80066e0 <HAL_TIM_ConfigClockSource+0x16c>
 80065d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065d6:	f000 8086 	beq.w	80066e6 <HAL_TIM_ConfigClockSource+0x172>
 80065da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065de:	d87f      	bhi.n	80066e0 <HAL_TIM_ConfigClockSource+0x16c>
 80065e0:	2b70      	cmp	r3, #112	@ 0x70
 80065e2:	d01a      	beq.n	800661a <HAL_TIM_ConfigClockSource+0xa6>
 80065e4:	2b70      	cmp	r3, #112	@ 0x70
 80065e6:	d87b      	bhi.n	80066e0 <HAL_TIM_ConfigClockSource+0x16c>
 80065e8:	2b60      	cmp	r3, #96	@ 0x60
 80065ea:	d050      	beq.n	800668e <HAL_TIM_ConfigClockSource+0x11a>
 80065ec:	2b60      	cmp	r3, #96	@ 0x60
 80065ee:	d877      	bhi.n	80066e0 <HAL_TIM_ConfigClockSource+0x16c>
 80065f0:	2b50      	cmp	r3, #80	@ 0x50
 80065f2:	d03c      	beq.n	800666e <HAL_TIM_ConfigClockSource+0xfa>
 80065f4:	2b50      	cmp	r3, #80	@ 0x50
 80065f6:	d873      	bhi.n	80066e0 <HAL_TIM_ConfigClockSource+0x16c>
 80065f8:	2b40      	cmp	r3, #64	@ 0x40
 80065fa:	d058      	beq.n	80066ae <HAL_TIM_ConfigClockSource+0x13a>
 80065fc:	2b40      	cmp	r3, #64	@ 0x40
 80065fe:	d86f      	bhi.n	80066e0 <HAL_TIM_ConfigClockSource+0x16c>
 8006600:	2b30      	cmp	r3, #48	@ 0x30
 8006602:	d064      	beq.n	80066ce <HAL_TIM_ConfigClockSource+0x15a>
 8006604:	2b30      	cmp	r3, #48	@ 0x30
 8006606:	d86b      	bhi.n	80066e0 <HAL_TIM_ConfigClockSource+0x16c>
 8006608:	2b20      	cmp	r3, #32
 800660a:	d060      	beq.n	80066ce <HAL_TIM_ConfigClockSource+0x15a>
 800660c:	2b20      	cmp	r3, #32
 800660e:	d867      	bhi.n	80066e0 <HAL_TIM_ConfigClockSource+0x16c>
 8006610:	2b00      	cmp	r3, #0
 8006612:	d05c      	beq.n	80066ce <HAL_TIM_ConfigClockSource+0x15a>
 8006614:	2b10      	cmp	r3, #16
 8006616:	d05a      	beq.n	80066ce <HAL_TIM_ConfigClockSource+0x15a>
 8006618:	e062      	b.n	80066e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800662a:	f000 fc40 	bl	8006eae <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800663c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	68ba      	ldr	r2, [r7, #8]
 8006644:	609a      	str	r2, [r3, #8]
      break;
 8006646:	e04f      	b.n	80066e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006658:	f000 fc29 	bl	8006eae <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	689a      	ldr	r2, [r3, #8]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800666a:	609a      	str	r2, [r3, #8]
      break;
 800666c:	e03c      	b.n	80066e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800667a:	461a      	mov	r2, r3
 800667c:	f000 fb9d 	bl	8006dba <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	2150      	movs	r1, #80	@ 0x50
 8006686:	4618      	mov	r0, r3
 8006688:	f000 fbf6 	bl	8006e78 <TIM_ITRx_SetConfig>
      break;
 800668c:	e02c      	b.n	80066e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800669a:	461a      	mov	r2, r3
 800669c:	f000 fbbc 	bl	8006e18 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	2160      	movs	r1, #96	@ 0x60
 80066a6:	4618      	mov	r0, r3
 80066a8:	f000 fbe6 	bl	8006e78 <TIM_ITRx_SetConfig>
      break;
 80066ac:	e01c      	b.n	80066e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066ba:	461a      	mov	r2, r3
 80066bc:	f000 fb7d 	bl	8006dba <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	2140      	movs	r1, #64	@ 0x40
 80066c6:	4618      	mov	r0, r3
 80066c8:	f000 fbd6 	bl	8006e78 <TIM_ITRx_SetConfig>
      break;
 80066cc:	e00c      	b.n	80066e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4619      	mov	r1, r3
 80066d8:	4610      	mov	r0, r2
 80066da:	f000 fbcd 	bl	8006e78 <TIM_ITRx_SetConfig>
      break;
 80066de:	e003      	b.n	80066e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	73fb      	strb	r3, [r7, #15]
      break;
 80066e4:	e000      	b.n	80066e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80066e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2201      	movs	r2, #1
 80066ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2200      	movs	r2, #0
 80066f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80066f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	3710      	adds	r7, #16
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}

08006702 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006702:	b580      	push	{r7, lr}
 8006704:	b082      	sub	sp, #8
 8006706:	af00      	add	r7, sp, #0
 8006708:	6078      	str	r0, [r7, #4]
 800670a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006712:	2b01      	cmp	r3, #1
 8006714:	d101      	bne.n	800671a <HAL_TIM_SlaveConfigSynchro+0x18>
 8006716:	2302      	movs	r3, #2
 8006718:	e031      	b.n	800677e <HAL_TIM_SlaveConfigSynchro+0x7c>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2201      	movs	r2, #1
 800671e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2202      	movs	r2, #2
 8006726:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800672a:	6839      	ldr	r1, [r7, #0]
 800672c:	6878      	ldr	r0, [r7, #4]
 800672e:	f000 fab3 	bl	8006c98 <TIM_SlaveTimer_SetConfig>
 8006732:	4603      	mov	r3, r0
 8006734:	2b00      	cmp	r3, #0
 8006736:	d009      	beq.n	800674c <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2201      	movs	r2, #1
 800673c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2200      	movs	r2, #0
 8006744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8006748:	2301      	movs	r3, #1
 800674a:	e018      	b.n	800677e <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	68da      	ldr	r2, [r3, #12]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800675a:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	68da      	ldr	r2, [r3, #12]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800676a:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2201      	movs	r2, #1
 8006770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2200      	movs	r2, #0
 8006778:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800677c:	2300      	movs	r3, #0
}
 800677e:	4618      	mov	r0, r3
 8006780:	3708      	adds	r7, #8
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}

08006786 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006786:	b480      	push	{r7}
 8006788:	b083      	sub	sp, #12
 800678a:	af00      	add	r7, sp, #0
 800678c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800678e:	bf00      	nop
 8006790:	370c      	adds	r7, #12
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr

0800679a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800679a:	b480      	push	{r7}
 800679c:	b083      	sub	sp, #12
 800679e:	af00      	add	r7, sp, #0
 80067a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80067a2:	bf00      	nop
 80067a4:	370c      	adds	r7, #12
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr

080067ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80067ae:	b480      	push	{r7}
 80067b0:	b083      	sub	sp, #12
 80067b2:	af00      	add	r7, sp, #0
 80067b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80067b6:	bf00      	nop
 80067b8:	370c      	adds	r7, #12
 80067ba:	46bd      	mov	sp, r7
 80067bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c0:	4770      	bx	lr

080067c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80067c2:	b480      	push	{r7}
 80067c4:	b083      	sub	sp, #12
 80067c6:	af00      	add	r7, sp, #0
 80067c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80067ca:	bf00      	nop
 80067cc:	370c      	adds	r7, #12
 80067ce:	46bd      	mov	sp, r7
 80067d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d4:	4770      	bx	lr

080067d6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80067d6:	b480      	push	{r7}
 80067d8:	b083      	sub	sp, #12
 80067da:	af00      	add	r7, sp, #0
 80067dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80067de:	bf00      	nop
 80067e0:	370c      	adds	r7, #12
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr
	...

080067ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80067ec:	b480      	push	{r7}
 80067ee:	b085      	sub	sp, #20
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
 80067f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	4a43      	ldr	r2, [pc, #268]	@ (800690c <TIM_Base_SetConfig+0x120>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d013      	beq.n	800682c <TIM_Base_SetConfig+0x40>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800680a:	d00f      	beq.n	800682c <TIM_Base_SetConfig+0x40>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4a40      	ldr	r2, [pc, #256]	@ (8006910 <TIM_Base_SetConfig+0x124>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d00b      	beq.n	800682c <TIM_Base_SetConfig+0x40>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	4a3f      	ldr	r2, [pc, #252]	@ (8006914 <TIM_Base_SetConfig+0x128>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d007      	beq.n	800682c <TIM_Base_SetConfig+0x40>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4a3e      	ldr	r2, [pc, #248]	@ (8006918 <TIM_Base_SetConfig+0x12c>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d003      	beq.n	800682c <TIM_Base_SetConfig+0x40>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	4a3d      	ldr	r2, [pc, #244]	@ (800691c <TIM_Base_SetConfig+0x130>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d108      	bne.n	800683e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006832:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	68fa      	ldr	r2, [r7, #12]
 800683a:	4313      	orrs	r3, r2
 800683c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	4a32      	ldr	r2, [pc, #200]	@ (800690c <TIM_Base_SetConfig+0x120>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d02b      	beq.n	800689e <TIM_Base_SetConfig+0xb2>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800684c:	d027      	beq.n	800689e <TIM_Base_SetConfig+0xb2>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	4a2f      	ldr	r2, [pc, #188]	@ (8006910 <TIM_Base_SetConfig+0x124>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d023      	beq.n	800689e <TIM_Base_SetConfig+0xb2>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	4a2e      	ldr	r2, [pc, #184]	@ (8006914 <TIM_Base_SetConfig+0x128>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d01f      	beq.n	800689e <TIM_Base_SetConfig+0xb2>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a2d      	ldr	r2, [pc, #180]	@ (8006918 <TIM_Base_SetConfig+0x12c>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d01b      	beq.n	800689e <TIM_Base_SetConfig+0xb2>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	4a2c      	ldr	r2, [pc, #176]	@ (800691c <TIM_Base_SetConfig+0x130>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d017      	beq.n	800689e <TIM_Base_SetConfig+0xb2>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	4a2b      	ldr	r2, [pc, #172]	@ (8006920 <TIM_Base_SetConfig+0x134>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d013      	beq.n	800689e <TIM_Base_SetConfig+0xb2>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	4a2a      	ldr	r2, [pc, #168]	@ (8006924 <TIM_Base_SetConfig+0x138>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d00f      	beq.n	800689e <TIM_Base_SetConfig+0xb2>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	4a29      	ldr	r2, [pc, #164]	@ (8006928 <TIM_Base_SetConfig+0x13c>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d00b      	beq.n	800689e <TIM_Base_SetConfig+0xb2>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	4a28      	ldr	r2, [pc, #160]	@ (800692c <TIM_Base_SetConfig+0x140>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d007      	beq.n	800689e <TIM_Base_SetConfig+0xb2>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4a27      	ldr	r2, [pc, #156]	@ (8006930 <TIM_Base_SetConfig+0x144>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d003      	beq.n	800689e <TIM_Base_SetConfig+0xb2>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a26      	ldr	r2, [pc, #152]	@ (8006934 <TIM_Base_SetConfig+0x148>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d108      	bne.n	80068b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	68db      	ldr	r3, [r3, #12]
 80068aa:	68fa      	ldr	r2, [r7, #12]
 80068ac:	4313      	orrs	r3, r2
 80068ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	695b      	ldr	r3, [r3, #20]
 80068ba:	4313      	orrs	r3, r2
 80068bc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	689a      	ldr	r2, [r3, #8]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	681a      	ldr	r2, [r3, #0]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	4a0e      	ldr	r2, [pc, #56]	@ (800690c <TIM_Base_SetConfig+0x120>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d003      	beq.n	80068de <TIM_Base_SetConfig+0xf2>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	4a10      	ldr	r2, [pc, #64]	@ (800691c <TIM_Base_SetConfig+0x130>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d103      	bne.n	80068e6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	691a      	ldr	r2, [r3, #16]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f043 0204 	orr.w	r2, r3, #4
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2201      	movs	r2, #1
 80068f6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	68fa      	ldr	r2, [r7, #12]
 80068fc:	601a      	str	r2, [r3, #0]
}
 80068fe:	bf00      	nop
 8006900:	3714      	adds	r7, #20
 8006902:	46bd      	mov	sp, r7
 8006904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006908:	4770      	bx	lr
 800690a:	bf00      	nop
 800690c:	40010000 	.word	0x40010000
 8006910:	40000400 	.word	0x40000400
 8006914:	40000800 	.word	0x40000800
 8006918:	40000c00 	.word	0x40000c00
 800691c:	40010400 	.word	0x40010400
 8006920:	40014000 	.word	0x40014000
 8006924:	40014400 	.word	0x40014400
 8006928:	40014800 	.word	0x40014800
 800692c:	40001800 	.word	0x40001800
 8006930:	40001c00 	.word	0x40001c00
 8006934:	40002000 	.word	0x40002000

08006938 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006938:	b480      	push	{r7}
 800693a:	b087      	sub	sp, #28
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6a1b      	ldr	r3, [r3, #32]
 8006946:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6a1b      	ldr	r3, [r3, #32]
 800694c:	f023 0201 	bic.w	r2, r3, #1
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	699b      	ldr	r3, [r3, #24]
 800695e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006966:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f023 0303 	bic.w	r3, r3, #3
 800696e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	68fa      	ldr	r2, [r7, #12]
 8006976:	4313      	orrs	r3, r2
 8006978:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	f023 0302 	bic.w	r3, r3, #2
 8006980:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	689b      	ldr	r3, [r3, #8]
 8006986:	697a      	ldr	r2, [r7, #20]
 8006988:	4313      	orrs	r3, r2
 800698a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	4a20      	ldr	r2, [pc, #128]	@ (8006a10 <TIM_OC1_SetConfig+0xd8>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d003      	beq.n	800699c <TIM_OC1_SetConfig+0x64>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	4a1f      	ldr	r2, [pc, #124]	@ (8006a14 <TIM_OC1_SetConfig+0xdc>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d10c      	bne.n	80069b6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800699c:	697b      	ldr	r3, [r7, #20]
 800699e:	f023 0308 	bic.w	r3, r3, #8
 80069a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	68db      	ldr	r3, [r3, #12]
 80069a8:	697a      	ldr	r2, [r7, #20]
 80069aa:	4313      	orrs	r3, r2
 80069ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	f023 0304 	bic.w	r3, r3, #4
 80069b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	4a15      	ldr	r2, [pc, #84]	@ (8006a10 <TIM_OC1_SetConfig+0xd8>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d003      	beq.n	80069c6 <TIM_OC1_SetConfig+0x8e>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	4a14      	ldr	r2, [pc, #80]	@ (8006a14 <TIM_OC1_SetConfig+0xdc>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d111      	bne.n	80069ea <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80069d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	695b      	ldr	r3, [r3, #20]
 80069da:	693a      	ldr	r2, [r7, #16]
 80069dc:	4313      	orrs	r3, r2
 80069de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	699b      	ldr	r3, [r3, #24]
 80069e4:	693a      	ldr	r2, [r7, #16]
 80069e6:	4313      	orrs	r3, r2
 80069e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	693a      	ldr	r2, [r7, #16]
 80069ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	68fa      	ldr	r2, [r7, #12]
 80069f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	685a      	ldr	r2, [r3, #4]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	697a      	ldr	r2, [r7, #20]
 8006a02:	621a      	str	r2, [r3, #32]
}
 8006a04:	bf00      	nop
 8006a06:	371c      	adds	r7, #28
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0e:	4770      	bx	lr
 8006a10:	40010000 	.word	0x40010000
 8006a14:	40010400 	.word	0x40010400

08006a18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b087      	sub	sp, #28
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
 8006a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6a1b      	ldr	r3, [r3, #32]
 8006a26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6a1b      	ldr	r3, [r3, #32]
 8006a2c:	f023 0210 	bic.w	r2, r3, #16
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	699b      	ldr	r3, [r3, #24]
 8006a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	021b      	lsls	r3, r3, #8
 8006a56:	68fa      	ldr	r2, [r7, #12]
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	f023 0320 	bic.w	r3, r3, #32
 8006a62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	689b      	ldr	r3, [r3, #8]
 8006a68:	011b      	lsls	r3, r3, #4
 8006a6a:	697a      	ldr	r2, [r7, #20]
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	4a22      	ldr	r2, [pc, #136]	@ (8006afc <TIM_OC2_SetConfig+0xe4>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d003      	beq.n	8006a80 <TIM_OC2_SetConfig+0x68>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	4a21      	ldr	r2, [pc, #132]	@ (8006b00 <TIM_OC2_SetConfig+0xe8>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d10d      	bne.n	8006a9c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	011b      	lsls	r3, r3, #4
 8006a8e:	697a      	ldr	r2, [r7, #20]
 8006a90:	4313      	orrs	r3, r2
 8006a92:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a94:	697b      	ldr	r3, [r7, #20]
 8006a96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a9a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	4a17      	ldr	r2, [pc, #92]	@ (8006afc <TIM_OC2_SetConfig+0xe4>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d003      	beq.n	8006aac <TIM_OC2_SetConfig+0x94>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	4a16      	ldr	r2, [pc, #88]	@ (8006b00 <TIM_OC2_SetConfig+0xe8>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d113      	bne.n	8006ad4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006aac:	693b      	ldr	r3, [r7, #16]
 8006aae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006ab2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006aba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	695b      	ldr	r3, [r3, #20]
 8006ac0:	009b      	lsls	r3, r3, #2
 8006ac2:	693a      	ldr	r2, [r7, #16]
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	699b      	ldr	r3, [r3, #24]
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	693a      	ldr	r2, [r7, #16]
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	693a      	ldr	r2, [r7, #16]
 8006ad8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	68fa      	ldr	r2, [r7, #12]
 8006ade:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	685a      	ldr	r2, [r3, #4]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	697a      	ldr	r2, [r7, #20]
 8006aec:	621a      	str	r2, [r3, #32]
}
 8006aee:	bf00      	nop
 8006af0:	371c      	adds	r7, #28
 8006af2:	46bd      	mov	sp, r7
 8006af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af8:	4770      	bx	lr
 8006afa:	bf00      	nop
 8006afc:	40010000 	.word	0x40010000
 8006b00:	40010400 	.word	0x40010400

08006b04 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b087      	sub	sp, #28
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
 8006b0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6a1b      	ldr	r3, [r3, #32]
 8006b12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6a1b      	ldr	r3, [r3, #32]
 8006b18:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	69db      	ldr	r3, [r3, #28]
 8006b2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f023 0303 	bic.w	r3, r3, #3
 8006b3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	68fa      	ldr	r2, [r7, #12]
 8006b42:	4313      	orrs	r3, r2
 8006b44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006b4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	021b      	lsls	r3, r3, #8
 8006b54:	697a      	ldr	r2, [r7, #20]
 8006b56:	4313      	orrs	r3, r2
 8006b58:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	4a21      	ldr	r2, [pc, #132]	@ (8006be4 <TIM_OC3_SetConfig+0xe0>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d003      	beq.n	8006b6a <TIM_OC3_SetConfig+0x66>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	4a20      	ldr	r2, [pc, #128]	@ (8006be8 <TIM_OC3_SetConfig+0xe4>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d10d      	bne.n	8006b86 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b70:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	68db      	ldr	r3, [r3, #12]
 8006b76:	021b      	lsls	r3, r3, #8
 8006b78:	697a      	ldr	r2, [r7, #20]
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	4a16      	ldr	r2, [pc, #88]	@ (8006be4 <TIM_OC3_SetConfig+0xe0>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d003      	beq.n	8006b96 <TIM_OC3_SetConfig+0x92>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	4a15      	ldr	r2, [pc, #84]	@ (8006be8 <TIM_OC3_SetConfig+0xe4>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d113      	bne.n	8006bbe <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b9e:	693b      	ldr	r3, [r7, #16]
 8006ba0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006ba4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	695b      	ldr	r3, [r3, #20]
 8006baa:	011b      	lsls	r3, r3, #4
 8006bac:	693a      	ldr	r2, [r7, #16]
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	699b      	ldr	r3, [r3, #24]
 8006bb6:	011b      	lsls	r3, r3, #4
 8006bb8:	693a      	ldr	r2, [r7, #16]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	693a      	ldr	r2, [r7, #16]
 8006bc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	68fa      	ldr	r2, [r7, #12]
 8006bc8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	685a      	ldr	r2, [r3, #4]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	697a      	ldr	r2, [r7, #20]
 8006bd6:	621a      	str	r2, [r3, #32]
}
 8006bd8:	bf00      	nop
 8006bda:	371c      	adds	r7, #28
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr
 8006be4:	40010000 	.word	0x40010000
 8006be8:	40010400 	.word	0x40010400

08006bec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b087      	sub	sp, #28
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
 8006bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6a1b      	ldr	r3, [r3, #32]
 8006bfa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6a1b      	ldr	r3, [r3, #32]
 8006c00:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	69db      	ldr	r3, [r3, #28]
 8006c12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	021b      	lsls	r3, r3, #8
 8006c2a:	68fa      	ldr	r2, [r7, #12]
 8006c2c:	4313      	orrs	r3, r2
 8006c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	031b      	lsls	r3, r3, #12
 8006c3e:	693a      	ldr	r2, [r7, #16]
 8006c40:	4313      	orrs	r3, r2
 8006c42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	4a12      	ldr	r2, [pc, #72]	@ (8006c90 <TIM_OC4_SetConfig+0xa4>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d003      	beq.n	8006c54 <TIM_OC4_SetConfig+0x68>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	4a11      	ldr	r2, [pc, #68]	@ (8006c94 <TIM_OC4_SetConfig+0xa8>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d109      	bne.n	8006c68 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c54:	697b      	ldr	r3, [r7, #20]
 8006c56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c5a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	695b      	ldr	r3, [r3, #20]
 8006c60:	019b      	lsls	r3, r3, #6
 8006c62:	697a      	ldr	r2, [r7, #20]
 8006c64:	4313      	orrs	r3, r2
 8006c66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	697a      	ldr	r2, [r7, #20]
 8006c6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	68fa      	ldr	r2, [r7, #12]
 8006c72:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	685a      	ldr	r2, [r3, #4]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	693a      	ldr	r2, [r7, #16]
 8006c80:	621a      	str	r2, [r3, #32]
}
 8006c82:	bf00      	nop
 8006c84:	371c      	adds	r7, #28
 8006c86:	46bd      	mov	sp, r7
 8006c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8c:	4770      	bx	lr
 8006c8e:	bf00      	nop
 8006c90:	40010000 	.word	0x40010000
 8006c94:	40010400 	.word	0x40010400

08006c98 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b086      	sub	sp, #24
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
 8006ca0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cb4:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	693a      	ldr	r2, [r7, #16]
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006cc0:	693b      	ldr	r3, [r7, #16]
 8006cc2:	f023 0307 	bic.w	r3, r3, #7
 8006cc6:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	693a      	ldr	r2, [r7, #16]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	693a      	ldr	r2, [r7, #16]
 8006cd8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	2b70      	cmp	r3, #112	@ 0x70
 8006ce0:	d01a      	beq.n	8006d18 <TIM_SlaveTimer_SetConfig+0x80>
 8006ce2:	2b70      	cmp	r3, #112	@ 0x70
 8006ce4:	d860      	bhi.n	8006da8 <TIM_SlaveTimer_SetConfig+0x110>
 8006ce6:	2b60      	cmp	r3, #96	@ 0x60
 8006ce8:	d054      	beq.n	8006d94 <TIM_SlaveTimer_SetConfig+0xfc>
 8006cea:	2b60      	cmp	r3, #96	@ 0x60
 8006cec:	d85c      	bhi.n	8006da8 <TIM_SlaveTimer_SetConfig+0x110>
 8006cee:	2b50      	cmp	r3, #80	@ 0x50
 8006cf0:	d046      	beq.n	8006d80 <TIM_SlaveTimer_SetConfig+0xe8>
 8006cf2:	2b50      	cmp	r3, #80	@ 0x50
 8006cf4:	d858      	bhi.n	8006da8 <TIM_SlaveTimer_SetConfig+0x110>
 8006cf6:	2b40      	cmp	r3, #64	@ 0x40
 8006cf8:	d019      	beq.n	8006d2e <TIM_SlaveTimer_SetConfig+0x96>
 8006cfa:	2b40      	cmp	r3, #64	@ 0x40
 8006cfc:	d854      	bhi.n	8006da8 <TIM_SlaveTimer_SetConfig+0x110>
 8006cfe:	2b30      	cmp	r3, #48	@ 0x30
 8006d00:	d055      	beq.n	8006dae <TIM_SlaveTimer_SetConfig+0x116>
 8006d02:	2b30      	cmp	r3, #48	@ 0x30
 8006d04:	d850      	bhi.n	8006da8 <TIM_SlaveTimer_SetConfig+0x110>
 8006d06:	2b20      	cmp	r3, #32
 8006d08:	d051      	beq.n	8006dae <TIM_SlaveTimer_SetConfig+0x116>
 8006d0a:	2b20      	cmp	r3, #32
 8006d0c:	d84c      	bhi.n	8006da8 <TIM_SlaveTimer_SetConfig+0x110>
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d04d      	beq.n	8006dae <TIM_SlaveTimer_SetConfig+0x116>
 8006d12:	2b10      	cmp	r3, #16
 8006d14:	d04b      	beq.n	8006dae <TIM_SlaveTimer_SetConfig+0x116>
 8006d16:	e047      	b.n	8006da8 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8006d28:	f000 f8c1 	bl	8006eae <TIM_ETR_SetConfig>
      break;
 8006d2c:	e040      	b.n	8006db0 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	2b05      	cmp	r3, #5
 8006d34:	d101      	bne.n	8006d3a <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	e03b      	b.n	8006db2 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	6a1b      	ldr	r3, [r3, #32]
 8006d40:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	6a1a      	ldr	r2, [r3, #32]
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f022 0201 	bic.w	r2, r2, #1
 8006d50:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	699b      	ldr	r3, [r3, #24]
 8006d58:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d60:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	691b      	ldr	r3, [r3, #16]
 8006d66:	011b      	lsls	r3, r3, #4
 8006d68:	68ba      	ldr	r2, [r7, #8]
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	68ba      	ldr	r2, [r7, #8]
 8006d74:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	68fa      	ldr	r2, [r7, #12]
 8006d7c:	621a      	str	r2, [r3, #32]
      break;
 8006d7e:	e017      	b.n	8006db0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d8c:	461a      	mov	r2, r3
 8006d8e:	f000 f814 	bl	8006dba <TIM_TI1_ConfigInputStage>
      break;
 8006d92:	e00d      	b.n	8006db0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006da0:	461a      	mov	r2, r3
 8006da2:	f000 f839 	bl	8006e18 <TIM_TI2_ConfigInputStage>
      break;
 8006da6:	e003      	b.n	8006db0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006da8:	2301      	movs	r3, #1
 8006daa:	75fb      	strb	r3, [r7, #23]
      break;
 8006dac:	e000      	b.n	8006db0 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8006dae:	bf00      	nop
  }

  return status;
 8006db0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	3718      	adds	r7, #24
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}

08006dba <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dba:	b480      	push	{r7}
 8006dbc:	b087      	sub	sp, #28
 8006dbe:	af00      	add	r7, sp, #0
 8006dc0:	60f8      	str	r0, [r7, #12]
 8006dc2:	60b9      	str	r1, [r7, #8]
 8006dc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	6a1b      	ldr	r3, [r3, #32]
 8006dca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	6a1b      	ldr	r3, [r3, #32]
 8006dd0:	f023 0201 	bic.w	r2, r3, #1
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	699b      	ldr	r3, [r3, #24]
 8006ddc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006dde:	693b      	ldr	r3, [r7, #16]
 8006de0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006de4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	011b      	lsls	r3, r3, #4
 8006dea:	693a      	ldr	r2, [r7, #16]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	f023 030a 	bic.w	r3, r3, #10
 8006df6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006df8:	697a      	ldr	r2, [r7, #20]
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	693a      	ldr	r2, [r7, #16]
 8006e04:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	697a      	ldr	r2, [r7, #20]
 8006e0a:	621a      	str	r2, [r3, #32]
}
 8006e0c:	bf00      	nop
 8006e0e:	371c      	adds	r7, #28
 8006e10:	46bd      	mov	sp, r7
 8006e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e16:	4770      	bx	lr

08006e18 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b087      	sub	sp, #28
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	60f8      	str	r0, [r7, #12]
 8006e20:	60b9      	str	r1, [r7, #8]
 8006e22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	6a1b      	ldr	r3, [r3, #32]
 8006e28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	6a1b      	ldr	r3, [r3, #32]
 8006e2e:	f023 0210 	bic.w	r2, r3, #16
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	699b      	ldr	r3, [r3, #24]
 8006e3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006e42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	031b      	lsls	r3, r3, #12
 8006e48:	693a      	ldr	r2, [r7, #16]
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006e54:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	011b      	lsls	r3, r3, #4
 8006e5a:	697a      	ldr	r2, [r7, #20]
 8006e5c:	4313      	orrs	r3, r2
 8006e5e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	693a      	ldr	r2, [r7, #16]
 8006e64:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	697a      	ldr	r2, [r7, #20]
 8006e6a:	621a      	str	r2, [r3, #32]
}
 8006e6c:	bf00      	nop
 8006e6e:	371c      	adds	r7, #28
 8006e70:	46bd      	mov	sp, r7
 8006e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e76:	4770      	bx	lr

08006e78 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b085      	sub	sp, #20
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
 8006e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e8e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e90:	683a      	ldr	r2, [r7, #0]
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	4313      	orrs	r3, r2
 8006e96:	f043 0307 	orr.w	r3, r3, #7
 8006e9a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	68fa      	ldr	r2, [r7, #12]
 8006ea0:	609a      	str	r2, [r3, #8]
}
 8006ea2:	bf00      	nop
 8006ea4:	3714      	adds	r7, #20
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eac:	4770      	bx	lr

08006eae <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006eae:	b480      	push	{r7}
 8006eb0:	b087      	sub	sp, #28
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	60f8      	str	r0, [r7, #12]
 8006eb6:	60b9      	str	r1, [r7, #8]
 8006eb8:	607a      	str	r2, [r7, #4]
 8006eba:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	689b      	ldr	r3, [r3, #8]
 8006ec0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006ec8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	021a      	lsls	r2, r3, #8
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	431a      	orrs	r2, r3
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	4313      	orrs	r3, r2
 8006ed6:	697a      	ldr	r2, [r7, #20]
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	697a      	ldr	r2, [r7, #20]
 8006ee0:	609a      	str	r2, [r3, #8]
}
 8006ee2:	bf00      	nop
 8006ee4:	371c      	adds	r7, #28
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eec:	4770      	bx	lr

08006eee <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006eee:	b480      	push	{r7}
 8006ef0:	b087      	sub	sp, #28
 8006ef2:	af00      	add	r7, sp, #0
 8006ef4:	60f8      	str	r0, [r7, #12]
 8006ef6:	60b9      	str	r1, [r7, #8]
 8006ef8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	f003 031f 	and.w	r3, r3, #31
 8006f00:	2201      	movs	r2, #1
 8006f02:	fa02 f303 	lsl.w	r3, r2, r3
 8006f06:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	6a1a      	ldr	r2, [r3, #32]
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	43db      	mvns	r3, r3
 8006f10:	401a      	ands	r2, r3
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	6a1a      	ldr	r2, [r3, #32]
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	f003 031f 	and.w	r3, r3, #31
 8006f20:	6879      	ldr	r1, [r7, #4]
 8006f22:	fa01 f303 	lsl.w	r3, r1, r3
 8006f26:	431a      	orrs	r2, r3
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	621a      	str	r2, [r3, #32]
}
 8006f2c:	bf00      	nop
 8006f2e:	371c      	adds	r7, #28
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr

08006f38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b085      	sub	sp, #20
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
 8006f40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	d101      	bne.n	8006f50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f4c:	2302      	movs	r3, #2
 8006f4e:	e05a      	b.n	8007006 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2201      	movs	r2, #1
 8006f54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2202      	movs	r2, #2
 8006f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	689b      	ldr	r3, [r3, #8]
 8006f6e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f76:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	68fa      	ldr	r2, [r7, #12]
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	68fa      	ldr	r2, [r7, #12]
 8006f88:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a21      	ldr	r2, [pc, #132]	@ (8007014 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d022      	beq.n	8006fda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f9c:	d01d      	beq.n	8006fda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a1d      	ldr	r2, [pc, #116]	@ (8007018 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d018      	beq.n	8006fda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a1b      	ldr	r2, [pc, #108]	@ (800701c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d013      	beq.n	8006fda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a1a      	ldr	r2, [pc, #104]	@ (8007020 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d00e      	beq.n	8006fda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a18      	ldr	r2, [pc, #96]	@ (8007024 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d009      	beq.n	8006fda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4a17      	ldr	r2, [pc, #92]	@ (8007028 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d004      	beq.n	8006fda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	4a15      	ldr	r2, [pc, #84]	@ (800702c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d10c      	bne.n	8006ff4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006fe0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	685b      	ldr	r3, [r3, #4]
 8006fe6:	68ba      	ldr	r2, [r7, #8]
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	68ba      	ldr	r2, [r7, #8]
 8006ff2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2200      	movs	r2, #0
 8007000:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007004:	2300      	movs	r3, #0
}
 8007006:	4618      	mov	r0, r3
 8007008:	3714      	adds	r7, #20
 800700a:	46bd      	mov	sp, r7
 800700c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007010:	4770      	bx	lr
 8007012:	bf00      	nop
 8007014:	40010000 	.word	0x40010000
 8007018:	40000400 	.word	0x40000400
 800701c:	40000800 	.word	0x40000800
 8007020:	40000c00 	.word	0x40000c00
 8007024:	40010400 	.word	0x40010400
 8007028:	40014000 	.word	0x40014000
 800702c:	40001800 	.word	0x40001800

08007030 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007030:	b480      	push	{r7}
 8007032:	b085      	sub	sp, #20
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800703a:	2300      	movs	r3, #0
 800703c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007044:	2b01      	cmp	r3, #1
 8007046:	d101      	bne.n	800704c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007048:	2302      	movs	r3, #2
 800704a:	e03d      	b.n	80070c8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2201      	movs	r2, #1
 8007050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	68db      	ldr	r3, [r3, #12]
 800705e:	4313      	orrs	r3, r2
 8007060:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	4313      	orrs	r3, r2
 800706e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	4313      	orrs	r3, r2
 800707c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4313      	orrs	r3, r2
 800708a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	691b      	ldr	r3, [r3, #16]
 8007096:	4313      	orrs	r3, r2
 8007098:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	695b      	ldr	r3, [r3, #20]
 80070a4:	4313      	orrs	r3, r2
 80070a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	69db      	ldr	r3, [r3, #28]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	68fa      	ldr	r2, [r7, #12]
 80070bc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2200      	movs	r2, #0
 80070c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80070c6:	2300      	movs	r3, #0
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	3714      	adds	r7, #20
 80070cc:	46bd      	mov	sp, r7
 80070ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d2:	4770      	bx	lr

080070d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b083      	sub	sp, #12
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80070dc:	bf00      	nop
 80070de:	370c      	adds	r7, #12
 80070e0:	46bd      	mov	sp, r7
 80070e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e6:	4770      	bx	lr

080070e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b083      	sub	sp, #12
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80070f0:	bf00      	nop
 80070f2:	370c      	adds	r7, #12
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr

080070fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b082      	sub	sp, #8
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d101      	bne.n	800710e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800710a:	2301      	movs	r3, #1
 800710c:	e042      	b.n	8007194 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007114:	b2db      	uxtb	r3, r3
 8007116:	2b00      	cmp	r3, #0
 8007118:	d106      	bne.n	8007128 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2200      	movs	r2, #0
 800711e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f7fb fee6 	bl	8002ef4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2224      	movs	r2, #36	@ 0x24
 800712c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	68da      	ldr	r2, [r3, #12]
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800713e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f000 ffa1 	bl	8008088 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	691a      	ldr	r2, [r3, #16]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007154:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	695a      	ldr	r2, [r3, #20]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007164:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	68da      	ldr	r2, [r3, #12]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007174:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2200      	movs	r2, #0
 800717a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2220      	movs	r2, #32
 8007180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2220      	movs	r2, #32
 8007188:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2200      	movs	r2, #0
 8007190:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007192:	2300      	movs	r3, #0
}
 8007194:	4618      	mov	r0, r3
 8007196:	3708      	adds	r7, #8
 8007198:	46bd      	mov	sp, r7
 800719a:	bd80      	pop	{r7, pc}

0800719c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b08a      	sub	sp, #40	@ 0x28
 80071a0:	af02      	add	r7, sp, #8
 80071a2:	60f8      	str	r0, [r7, #12]
 80071a4:	60b9      	str	r1, [r7, #8]
 80071a6:	603b      	str	r3, [r7, #0]
 80071a8:	4613      	mov	r3, r2
 80071aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80071ac:	2300      	movs	r3, #0
 80071ae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071b6:	b2db      	uxtb	r3, r3
 80071b8:	2b20      	cmp	r3, #32
 80071ba:	d175      	bne.n	80072a8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d002      	beq.n	80071c8 <HAL_UART_Transmit+0x2c>
 80071c2:	88fb      	ldrh	r3, [r7, #6]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d101      	bne.n	80071cc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80071c8:	2301      	movs	r3, #1
 80071ca:	e06e      	b.n	80072aa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	2200      	movs	r2, #0
 80071d0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2221      	movs	r2, #33	@ 0x21
 80071d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80071da:	f7fc f823 	bl	8003224 <HAL_GetTick>
 80071de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	88fa      	ldrh	r2, [r7, #6]
 80071e4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	88fa      	ldrh	r2, [r7, #6]
 80071ea:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	689b      	ldr	r3, [r3, #8]
 80071f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071f4:	d108      	bne.n	8007208 <HAL_UART_Transmit+0x6c>
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	691b      	ldr	r3, [r3, #16]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d104      	bne.n	8007208 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80071fe:	2300      	movs	r3, #0
 8007200:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	61bb      	str	r3, [r7, #24]
 8007206:	e003      	b.n	8007210 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800720c:	2300      	movs	r3, #0
 800720e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007210:	e02e      	b.n	8007270 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	9300      	str	r3, [sp, #0]
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	2200      	movs	r2, #0
 800721a:	2180      	movs	r1, #128	@ 0x80
 800721c:	68f8      	ldr	r0, [r7, #12]
 800721e:	f000 fc71 	bl	8007b04 <UART_WaitOnFlagUntilTimeout>
 8007222:	4603      	mov	r3, r0
 8007224:	2b00      	cmp	r3, #0
 8007226:	d005      	beq.n	8007234 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2220      	movs	r2, #32
 800722c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007230:	2303      	movs	r3, #3
 8007232:	e03a      	b.n	80072aa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007234:	69fb      	ldr	r3, [r7, #28]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d10b      	bne.n	8007252 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800723a:	69bb      	ldr	r3, [r7, #24]
 800723c:	881b      	ldrh	r3, [r3, #0]
 800723e:	461a      	mov	r2, r3
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007248:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800724a:	69bb      	ldr	r3, [r7, #24]
 800724c:	3302      	adds	r3, #2
 800724e:	61bb      	str	r3, [r7, #24]
 8007250:	e007      	b.n	8007262 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007252:	69fb      	ldr	r3, [r7, #28]
 8007254:	781a      	ldrb	r2, [r3, #0]
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800725c:	69fb      	ldr	r3, [r7, #28]
 800725e:	3301      	adds	r3, #1
 8007260:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007266:	b29b      	uxth	r3, r3
 8007268:	3b01      	subs	r3, #1
 800726a:	b29a      	uxth	r2, r3
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007274:	b29b      	uxth	r3, r3
 8007276:	2b00      	cmp	r3, #0
 8007278:	d1cb      	bne.n	8007212 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	9300      	str	r3, [sp, #0]
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	2200      	movs	r2, #0
 8007282:	2140      	movs	r1, #64	@ 0x40
 8007284:	68f8      	ldr	r0, [r7, #12]
 8007286:	f000 fc3d 	bl	8007b04 <UART_WaitOnFlagUntilTimeout>
 800728a:	4603      	mov	r3, r0
 800728c:	2b00      	cmp	r3, #0
 800728e:	d005      	beq.n	800729c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2220      	movs	r2, #32
 8007294:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007298:	2303      	movs	r3, #3
 800729a:	e006      	b.n	80072aa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	2220      	movs	r2, #32
 80072a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80072a4:	2300      	movs	r3, #0
 80072a6:	e000      	b.n	80072aa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80072a8:	2302      	movs	r3, #2
  }
}
 80072aa:	4618      	mov	r0, r3
 80072ac:	3720      	adds	r7, #32
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}

080072b2 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80072b2:	b580      	push	{r7, lr}
 80072b4:	b08c      	sub	sp, #48	@ 0x30
 80072b6:	af00      	add	r7, sp, #0
 80072b8:	60f8      	str	r0, [r7, #12]
 80072ba:	60b9      	str	r1, [r7, #8]
 80072bc:	4613      	mov	r3, r2
 80072be:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80072c6:	b2db      	uxtb	r3, r3
 80072c8:	2b20      	cmp	r3, #32
 80072ca:	d146      	bne.n	800735a <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d002      	beq.n	80072d8 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80072d2:	88fb      	ldrh	r3, [r7, #6]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d101      	bne.n	80072dc <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80072d8:	2301      	movs	r3, #1
 80072da:	e03f      	b.n	800735c <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2201      	movs	r2, #1
 80072e0:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2200      	movs	r2, #0
 80072e6:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80072e8:	88fb      	ldrh	r3, [r7, #6]
 80072ea:	461a      	mov	r2, r3
 80072ec:	68b9      	ldr	r1, [r7, #8]
 80072ee:	68f8      	ldr	r0, [r7, #12]
 80072f0:	f000 fc62 	bl	8007bb8 <UART_Start_Receive_DMA>
 80072f4:	4603      	mov	r3, r0
 80072f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072fe:	2b01      	cmp	r3, #1
 8007300:	d125      	bne.n	800734e <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007302:	2300      	movs	r3, #0
 8007304:	613b      	str	r3, [r7, #16]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	613b      	str	r3, [r7, #16]
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	613b      	str	r3, [r7, #16]
 8007316:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	330c      	adds	r3, #12
 800731e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007320:	69bb      	ldr	r3, [r7, #24]
 8007322:	e853 3f00 	ldrex	r3, [r3]
 8007326:	617b      	str	r3, [r7, #20]
   return(result);
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	f043 0310 	orr.w	r3, r3, #16
 800732e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	330c      	adds	r3, #12
 8007336:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007338:	627a      	str	r2, [r7, #36]	@ 0x24
 800733a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733c:	6a39      	ldr	r1, [r7, #32]
 800733e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007340:	e841 2300 	strex	r3, r2, [r1]
 8007344:	61fb      	str	r3, [r7, #28]
   return(result);
 8007346:	69fb      	ldr	r3, [r7, #28]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d1e5      	bne.n	8007318 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 800734c:	e002      	b.n	8007354 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800734e:	2301      	movs	r3, #1
 8007350:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8007354:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007358:	e000      	b.n	800735c <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 800735a:	2302      	movs	r3, #2
  }
}
 800735c:	4618      	mov	r0, r3
 800735e:	3730      	adds	r7, #48	@ 0x30
 8007360:	46bd      	mov	sp, r7
 8007362:	bd80      	pop	{r7, pc}

08007364 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b0ba      	sub	sp, #232	@ 0xe8
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	68db      	ldr	r3, [r3, #12]
 800737c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	695b      	ldr	r3, [r3, #20]
 8007386:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800738a:	2300      	movs	r3, #0
 800738c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007390:	2300      	movs	r3, #0
 8007392:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007396:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800739a:	f003 030f 	and.w	r3, r3, #15
 800739e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80073a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d10f      	bne.n	80073ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80073aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073ae:	f003 0320 	and.w	r3, r3, #32
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d009      	beq.n	80073ca <HAL_UART_IRQHandler+0x66>
 80073b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073ba:	f003 0320 	and.w	r3, r3, #32
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d003      	beq.n	80073ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80073c2:	6878      	ldr	r0, [r7, #4]
 80073c4:	f000 fda2 	bl	8007f0c <UART_Receive_IT>
      return;
 80073c8:	e273      	b.n	80078b2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80073ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	f000 80de 	beq.w	8007590 <HAL_UART_IRQHandler+0x22c>
 80073d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073d8:	f003 0301 	and.w	r3, r3, #1
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d106      	bne.n	80073ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80073e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073e4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	f000 80d1 	beq.w	8007590 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80073ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073f2:	f003 0301 	and.w	r3, r3, #1
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d00b      	beq.n	8007412 <HAL_UART_IRQHandler+0xae>
 80073fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007402:	2b00      	cmp	r3, #0
 8007404:	d005      	beq.n	8007412 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800740a:	f043 0201 	orr.w	r2, r3, #1
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007412:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007416:	f003 0304 	and.w	r3, r3, #4
 800741a:	2b00      	cmp	r3, #0
 800741c:	d00b      	beq.n	8007436 <HAL_UART_IRQHandler+0xd2>
 800741e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007422:	f003 0301 	and.w	r3, r3, #1
 8007426:	2b00      	cmp	r3, #0
 8007428:	d005      	beq.n	8007436 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800742e:	f043 0202 	orr.w	r2, r3, #2
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007436:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800743a:	f003 0302 	and.w	r3, r3, #2
 800743e:	2b00      	cmp	r3, #0
 8007440:	d00b      	beq.n	800745a <HAL_UART_IRQHandler+0xf6>
 8007442:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007446:	f003 0301 	and.w	r3, r3, #1
 800744a:	2b00      	cmp	r3, #0
 800744c:	d005      	beq.n	800745a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007452:	f043 0204 	orr.w	r2, r3, #4
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800745a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800745e:	f003 0308 	and.w	r3, r3, #8
 8007462:	2b00      	cmp	r3, #0
 8007464:	d011      	beq.n	800748a <HAL_UART_IRQHandler+0x126>
 8007466:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800746a:	f003 0320 	and.w	r3, r3, #32
 800746e:	2b00      	cmp	r3, #0
 8007470:	d105      	bne.n	800747e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007472:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007476:	f003 0301 	and.w	r3, r3, #1
 800747a:	2b00      	cmp	r3, #0
 800747c:	d005      	beq.n	800748a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007482:	f043 0208 	orr.w	r2, r3, #8
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800748e:	2b00      	cmp	r3, #0
 8007490:	f000 820a 	beq.w	80078a8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007494:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007498:	f003 0320 	and.w	r3, r3, #32
 800749c:	2b00      	cmp	r3, #0
 800749e:	d008      	beq.n	80074b2 <HAL_UART_IRQHandler+0x14e>
 80074a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074a4:	f003 0320 	and.w	r3, r3, #32
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d002      	beq.n	80074b2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f000 fd2d 	bl	8007f0c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	695b      	ldr	r3, [r3, #20]
 80074b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074bc:	2b40      	cmp	r3, #64	@ 0x40
 80074be:	bf0c      	ite	eq
 80074c0:	2301      	moveq	r3, #1
 80074c2:	2300      	movne	r3, #0
 80074c4:	b2db      	uxtb	r3, r3
 80074c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074ce:	f003 0308 	and.w	r3, r3, #8
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d103      	bne.n	80074de <HAL_UART_IRQHandler+0x17a>
 80074d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d04f      	beq.n	800757e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f000 fc38 	bl	8007d54 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	695b      	ldr	r3, [r3, #20]
 80074ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074ee:	2b40      	cmp	r3, #64	@ 0x40
 80074f0:	d141      	bne.n	8007576 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	3314      	adds	r3, #20
 80074f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007500:	e853 3f00 	ldrex	r3, [r3]
 8007504:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007508:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800750c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007510:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	3314      	adds	r3, #20
 800751a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800751e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007522:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007526:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800752a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800752e:	e841 2300 	strex	r3, r2, [r1]
 8007532:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007536:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800753a:	2b00      	cmp	r3, #0
 800753c:	d1d9      	bne.n	80074f2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007542:	2b00      	cmp	r3, #0
 8007544:	d013      	beq.n	800756e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800754a:	4a8a      	ldr	r2, [pc, #552]	@ (8007774 <HAL_UART_IRQHandler+0x410>)
 800754c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007552:	4618      	mov	r0, r3
 8007554:	f7fc f91e 	bl	8003794 <HAL_DMA_Abort_IT>
 8007558:	4603      	mov	r3, r0
 800755a:	2b00      	cmp	r3, #0
 800755c:	d016      	beq.n	800758c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007562:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007564:	687a      	ldr	r2, [r7, #4]
 8007566:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007568:	4610      	mov	r0, r2
 800756a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800756c:	e00e      	b.n	800758c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f000 f9c0 	bl	80078f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007574:	e00a      	b.n	800758c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f000 f9bc 	bl	80078f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800757c:	e006      	b.n	800758c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f000 f9b8 	bl	80078f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2200      	movs	r2, #0
 8007588:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800758a:	e18d      	b.n	80078a8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800758c:	bf00      	nop
    return;
 800758e:	e18b      	b.n	80078a8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007594:	2b01      	cmp	r3, #1
 8007596:	f040 8167 	bne.w	8007868 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800759a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800759e:	f003 0310 	and.w	r3, r3, #16
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	f000 8160 	beq.w	8007868 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80075a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075ac:	f003 0310 	and.w	r3, r3, #16
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	f000 8159 	beq.w	8007868 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80075b6:	2300      	movs	r3, #0
 80075b8:	60bb      	str	r3, [r7, #8]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	60bb      	str	r3, [r7, #8]
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	60bb      	str	r3, [r7, #8]
 80075ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	695b      	ldr	r3, [r3, #20]
 80075d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075d6:	2b40      	cmp	r3, #64	@ 0x40
 80075d8:	f040 80ce 	bne.w	8007778 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	685b      	ldr	r3, [r3, #4]
 80075e4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80075e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	f000 80a9 	beq.w	8007744 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80075f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80075fa:	429a      	cmp	r2, r3
 80075fc:	f080 80a2 	bcs.w	8007744 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007606:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800760c:	69db      	ldr	r3, [r3, #28]
 800760e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007612:	f000 8088 	beq.w	8007726 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	330c      	adds	r3, #12
 800761c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007620:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007624:	e853 3f00 	ldrex	r3, [r3]
 8007628:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800762c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007630:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007634:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	330c      	adds	r3, #12
 800763e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007642:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007646:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800764a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800764e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007652:	e841 2300 	strex	r3, r2, [r1]
 8007656:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800765a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800765e:	2b00      	cmp	r3, #0
 8007660:	d1d9      	bne.n	8007616 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	3314      	adds	r3, #20
 8007668:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800766a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800766c:	e853 3f00 	ldrex	r3, [r3]
 8007670:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007672:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007674:	f023 0301 	bic.w	r3, r3, #1
 8007678:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	3314      	adds	r3, #20
 8007682:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007686:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800768a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800768c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800768e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007692:	e841 2300 	strex	r3, r2, [r1]
 8007696:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007698:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800769a:	2b00      	cmp	r3, #0
 800769c:	d1e1      	bne.n	8007662 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	3314      	adds	r3, #20
 80076a4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80076a8:	e853 3f00 	ldrex	r3, [r3]
 80076ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80076ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	3314      	adds	r3, #20
 80076be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80076c2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80076c4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80076c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80076ca:	e841 2300 	strex	r3, r2, [r1]
 80076ce:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80076d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d1e3      	bne.n	800769e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2220      	movs	r2, #32
 80076da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2200      	movs	r2, #0
 80076e2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	330c      	adds	r3, #12
 80076ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076ee:	e853 3f00 	ldrex	r3, [r3]
 80076f2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80076f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076f6:	f023 0310 	bic.w	r3, r3, #16
 80076fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	330c      	adds	r3, #12
 8007704:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007708:	65ba      	str	r2, [r7, #88]	@ 0x58
 800770a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800770c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800770e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007710:	e841 2300 	strex	r3, r2, [r1]
 8007714:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007716:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007718:	2b00      	cmp	r3, #0
 800771a:	d1e3      	bne.n	80076e4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007720:	4618      	mov	r0, r3
 8007722:	f7fb ffc7 	bl	80036b4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2202      	movs	r2, #2
 800772a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007734:	b29b      	uxth	r3, r3
 8007736:	1ad3      	subs	r3, r2, r3
 8007738:	b29b      	uxth	r3, r3
 800773a:	4619      	mov	r1, r3
 800773c:	6878      	ldr	r0, [r7, #4]
 800773e:	f004 ff49 	bl	800c5d4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007742:	e0b3      	b.n	80078ac <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007748:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800774c:	429a      	cmp	r2, r3
 800774e:	f040 80ad 	bne.w	80078ac <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007756:	69db      	ldr	r3, [r3, #28]
 8007758:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800775c:	f040 80a6 	bne.w	80078ac <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2202      	movs	r2, #2
 8007764:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800776a:	4619      	mov	r1, r3
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f004 ff31 	bl	800c5d4 <HAL_UARTEx_RxEventCallback>
      return;
 8007772:	e09b      	b.n	80078ac <HAL_UART_IRQHandler+0x548>
 8007774:	08007e1b 	.word	0x08007e1b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007780:	b29b      	uxth	r3, r3
 8007782:	1ad3      	subs	r3, r2, r3
 8007784:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800778c:	b29b      	uxth	r3, r3
 800778e:	2b00      	cmp	r3, #0
 8007790:	f000 808e 	beq.w	80078b0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8007794:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007798:	2b00      	cmp	r3, #0
 800779a:	f000 8089 	beq.w	80078b0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	330c      	adds	r3, #12
 80077a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077a8:	e853 3f00 	ldrex	r3, [r3]
 80077ac:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80077ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80077b4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	330c      	adds	r3, #12
 80077be:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80077c2:	647a      	str	r2, [r7, #68]	@ 0x44
 80077c4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80077c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077ca:	e841 2300 	strex	r3, r2, [r1]
 80077ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80077d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d1e3      	bne.n	800779e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	3314      	adds	r3, #20
 80077dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077e0:	e853 3f00 	ldrex	r3, [r3]
 80077e4:	623b      	str	r3, [r7, #32]
   return(result);
 80077e6:	6a3b      	ldr	r3, [r7, #32]
 80077e8:	f023 0301 	bic.w	r3, r3, #1
 80077ec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	3314      	adds	r3, #20
 80077f6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80077fa:	633a      	str	r2, [r7, #48]	@ 0x30
 80077fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007800:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007802:	e841 2300 	strex	r3, r2, [r1]
 8007806:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800780a:	2b00      	cmp	r3, #0
 800780c:	d1e3      	bne.n	80077d6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2220      	movs	r2, #32
 8007812:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2200      	movs	r2, #0
 800781a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	330c      	adds	r3, #12
 8007822:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007824:	693b      	ldr	r3, [r7, #16]
 8007826:	e853 3f00 	ldrex	r3, [r3]
 800782a:	60fb      	str	r3, [r7, #12]
   return(result);
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	f023 0310 	bic.w	r3, r3, #16
 8007832:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	330c      	adds	r3, #12
 800783c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007840:	61fa      	str	r2, [r7, #28]
 8007842:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007844:	69b9      	ldr	r1, [r7, #24]
 8007846:	69fa      	ldr	r2, [r7, #28]
 8007848:	e841 2300 	strex	r3, r2, [r1]
 800784c:	617b      	str	r3, [r7, #20]
   return(result);
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d1e3      	bne.n	800781c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2202      	movs	r2, #2
 8007858:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800785a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800785e:	4619      	mov	r1, r3
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f004 feb7 	bl	800c5d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007866:	e023      	b.n	80078b0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007868:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800786c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007870:	2b00      	cmp	r3, #0
 8007872:	d009      	beq.n	8007888 <HAL_UART_IRQHandler+0x524>
 8007874:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007878:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800787c:	2b00      	cmp	r3, #0
 800787e:	d003      	beq.n	8007888 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8007880:	6878      	ldr	r0, [r7, #4]
 8007882:	f000 fadb 	bl	8007e3c <UART_Transmit_IT>
    return;
 8007886:	e014      	b.n	80078b2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007888:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800788c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007890:	2b00      	cmp	r3, #0
 8007892:	d00e      	beq.n	80078b2 <HAL_UART_IRQHandler+0x54e>
 8007894:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007898:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800789c:	2b00      	cmp	r3, #0
 800789e:	d008      	beq.n	80078b2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80078a0:	6878      	ldr	r0, [r7, #4]
 80078a2:	f000 fb1b 	bl	8007edc <UART_EndTransmit_IT>
    return;
 80078a6:	e004      	b.n	80078b2 <HAL_UART_IRQHandler+0x54e>
    return;
 80078a8:	bf00      	nop
 80078aa:	e002      	b.n	80078b2 <HAL_UART_IRQHandler+0x54e>
      return;
 80078ac:	bf00      	nop
 80078ae:	e000      	b.n	80078b2 <HAL_UART_IRQHandler+0x54e>
      return;
 80078b0:	bf00      	nop
  }
}
 80078b2:	37e8      	adds	r7, #232	@ 0xe8
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}

080078b8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80078b8:	b480      	push	{r7}
 80078ba:	b083      	sub	sp, #12
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80078c0:	bf00      	nop
 80078c2:	370c      	adds	r7, #12
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr

080078cc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80078d4:	bf00      	nop
 80078d6:	370c      	adds	r7, #12
 80078d8:	46bd      	mov	sp, r7
 80078da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078de:	4770      	bx	lr

080078e0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b083      	sub	sp, #12
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80078e8:	bf00      	nop
 80078ea:	370c      	adds	r7, #12
 80078ec:	46bd      	mov	sp, r7
 80078ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f2:	4770      	bx	lr

080078f4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80078f4:	b480      	push	{r7}
 80078f6:	b083      	sub	sp, #12
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80078fc:	bf00      	nop
 80078fe:	370c      	adds	r7, #12
 8007900:	46bd      	mov	sp, r7
 8007902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007906:	4770      	bx	lr

08007908 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b09c      	sub	sp, #112	@ 0x70
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007914:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007920:	2b00      	cmp	r3, #0
 8007922:	d172      	bne.n	8007a0a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007924:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007926:	2200      	movs	r2, #0
 8007928:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800792a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	330c      	adds	r3, #12
 8007930:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007932:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007934:	e853 3f00 	ldrex	r3, [r3]
 8007938:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800793a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800793c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007940:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007942:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	330c      	adds	r3, #12
 8007948:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800794a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800794c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800794e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007950:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007952:	e841 2300 	strex	r3, r2, [r1]
 8007956:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007958:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800795a:	2b00      	cmp	r3, #0
 800795c:	d1e5      	bne.n	800792a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800795e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	3314      	adds	r3, #20
 8007964:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007968:	e853 3f00 	ldrex	r3, [r3]
 800796c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800796e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007970:	f023 0301 	bic.w	r3, r3, #1
 8007974:	667b      	str	r3, [r7, #100]	@ 0x64
 8007976:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	3314      	adds	r3, #20
 800797c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800797e:	647a      	str	r2, [r7, #68]	@ 0x44
 8007980:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007982:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007984:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007986:	e841 2300 	strex	r3, r2, [r1]
 800798a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800798c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800798e:	2b00      	cmp	r3, #0
 8007990:	d1e5      	bne.n	800795e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007992:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	3314      	adds	r3, #20
 8007998:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800799a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800799c:	e853 3f00 	ldrex	r3, [r3]
 80079a0:	623b      	str	r3, [r7, #32]
   return(result);
 80079a2:	6a3b      	ldr	r3, [r7, #32]
 80079a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80079a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80079aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	3314      	adds	r3, #20
 80079b0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80079b2:	633a      	str	r2, [r7, #48]	@ 0x30
 80079b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80079b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079ba:	e841 2300 	strex	r3, r2, [r1]
 80079be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d1e5      	bne.n	8007992 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80079c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079c8:	2220      	movs	r2, #32
 80079ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079d2:	2b01      	cmp	r3, #1
 80079d4:	d119      	bne.n	8007a0a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	330c      	adds	r3, #12
 80079dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	e853 3f00 	ldrex	r3, [r3]
 80079e4:	60fb      	str	r3, [r7, #12]
   return(result);
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	f023 0310 	bic.w	r3, r3, #16
 80079ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80079ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	330c      	adds	r3, #12
 80079f4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80079f6:	61fa      	str	r2, [r7, #28]
 80079f8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079fa:	69b9      	ldr	r1, [r7, #24]
 80079fc:	69fa      	ldr	r2, [r7, #28]
 80079fe:	e841 2300 	strex	r3, r2, [r1]
 8007a02:	617b      	str	r3, [r7, #20]
   return(result);
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d1e5      	bne.n	80079d6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	d106      	bne.n	8007a26 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a1a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007a1c:	4619      	mov	r1, r3
 8007a1e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007a20:	f004 fdd8 	bl	800c5d4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007a24:	e002      	b.n	8007a2c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007a26:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007a28:	f7ff ff50 	bl	80078cc <HAL_UART_RxCpltCallback>
}
 8007a2c:	bf00      	nop
 8007a2e:	3770      	adds	r7, #112	@ 0x70
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}

08007a34 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b084      	sub	sp, #16
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a40:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	2201      	movs	r2, #1
 8007a46:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d108      	bne.n	8007a62 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007a54:	085b      	lsrs	r3, r3, #1
 8007a56:	b29b      	uxth	r3, r3
 8007a58:	4619      	mov	r1, r3
 8007a5a:	68f8      	ldr	r0, [r7, #12]
 8007a5c:	f004 fdba 	bl	800c5d4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007a60:	e002      	b.n	8007a68 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007a62:	68f8      	ldr	r0, [r7, #12]
 8007a64:	f7ff ff3c 	bl	80078e0 <HAL_UART_RxHalfCpltCallback>
}
 8007a68:	bf00      	nop
 8007a6a:	3710      	adds	r7, #16
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}

08007a70 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b084      	sub	sp, #16
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a80:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	695b      	ldr	r3, [r3, #20]
 8007a88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a8c:	2b80      	cmp	r3, #128	@ 0x80
 8007a8e:	bf0c      	ite	eq
 8007a90:	2301      	moveq	r3, #1
 8007a92:	2300      	movne	r3, #0
 8007a94:	b2db      	uxtb	r3, r3
 8007a96:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a9e:	b2db      	uxtb	r3, r3
 8007aa0:	2b21      	cmp	r3, #33	@ 0x21
 8007aa2:	d108      	bne.n	8007ab6 <UART_DMAError+0x46>
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d005      	beq.n	8007ab6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	2200      	movs	r2, #0
 8007aae:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007ab0:	68b8      	ldr	r0, [r7, #8]
 8007ab2:	f000 f927 	bl	8007d04 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	695b      	ldr	r3, [r3, #20]
 8007abc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ac0:	2b40      	cmp	r3, #64	@ 0x40
 8007ac2:	bf0c      	ite	eq
 8007ac4:	2301      	moveq	r3, #1
 8007ac6:	2300      	movne	r3, #0
 8007ac8:	b2db      	uxtb	r3, r3
 8007aca:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007ad2:	b2db      	uxtb	r3, r3
 8007ad4:	2b22      	cmp	r3, #34	@ 0x22
 8007ad6:	d108      	bne.n	8007aea <UART_DMAError+0x7a>
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d005      	beq.n	8007aea <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007ae4:	68b8      	ldr	r0, [r7, #8]
 8007ae6:	f000 f935 	bl	8007d54 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007aee:	f043 0210 	orr.w	r2, r3, #16
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007af6:	68b8      	ldr	r0, [r7, #8]
 8007af8:	f7ff fefc 	bl	80078f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007afc:	bf00      	nop
 8007afe:	3710      	adds	r7, #16
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}

08007b04 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b086      	sub	sp, #24
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	60f8      	str	r0, [r7, #12]
 8007b0c:	60b9      	str	r1, [r7, #8]
 8007b0e:	603b      	str	r3, [r7, #0]
 8007b10:	4613      	mov	r3, r2
 8007b12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b14:	e03b      	b.n	8007b8e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b16:	6a3b      	ldr	r3, [r7, #32]
 8007b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b1c:	d037      	beq.n	8007b8e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b1e:	f7fb fb81 	bl	8003224 <HAL_GetTick>
 8007b22:	4602      	mov	r2, r0
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	1ad3      	subs	r3, r2, r3
 8007b28:	6a3a      	ldr	r2, [r7, #32]
 8007b2a:	429a      	cmp	r2, r3
 8007b2c:	d302      	bcc.n	8007b34 <UART_WaitOnFlagUntilTimeout+0x30>
 8007b2e:	6a3b      	ldr	r3, [r7, #32]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d101      	bne.n	8007b38 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007b34:	2303      	movs	r3, #3
 8007b36:	e03a      	b.n	8007bae <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	68db      	ldr	r3, [r3, #12]
 8007b3e:	f003 0304 	and.w	r3, r3, #4
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d023      	beq.n	8007b8e <UART_WaitOnFlagUntilTimeout+0x8a>
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	2b80      	cmp	r3, #128	@ 0x80
 8007b4a:	d020      	beq.n	8007b8e <UART_WaitOnFlagUntilTimeout+0x8a>
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	2b40      	cmp	r3, #64	@ 0x40
 8007b50:	d01d      	beq.n	8007b8e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f003 0308 	and.w	r3, r3, #8
 8007b5c:	2b08      	cmp	r3, #8
 8007b5e:	d116      	bne.n	8007b8e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007b60:	2300      	movs	r3, #0
 8007b62:	617b      	str	r3, [r7, #20]
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	617b      	str	r3, [r7, #20]
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	617b      	str	r3, [r7, #20]
 8007b74:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b76:	68f8      	ldr	r0, [r7, #12]
 8007b78:	f000 f8ec 	bl	8007d54 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	2208      	movs	r2, #8
 8007b80:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2200      	movs	r2, #0
 8007b86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007b8a:	2301      	movs	r3, #1
 8007b8c:	e00f      	b.n	8007bae <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	681a      	ldr	r2, [r3, #0]
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	4013      	ands	r3, r2
 8007b98:	68ba      	ldr	r2, [r7, #8]
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	bf0c      	ite	eq
 8007b9e:	2301      	moveq	r3, #1
 8007ba0:	2300      	movne	r3, #0
 8007ba2:	b2db      	uxtb	r3, r3
 8007ba4:	461a      	mov	r2, r3
 8007ba6:	79fb      	ldrb	r3, [r7, #7]
 8007ba8:	429a      	cmp	r2, r3
 8007baa:	d0b4      	beq.n	8007b16 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007bac:	2300      	movs	r3, #0
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3718      	adds	r7, #24
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}
	...

08007bb8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b098      	sub	sp, #96	@ 0x60
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	60f8      	str	r0, [r7, #12]
 8007bc0:	60b9      	str	r1, [r7, #8]
 8007bc2:	4613      	mov	r3, r2
 8007bc4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007bc6:	68ba      	ldr	r2, [r7, #8]
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	88fa      	ldrh	r2, [r7, #6]
 8007bd0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	2222      	movs	r2, #34	@ 0x22
 8007bdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007be4:	4a44      	ldr	r2, [pc, #272]	@ (8007cf8 <UART_Start_Receive_DMA+0x140>)
 8007be6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bec:	4a43      	ldr	r2, [pc, #268]	@ (8007cfc <UART_Start_Receive_DMA+0x144>)
 8007bee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bf4:	4a42      	ldr	r2, [pc, #264]	@ (8007d00 <UART_Start_Receive_DMA+0x148>)
 8007bf6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007c00:	f107 0308 	add.w	r3, r7, #8
 8007c04:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	3304      	adds	r3, #4
 8007c10:	4619      	mov	r1, r3
 8007c12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007c14:	681a      	ldr	r2, [r3, #0]
 8007c16:	88fb      	ldrh	r3, [r7, #6]
 8007c18:	f7fb fcf4 	bl	8003604 <HAL_DMA_Start_IT>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d008      	beq.n	8007c34 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	2210      	movs	r2, #16
 8007c26:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	2220      	movs	r2, #32
 8007c2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8007c30:	2301      	movs	r3, #1
 8007c32:	e05d      	b.n	8007cf0 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007c34:	2300      	movs	r3, #0
 8007c36:	613b      	str	r3, [r7, #16]
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	613b      	str	r3, [r7, #16]
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	685b      	ldr	r3, [r3, #4]
 8007c46:	613b      	str	r3, [r7, #16]
 8007c48:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	691b      	ldr	r3, [r3, #16]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d019      	beq.n	8007c86 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	330c      	adds	r3, #12
 8007c58:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c5c:	e853 3f00 	ldrex	r3, [r3]
 8007c60:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007c62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c68:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	330c      	adds	r3, #12
 8007c70:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007c72:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007c74:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c76:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007c78:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007c7a:	e841 2300 	strex	r3, r2, [r1]
 8007c7e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007c80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d1e5      	bne.n	8007c52 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	3314      	adds	r3, #20
 8007c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c90:	e853 3f00 	ldrex	r3, [r3]
 8007c94:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c98:	f043 0301 	orr.w	r3, r3, #1
 8007c9c:	657b      	str	r3, [r7, #84]	@ 0x54
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	3314      	adds	r3, #20
 8007ca4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007ca6:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007ca8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007caa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007cac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007cae:	e841 2300 	strex	r3, r2, [r1]
 8007cb2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d1e5      	bne.n	8007c86 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	3314      	adds	r3, #20
 8007cc0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc2:	69bb      	ldr	r3, [r7, #24]
 8007cc4:	e853 3f00 	ldrex	r3, [r3]
 8007cc8:	617b      	str	r3, [r7, #20]
   return(result);
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cd0:	653b      	str	r3, [r7, #80]	@ 0x50
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	3314      	adds	r3, #20
 8007cd8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007cda:	627a      	str	r2, [r7, #36]	@ 0x24
 8007cdc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cde:	6a39      	ldr	r1, [r7, #32]
 8007ce0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ce2:	e841 2300 	strex	r3, r2, [r1]
 8007ce6:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ce8:	69fb      	ldr	r3, [r7, #28]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d1e5      	bne.n	8007cba <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8007cee:	2300      	movs	r3, #0
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3760      	adds	r7, #96	@ 0x60
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}
 8007cf8:	08007909 	.word	0x08007909
 8007cfc:	08007a35 	.word	0x08007a35
 8007d00:	08007a71 	.word	0x08007a71

08007d04 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b089      	sub	sp, #36	@ 0x24
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	330c      	adds	r3, #12
 8007d12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	e853 3f00 	ldrex	r3, [r3]
 8007d1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007d22:	61fb      	str	r3, [r7, #28]
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	330c      	adds	r3, #12
 8007d2a:	69fa      	ldr	r2, [r7, #28]
 8007d2c:	61ba      	str	r2, [r7, #24]
 8007d2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d30:	6979      	ldr	r1, [r7, #20]
 8007d32:	69ba      	ldr	r2, [r7, #24]
 8007d34:	e841 2300 	strex	r3, r2, [r1]
 8007d38:	613b      	str	r3, [r7, #16]
   return(result);
 8007d3a:	693b      	ldr	r3, [r7, #16]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d1e5      	bne.n	8007d0c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2220      	movs	r2, #32
 8007d44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007d48:	bf00      	nop
 8007d4a:	3724      	adds	r7, #36	@ 0x24
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d52:	4770      	bx	lr

08007d54 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007d54:	b480      	push	{r7}
 8007d56:	b095      	sub	sp, #84	@ 0x54
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	330c      	adds	r3, #12
 8007d62:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d66:	e853 3f00 	ldrex	r3, [r3]
 8007d6a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d6e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007d72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	330c      	adds	r3, #12
 8007d7a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007d7c:	643a      	str	r2, [r7, #64]	@ 0x40
 8007d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d80:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007d82:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007d84:	e841 2300 	strex	r3, r2, [r1]
 8007d88:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d1e5      	bne.n	8007d5c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	3314      	adds	r3, #20
 8007d96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d98:	6a3b      	ldr	r3, [r7, #32]
 8007d9a:	e853 3f00 	ldrex	r3, [r3]
 8007d9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007da0:	69fb      	ldr	r3, [r7, #28]
 8007da2:	f023 0301 	bic.w	r3, r3, #1
 8007da6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	3314      	adds	r3, #20
 8007dae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007db0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007db2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007db4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007db6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007db8:	e841 2300 	strex	r3, r2, [r1]
 8007dbc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d1e5      	bne.n	8007d90 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d119      	bne.n	8007e00 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	330c      	adds	r3, #12
 8007dd2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	e853 3f00 	ldrex	r3, [r3]
 8007dda:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	f023 0310 	bic.w	r3, r3, #16
 8007de2:	647b      	str	r3, [r7, #68]	@ 0x44
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	330c      	adds	r3, #12
 8007dea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007dec:	61ba      	str	r2, [r7, #24]
 8007dee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007df0:	6979      	ldr	r1, [r7, #20]
 8007df2:	69ba      	ldr	r2, [r7, #24]
 8007df4:	e841 2300 	strex	r3, r2, [r1]
 8007df8:	613b      	str	r3, [r7, #16]
   return(result);
 8007dfa:	693b      	ldr	r3, [r7, #16]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d1e5      	bne.n	8007dcc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2220      	movs	r2, #32
 8007e04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007e0e:	bf00      	nop
 8007e10:	3754      	adds	r7, #84	@ 0x54
 8007e12:	46bd      	mov	sp, r7
 8007e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e18:	4770      	bx	lr

08007e1a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007e1a:	b580      	push	{r7, lr}
 8007e1c:	b084      	sub	sp, #16
 8007e1e:	af00      	add	r7, sp, #0
 8007e20:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e26:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007e2e:	68f8      	ldr	r0, [r7, #12]
 8007e30:	f7ff fd60 	bl	80078f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e34:	bf00      	nop
 8007e36:	3710      	adds	r7, #16
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}

08007e3c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007e3c:	b480      	push	{r7}
 8007e3e:	b085      	sub	sp, #20
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e4a:	b2db      	uxtb	r3, r3
 8007e4c:	2b21      	cmp	r3, #33	@ 0x21
 8007e4e:	d13e      	bne.n	8007ece <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	689b      	ldr	r3, [r3, #8]
 8007e54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e58:	d114      	bne.n	8007e84 <UART_Transmit_IT+0x48>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	691b      	ldr	r3, [r3, #16]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d110      	bne.n	8007e84 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6a1b      	ldr	r3, [r3, #32]
 8007e66:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	881b      	ldrh	r3, [r3, #0]
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e76:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	6a1b      	ldr	r3, [r3, #32]
 8007e7c:	1c9a      	adds	r2, r3, #2
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	621a      	str	r2, [r3, #32]
 8007e82:	e008      	b.n	8007e96 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6a1b      	ldr	r3, [r3, #32]
 8007e88:	1c59      	adds	r1, r3, #1
 8007e8a:	687a      	ldr	r2, [r7, #4]
 8007e8c:	6211      	str	r1, [r2, #32]
 8007e8e:	781a      	ldrb	r2, [r3, #0]
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	3b01      	subs	r3, #1
 8007e9e:	b29b      	uxth	r3, r3
 8007ea0:	687a      	ldr	r2, [r7, #4]
 8007ea2:	4619      	mov	r1, r3
 8007ea4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d10f      	bne.n	8007eca <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	68da      	ldr	r2, [r3, #12]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007eb8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	68da      	ldr	r2, [r3, #12]
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007ec8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	e000      	b.n	8007ed0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007ece:	2302      	movs	r3, #2
  }
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	3714      	adds	r7, #20
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eda:	4770      	bx	lr

08007edc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b082      	sub	sp, #8
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	68da      	ldr	r2, [r3, #12]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ef2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2220      	movs	r2, #32
 8007ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007efc:	6878      	ldr	r0, [r7, #4]
 8007efe:	f7ff fcdb 	bl	80078b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007f02:	2300      	movs	r3, #0
}
 8007f04:	4618      	mov	r0, r3
 8007f06:	3708      	adds	r7, #8
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	bd80      	pop	{r7, pc}

08007f0c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b08c      	sub	sp, #48	@ 0x30
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007f14:	2300      	movs	r3, #0
 8007f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007f18:	2300      	movs	r3, #0
 8007f1a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007f22:	b2db      	uxtb	r3, r3
 8007f24:	2b22      	cmp	r3, #34	@ 0x22
 8007f26:	f040 80aa 	bne.w	800807e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	689b      	ldr	r3, [r3, #8]
 8007f2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f32:	d115      	bne.n	8007f60 <UART_Receive_IT+0x54>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	691b      	ldr	r3, [r3, #16]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d111      	bne.n	8007f60 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f40:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	685b      	ldr	r3, [r3, #4]
 8007f48:	b29b      	uxth	r3, r3
 8007f4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f4e:	b29a      	uxth	r2, r3
 8007f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f52:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f58:	1c9a      	adds	r2, r3, #2
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	629a      	str	r2, [r3, #40]	@ 0x28
 8007f5e:	e024      	b.n	8007faa <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	689b      	ldr	r3, [r3, #8]
 8007f6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f6e:	d007      	beq.n	8007f80 <UART_Receive_IT+0x74>
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	689b      	ldr	r3, [r3, #8]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d10a      	bne.n	8007f8e <UART_Receive_IT+0x82>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	691b      	ldr	r3, [r3, #16]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d106      	bne.n	8007f8e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	685b      	ldr	r3, [r3, #4]
 8007f86:	b2da      	uxtb	r2, r3
 8007f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f8a:	701a      	strb	r2, [r3, #0]
 8007f8c:	e008      	b.n	8007fa0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	b2db      	uxtb	r3, r3
 8007f96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f9a:	b2da      	uxtb	r2, r3
 8007f9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f9e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fa4:	1c5a      	adds	r2, r3, #1
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007fae:	b29b      	uxth	r3, r3
 8007fb0:	3b01      	subs	r3, #1
 8007fb2:	b29b      	uxth	r3, r3
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	4619      	mov	r1, r3
 8007fb8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d15d      	bne.n	800807a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	68da      	ldr	r2, [r3, #12]
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f022 0220 	bic.w	r2, r2, #32
 8007fcc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	68da      	ldr	r2, [r3, #12]
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007fdc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	695a      	ldr	r2, [r3, #20]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f022 0201 	bic.w	r2, r2, #1
 8007fec:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2220      	movs	r2, #32
 8007ff2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008000:	2b01      	cmp	r3, #1
 8008002:	d135      	bne.n	8008070 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2200      	movs	r2, #0
 8008008:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	330c      	adds	r3, #12
 8008010:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008012:	697b      	ldr	r3, [r7, #20]
 8008014:	e853 3f00 	ldrex	r3, [r3]
 8008018:	613b      	str	r3, [r7, #16]
   return(result);
 800801a:	693b      	ldr	r3, [r7, #16]
 800801c:	f023 0310 	bic.w	r3, r3, #16
 8008020:	627b      	str	r3, [r7, #36]	@ 0x24
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	330c      	adds	r3, #12
 8008028:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800802a:	623a      	str	r2, [r7, #32]
 800802c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800802e:	69f9      	ldr	r1, [r7, #28]
 8008030:	6a3a      	ldr	r2, [r7, #32]
 8008032:	e841 2300 	strex	r3, r2, [r1]
 8008036:	61bb      	str	r3, [r7, #24]
   return(result);
 8008038:	69bb      	ldr	r3, [r7, #24]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d1e5      	bne.n	800800a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f003 0310 	and.w	r3, r3, #16
 8008048:	2b10      	cmp	r3, #16
 800804a:	d10a      	bne.n	8008062 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800804c:	2300      	movs	r3, #0
 800804e:	60fb      	str	r3, [r7, #12]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	60fb      	str	r3, [r7, #12]
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	685b      	ldr	r3, [r3, #4]
 800805e:	60fb      	str	r3, [r7, #12]
 8008060:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008066:	4619      	mov	r1, r3
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	f004 fab3 	bl	800c5d4 <HAL_UARTEx_RxEventCallback>
 800806e:	e002      	b.n	8008076 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008070:	6878      	ldr	r0, [r7, #4]
 8008072:	f7ff fc2b 	bl	80078cc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008076:	2300      	movs	r3, #0
 8008078:	e002      	b.n	8008080 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800807a:	2300      	movs	r3, #0
 800807c:	e000      	b.n	8008080 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800807e:	2302      	movs	r3, #2
  }
}
 8008080:	4618      	mov	r0, r3
 8008082:	3730      	adds	r7, #48	@ 0x30
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}

08008088 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008088:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800808c:	b0c0      	sub	sp, #256	@ 0x100
 800808e:	af00      	add	r7, sp, #0
 8008090:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	691b      	ldr	r3, [r3, #16]
 800809c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80080a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080a4:	68d9      	ldr	r1, [r3, #12]
 80080a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080aa:	681a      	ldr	r2, [r3, #0]
 80080ac:	ea40 0301 	orr.w	r3, r0, r1
 80080b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80080b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080b6:	689a      	ldr	r2, [r3, #8]
 80080b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080bc:	691b      	ldr	r3, [r3, #16]
 80080be:	431a      	orrs	r2, r3
 80080c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080c4:	695b      	ldr	r3, [r3, #20]
 80080c6:	431a      	orrs	r2, r3
 80080c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080cc:	69db      	ldr	r3, [r3, #28]
 80080ce:	4313      	orrs	r3, r2
 80080d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80080d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	68db      	ldr	r3, [r3, #12]
 80080dc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80080e0:	f021 010c 	bic.w	r1, r1, #12
 80080e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080e8:	681a      	ldr	r2, [r3, #0]
 80080ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80080ee:	430b      	orrs	r3, r1
 80080f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80080f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	695b      	ldr	r3, [r3, #20]
 80080fa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80080fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008102:	6999      	ldr	r1, [r3, #24]
 8008104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008108:	681a      	ldr	r2, [r3, #0]
 800810a:	ea40 0301 	orr.w	r3, r0, r1
 800810e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008114:	681a      	ldr	r2, [r3, #0]
 8008116:	4b8f      	ldr	r3, [pc, #572]	@ (8008354 <UART_SetConfig+0x2cc>)
 8008118:	429a      	cmp	r2, r3
 800811a:	d005      	beq.n	8008128 <UART_SetConfig+0xa0>
 800811c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008120:	681a      	ldr	r2, [r3, #0]
 8008122:	4b8d      	ldr	r3, [pc, #564]	@ (8008358 <UART_SetConfig+0x2d0>)
 8008124:	429a      	cmp	r2, r3
 8008126:	d104      	bne.n	8008132 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008128:	f7fd fe7c 	bl	8005e24 <HAL_RCC_GetPCLK2Freq>
 800812c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008130:	e003      	b.n	800813a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008132:	f7fd fe63 	bl	8005dfc <HAL_RCC_GetPCLK1Freq>
 8008136:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800813a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800813e:	69db      	ldr	r3, [r3, #28]
 8008140:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008144:	f040 810c 	bne.w	8008360 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008148:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800814c:	2200      	movs	r2, #0
 800814e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008152:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008156:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800815a:	4622      	mov	r2, r4
 800815c:	462b      	mov	r3, r5
 800815e:	1891      	adds	r1, r2, r2
 8008160:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008162:	415b      	adcs	r3, r3
 8008164:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008166:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800816a:	4621      	mov	r1, r4
 800816c:	eb12 0801 	adds.w	r8, r2, r1
 8008170:	4629      	mov	r1, r5
 8008172:	eb43 0901 	adc.w	r9, r3, r1
 8008176:	f04f 0200 	mov.w	r2, #0
 800817a:	f04f 0300 	mov.w	r3, #0
 800817e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008182:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008186:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800818a:	4690      	mov	r8, r2
 800818c:	4699      	mov	r9, r3
 800818e:	4623      	mov	r3, r4
 8008190:	eb18 0303 	adds.w	r3, r8, r3
 8008194:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008198:	462b      	mov	r3, r5
 800819a:	eb49 0303 	adc.w	r3, r9, r3
 800819e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80081a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081a6:	685b      	ldr	r3, [r3, #4]
 80081a8:	2200      	movs	r2, #0
 80081aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80081ae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80081b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80081b6:	460b      	mov	r3, r1
 80081b8:	18db      	adds	r3, r3, r3
 80081ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80081bc:	4613      	mov	r3, r2
 80081be:	eb42 0303 	adc.w	r3, r2, r3
 80081c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80081c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80081c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80081cc:	f7f7 fffc 	bl	80001c8 <__aeabi_uldivmod>
 80081d0:	4602      	mov	r2, r0
 80081d2:	460b      	mov	r3, r1
 80081d4:	4b61      	ldr	r3, [pc, #388]	@ (800835c <UART_SetConfig+0x2d4>)
 80081d6:	fba3 2302 	umull	r2, r3, r3, r2
 80081da:	095b      	lsrs	r3, r3, #5
 80081dc:	011c      	lsls	r4, r3, #4
 80081de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80081e2:	2200      	movs	r2, #0
 80081e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80081e8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80081ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80081f0:	4642      	mov	r2, r8
 80081f2:	464b      	mov	r3, r9
 80081f4:	1891      	adds	r1, r2, r2
 80081f6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80081f8:	415b      	adcs	r3, r3
 80081fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80081fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008200:	4641      	mov	r1, r8
 8008202:	eb12 0a01 	adds.w	sl, r2, r1
 8008206:	4649      	mov	r1, r9
 8008208:	eb43 0b01 	adc.w	fp, r3, r1
 800820c:	f04f 0200 	mov.w	r2, #0
 8008210:	f04f 0300 	mov.w	r3, #0
 8008214:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008218:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800821c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008220:	4692      	mov	sl, r2
 8008222:	469b      	mov	fp, r3
 8008224:	4643      	mov	r3, r8
 8008226:	eb1a 0303 	adds.w	r3, sl, r3
 800822a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800822e:	464b      	mov	r3, r9
 8008230:	eb4b 0303 	adc.w	r3, fp, r3
 8008234:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800823c:	685b      	ldr	r3, [r3, #4]
 800823e:	2200      	movs	r2, #0
 8008240:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008244:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008248:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800824c:	460b      	mov	r3, r1
 800824e:	18db      	adds	r3, r3, r3
 8008250:	643b      	str	r3, [r7, #64]	@ 0x40
 8008252:	4613      	mov	r3, r2
 8008254:	eb42 0303 	adc.w	r3, r2, r3
 8008258:	647b      	str	r3, [r7, #68]	@ 0x44
 800825a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800825e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008262:	f7f7 ffb1 	bl	80001c8 <__aeabi_uldivmod>
 8008266:	4602      	mov	r2, r0
 8008268:	460b      	mov	r3, r1
 800826a:	4611      	mov	r1, r2
 800826c:	4b3b      	ldr	r3, [pc, #236]	@ (800835c <UART_SetConfig+0x2d4>)
 800826e:	fba3 2301 	umull	r2, r3, r3, r1
 8008272:	095b      	lsrs	r3, r3, #5
 8008274:	2264      	movs	r2, #100	@ 0x64
 8008276:	fb02 f303 	mul.w	r3, r2, r3
 800827a:	1acb      	subs	r3, r1, r3
 800827c:	00db      	lsls	r3, r3, #3
 800827e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008282:	4b36      	ldr	r3, [pc, #216]	@ (800835c <UART_SetConfig+0x2d4>)
 8008284:	fba3 2302 	umull	r2, r3, r3, r2
 8008288:	095b      	lsrs	r3, r3, #5
 800828a:	005b      	lsls	r3, r3, #1
 800828c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008290:	441c      	add	r4, r3
 8008292:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008296:	2200      	movs	r2, #0
 8008298:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800829c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80082a0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80082a4:	4642      	mov	r2, r8
 80082a6:	464b      	mov	r3, r9
 80082a8:	1891      	adds	r1, r2, r2
 80082aa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80082ac:	415b      	adcs	r3, r3
 80082ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80082b0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80082b4:	4641      	mov	r1, r8
 80082b6:	1851      	adds	r1, r2, r1
 80082b8:	6339      	str	r1, [r7, #48]	@ 0x30
 80082ba:	4649      	mov	r1, r9
 80082bc:	414b      	adcs	r3, r1
 80082be:	637b      	str	r3, [r7, #52]	@ 0x34
 80082c0:	f04f 0200 	mov.w	r2, #0
 80082c4:	f04f 0300 	mov.w	r3, #0
 80082c8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80082cc:	4659      	mov	r1, fp
 80082ce:	00cb      	lsls	r3, r1, #3
 80082d0:	4651      	mov	r1, sl
 80082d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80082d6:	4651      	mov	r1, sl
 80082d8:	00ca      	lsls	r2, r1, #3
 80082da:	4610      	mov	r0, r2
 80082dc:	4619      	mov	r1, r3
 80082de:	4603      	mov	r3, r0
 80082e0:	4642      	mov	r2, r8
 80082e2:	189b      	adds	r3, r3, r2
 80082e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80082e8:	464b      	mov	r3, r9
 80082ea:	460a      	mov	r2, r1
 80082ec:	eb42 0303 	adc.w	r3, r2, r3
 80082f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80082f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082f8:	685b      	ldr	r3, [r3, #4]
 80082fa:	2200      	movs	r2, #0
 80082fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008300:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008304:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008308:	460b      	mov	r3, r1
 800830a:	18db      	adds	r3, r3, r3
 800830c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800830e:	4613      	mov	r3, r2
 8008310:	eb42 0303 	adc.w	r3, r2, r3
 8008314:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008316:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800831a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800831e:	f7f7 ff53 	bl	80001c8 <__aeabi_uldivmod>
 8008322:	4602      	mov	r2, r0
 8008324:	460b      	mov	r3, r1
 8008326:	4b0d      	ldr	r3, [pc, #52]	@ (800835c <UART_SetConfig+0x2d4>)
 8008328:	fba3 1302 	umull	r1, r3, r3, r2
 800832c:	095b      	lsrs	r3, r3, #5
 800832e:	2164      	movs	r1, #100	@ 0x64
 8008330:	fb01 f303 	mul.w	r3, r1, r3
 8008334:	1ad3      	subs	r3, r2, r3
 8008336:	00db      	lsls	r3, r3, #3
 8008338:	3332      	adds	r3, #50	@ 0x32
 800833a:	4a08      	ldr	r2, [pc, #32]	@ (800835c <UART_SetConfig+0x2d4>)
 800833c:	fba2 2303 	umull	r2, r3, r2, r3
 8008340:	095b      	lsrs	r3, r3, #5
 8008342:	f003 0207 	and.w	r2, r3, #7
 8008346:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4422      	add	r2, r4
 800834e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008350:	e106      	b.n	8008560 <UART_SetConfig+0x4d8>
 8008352:	bf00      	nop
 8008354:	40011000 	.word	0x40011000
 8008358:	40011400 	.word	0x40011400
 800835c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008360:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008364:	2200      	movs	r2, #0
 8008366:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800836a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800836e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008372:	4642      	mov	r2, r8
 8008374:	464b      	mov	r3, r9
 8008376:	1891      	adds	r1, r2, r2
 8008378:	6239      	str	r1, [r7, #32]
 800837a:	415b      	adcs	r3, r3
 800837c:	627b      	str	r3, [r7, #36]	@ 0x24
 800837e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008382:	4641      	mov	r1, r8
 8008384:	1854      	adds	r4, r2, r1
 8008386:	4649      	mov	r1, r9
 8008388:	eb43 0501 	adc.w	r5, r3, r1
 800838c:	f04f 0200 	mov.w	r2, #0
 8008390:	f04f 0300 	mov.w	r3, #0
 8008394:	00eb      	lsls	r3, r5, #3
 8008396:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800839a:	00e2      	lsls	r2, r4, #3
 800839c:	4614      	mov	r4, r2
 800839e:	461d      	mov	r5, r3
 80083a0:	4643      	mov	r3, r8
 80083a2:	18e3      	adds	r3, r4, r3
 80083a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80083a8:	464b      	mov	r3, r9
 80083aa:	eb45 0303 	adc.w	r3, r5, r3
 80083ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80083b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083b6:	685b      	ldr	r3, [r3, #4]
 80083b8:	2200      	movs	r2, #0
 80083ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80083be:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80083c2:	f04f 0200 	mov.w	r2, #0
 80083c6:	f04f 0300 	mov.w	r3, #0
 80083ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80083ce:	4629      	mov	r1, r5
 80083d0:	008b      	lsls	r3, r1, #2
 80083d2:	4621      	mov	r1, r4
 80083d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80083d8:	4621      	mov	r1, r4
 80083da:	008a      	lsls	r2, r1, #2
 80083dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80083e0:	f7f7 fef2 	bl	80001c8 <__aeabi_uldivmod>
 80083e4:	4602      	mov	r2, r0
 80083e6:	460b      	mov	r3, r1
 80083e8:	4b60      	ldr	r3, [pc, #384]	@ (800856c <UART_SetConfig+0x4e4>)
 80083ea:	fba3 2302 	umull	r2, r3, r3, r2
 80083ee:	095b      	lsrs	r3, r3, #5
 80083f0:	011c      	lsls	r4, r3, #4
 80083f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80083f6:	2200      	movs	r2, #0
 80083f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80083fc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008400:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008404:	4642      	mov	r2, r8
 8008406:	464b      	mov	r3, r9
 8008408:	1891      	adds	r1, r2, r2
 800840a:	61b9      	str	r1, [r7, #24]
 800840c:	415b      	adcs	r3, r3
 800840e:	61fb      	str	r3, [r7, #28]
 8008410:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008414:	4641      	mov	r1, r8
 8008416:	1851      	adds	r1, r2, r1
 8008418:	6139      	str	r1, [r7, #16]
 800841a:	4649      	mov	r1, r9
 800841c:	414b      	adcs	r3, r1
 800841e:	617b      	str	r3, [r7, #20]
 8008420:	f04f 0200 	mov.w	r2, #0
 8008424:	f04f 0300 	mov.w	r3, #0
 8008428:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800842c:	4659      	mov	r1, fp
 800842e:	00cb      	lsls	r3, r1, #3
 8008430:	4651      	mov	r1, sl
 8008432:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008436:	4651      	mov	r1, sl
 8008438:	00ca      	lsls	r2, r1, #3
 800843a:	4610      	mov	r0, r2
 800843c:	4619      	mov	r1, r3
 800843e:	4603      	mov	r3, r0
 8008440:	4642      	mov	r2, r8
 8008442:	189b      	adds	r3, r3, r2
 8008444:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008448:	464b      	mov	r3, r9
 800844a:	460a      	mov	r2, r1
 800844c:	eb42 0303 	adc.w	r3, r2, r3
 8008450:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008458:	685b      	ldr	r3, [r3, #4]
 800845a:	2200      	movs	r2, #0
 800845c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800845e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008460:	f04f 0200 	mov.w	r2, #0
 8008464:	f04f 0300 	mov.w	r3, #0
 8008468:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800846c:	4649      	mov	r1, r9
 800846e:	008b      	lsls	r3, r1, #2
 8008470:	4641      	mov	r1, r8
 8008472:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008476:	4641      	mov	r1, r8
 8008478:	008a      	lsls	r2, r1, #2
 800847a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800847e:	f7f7 fea3 	bl	80001c8 <__aeabi_uldivmod>
 8008482:	4602      	mov	r2, r0
 8008484:	460b      	mov	r3, r1
 8008486:	4611      	mov	r1, r2
 8008488:	4b38      	ldr	r3, [pc, #224]	@ (800856c <UART_SetConfig+0x4e4>)
 800848a:	fba3 2301 	umull	r2, r3, r3, r1
 800848e:	095b      	lsrs	r3, r3, #5
 8008490:	2264      	movs	r2, #100	@ 0x64
 8008492:	fb02 f303 	mul.w	r3, r2, r3
 8008496:	1acb      	subs	r3, r1, r3
 8008498:	011b      	lsls	r3, r3, #4
 800849a:	3332      	adds	r3, #50	@ 0x32
 800849c:	4a33      	ldr	r2, [pc, #204]	@ (800856c <UART_SetConfig+0x4e4>)
 800849e:	fba2 2303 	umull	r2, r3, r2, r3
 80084a2:	095b      	lsrs	r3, r3, #5
 80084a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80084a8:	441c      	add	r4, r3
 80084aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80084ae:	2200      	movs	r2, #0
 80084b0:	673b      	str	r3, [r7, #112]	@ 0x70
 80084b2:	677a      	str	r2, [r7, #116]	@ 0x74
 80084b4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80084b8:	4642      	mov	r2, r8
 80084ba:	464b      	mov	r3, r9
 80084bc:	1891      	adds	r1, r2, r2
 80084be:	60b9      	str	r1, [r7, #8]
 80084c0:	415b      	adcs	r3, r3
 80084c2:	60fb      	str	r3, [r7, #12]
 80084c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80084c8:	4641      	mov	r1, r8
 80084ca:	1851      	adds	r1, r2, r1
 80084cc:	6039      	str	r1, [r7, #0]
 80084ce:	4649      	mov	r1, r9
 80084d0:	414b      	adcs	r3, r1
 80084d2:	607b      	str	r3, [r7, #4]
 80084d4:	f04f 0200 	mov.w	r2, #0
 80084d8:	f04f 0300 	mov.w	r3, #0
 80084dc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80084e0:	4659      	mov	r1, fp
 80084e2:	00cb      	lsls	r3, r1, #3
 80084e4:	4651      	mov	r1, sl
 80084e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80084ea:	4651      	mov	r1, sl
 80084ec:	00ca      	lsls	r2, r1, #3
 80084ee:	4610      	mov	r0, r2
 80084f0:	4619      	mov	r1, r3
 80084f2:	4603      	mov	r3, r0
 80084f4:	4642      	mov	r2, r8
 80084f6:	189b      	adds	r3, r3, r2
 80084f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80084fa:	464b      	mov	r3, r9
 80084fc:	460a      	mov	r2, r1
 80084fe:	eb42 0303 	adc.w	r3, r2, r3
 8008502:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008508:	685b      	ldr	r3, [r3, #4]
 800850a:	2200      	movs	r2, #0
 800850c:	663b      	str	r3, [r7, #96]	@ 0x60
 800850e:	667a      	str	r2, [r7, #100]	@ 0x64
 8008510:	f04f 0200 	mov.w	r2, #0
 8008514:	f04f 0300 	mov.w	r3, #0
 8008518:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800851c:	4649      	mov	r1, r9
 800851e:	008b      	lsls	r3, r1, #2
 8008520:	4641      	mov	r1, r8
 8008522:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008526:	4641      	mov	r1, r8
 8008528:	008a      	lsls	r2, r1, #2
 800852a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800852e:	f7f7 fe4b 	bl	80001c8 <__aeabi_uldivmod>
 8008532:	4602      	mov	r2, r0
 8008534:	460b      	mov	r3, r1
 8008536:	4b0d      	ldr	r3, [pc, #52]	@ (800856c <UART_SetConfig+0x4e4>)
 8008538:	fba3 1302 	umull	r1, r3, r3, r2
 800853c:	095b      	lsrs	r3, r3, #5
 800853e:	2164      	movs	r1, #100	@ 0x64
 8008540:	fb01 f303 	mul.w	r3, r1, r3
 8008544:	1ad3      	subs	r3, r2, r3
 8008546:	011b      	lsls	r3, r3, #4
 8008548:	3332      	adds	r3, #50	@ 0x32
 800854a:	4a08      	ldr	r2, [pc, #32]	@ (800856c <UART_SetConfig+0x4e4>)
 800854c:	fba2 2303 	umull	r2, r3, r2, r3
 8008550:	095b      	lsrs	r3, r3, #5
 8008552:	f003 020f 	and.w	r2, r3, #15
 8008556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	4422      	add	r2, r4
 800855e:	609a      	str	r2, [r3, #8]
}
 8008560:	bf00      	nop
 8008562:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008566:	46bd      	mov	sp, r7
 8008568:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800856c:	51eb851f 	.word	0x51eb851f

08008570 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008570:	b084      	sub	sp, #16
 8008572:	b580      	push	{r7, lr}
 8008574:	b084      	sub	sp, #16
 8008576:	af00      	add	r7, sp, #0
 8008578:	6078      	str	r0, [r7, #4]
 800857a:	f107 001c 	add.w	r0, r7, #28
 800857e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008582:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8008586:	2b01      	cmp	r3, #1
 8008588:	d123      	bne.n	80085d2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800858e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	68db      	ldr	r3, [r3, #12]
 800859a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800859e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085a2:	687a      	ldr	r2, [r7, #4]
 80085a4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	68db      	ldr	r3, [r3, #12]
 80085aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80085b2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80085b6:	2b01      	cmp	r3, #1
 80085b8:	d105      	bne.n	80085c6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	68db      	ldr	r3, [r3, #12]
 80085be:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f001 fae8 	bl	8009b9c <USB_CoreReset>
 80085cc:	4603      	mov	r3, r0
 80085ce:	73fb      	strb	r3, [r7, #15]
 80085d0:	e01b      	b.n	800860a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	68db      	ldr	r3, [r3, #12]
 80085d6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f001 fadc 	bl	8009b9c <USB_CoreReset>
 80085e4:	4603      	mov	r3, r0
 80085e6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80085e8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d106      	bne.n	80085fe <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085f4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	639a      	str	r2, [r3, #56]	@ 0x38
 80085fc:	e005      	b.n	800860a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008602:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800860a:	7fbb      	ldrb	r3, [r7, #30]
 800860c:	2b01      	cmp	r3, #1
 800860e:	d10b      	bne.n	8008628 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	689b      	ldr	r3, [r3, #8]
 8008614:	f043 0206 	orr.w	r2, r3, #6
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	689b      	ldr	r3, [r3, #8]
 8008620:	f043 0220 	orr.w	r2, r3, #32
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008628:	7bfb      	ldrb	r3, [r7, #15]
}
 800862a:	4618      	mov	r0, r3
 800862c:	3710      	adds	r7, #16
 800862e:	46bd      	mov	sp, r7
 8008630:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008634:	b004      	add	sp, #16
 8008636:	4770      	bx	lr

08008638 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008638:	b480      	push	{r7}
 800863a:	b087      	sub	sp, #28
 800863c:	af00      	add	r7, sp, #0
 800863e:	60f8      	str	r0, [r7, #12]
 8008640:	60b9      	str	r1, [r7, #8]
 8008642:	4613      	mov	r3, r2
 8008644:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008646:	79fb      	ldrb	r3, [r7, #7]
 8008648:	2b02      	cmp	r3, #2
 800864a:	d165      	bne.n	8008718 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	4a41      	ldr	r2, [pc, #260]	@ (8008754 <USB_SetTurnaroundTime+0x11c>)
 8008650:	4293      	cmp	r3, r2
 8008652:	d906      	bls.n	8008662 <USB_SetTurnaroundTime+0x2a>
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	4a40      	ldr	r2, [pc, #256]	@ (8008758 <USB_SetTurnaroundTime+0x120>)
 8008658:	4293      	cmp	r3, r2
 800865a:	d202      	bcs.n	8008662 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800865c:	230f      	movs	r3, #15
 800865e:	617b      	str	r3, [r7, #20]
 8008660:	e062      	b.n	8008728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	4a3c      	ldr	r2, [pc, #240]	@ (8008758 <USB_SetTurnaroundTime+0x120>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d306      	bcc.n	8008678 <USB_SetTurnaroundTime+0x40>
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	4a3b      	ldr	r2, [pc, #236]	@ (800875c <USB_SetTurnaroundTime+0x124>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d202      	bcs.n	8008678 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008672:	230e      	movs	r3, #14
 8008674:	617b      	str	r3, [r7, #20]
 8008676:	e057      	b.n	8008728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	4a38      	ldr	r2, [pc, #224]	@ (800875c <USB_SetTurnaroundTime+0x124>)
 800867c:	4293      	cmp	r3, r2
 800867e:	d306      	bcc.n	800868e <USB_SetTurnaroundTime+0x56>
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	4a37      	ldr	r2, [pc, #220]	@ (8008760 <USB_SetTurnaroundTime+0x128>)
 8008684:	4293      	cmp	r3, r2
 8008686:	d202      	bcs.n	800868e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008688:	230d      	movs	r3, #13
 800868a:	617b      	str	r3, [r7, #20]
 800868c:	e04c      	b.n	8008728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	4a33      	ldr	r2, [pc, #204]	@ (8008760 <USB_SetTurnaroundTime+0x128>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d306      	bcc.n	80086a4 <USB_SetTurnaroundTime+0x6c>
 8008696:	68bb      	ldr	r3, [r7, #8]
 8008698:	4a32      	ldr	r2, [pc, #200]	@ (8008764 <USB_SetTurnaroundTime+0x12c>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d802      	bhi.n	80086a4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800869e:	230c      	movs	r3, #12
 80086a0:	617b      	str	r3, [r7, #20]
 80086a2:	e041      	b.n	8008728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	4a2f      	ldr	r2, [pc, #188]	@ (8008764 <USB_SetTurnaroundTime+0x12c>)
 80086a8:	4293      	cmp	r3, r2
 80086aa:	d906      	bls.n	80086ba <USB_SetTurnaroundTime+0x82>
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	4a2e      	ldr	r2, [pc, #184]	@ (8008768 <USB_SetTurnaroundTime+0x130>)
 80086b0:	4293      	cmp	r3, r2
 80086b2:	d802      	bhi.n	80086ba <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80086b4:	230b      	movs	r3, #11
 80086b6:	617b      	str	r3, [r7, #20]
 80086b8:	e036      	b.n	8008728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80086ba:	68bb      	ldr	r3, [r7, #8]
 80086bc:	4a2a      	ldr	r2, [pc, #168]	@ (8008768 <USB_SetTurnaroundTime+0x130>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d906      	bls.n	80086d0 <USB_SetTurnaroundTime+0x98>
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	4a29      	ldr	r2, [pc, #164]	@ (800876c <USB_SetTurnaroundTime+0x134>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d802      	bhi.n	80086d0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80086ca:	230a      	movs	r3, #10
 80086cc:	617b      	str	r3, [r7, #20]
 80086ce:	e02b      	b.n	8008728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	4a26      	ldr	r2, [pc, #152]	@ (800876c <USB_SetTurnaroundTime+0x134>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d906      	bls.n	80086e6 <USB_SetTurnaroundTime+0xae>
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	4a25      	ldr	r2, [pc, #148]	@ (8008770 <USB_SetTurnaroundTime+0x138>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d202      	bcs.n	80086e6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80086e0:	2309      	movs	r3, #9
 80086e2:	617b      	str	r3, [r7, #20]
 80086e4:	e020      	b.n	8008728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	4a21      	ldr	r2, [pc, #132]	@ (8008770 <USB_SetTurnaroundTime+0x138>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d306      	bcc.n	80086fc <USB_SetTurnaroundTime+0xc4>
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	4a20      	ldr	r2, [pc, #128]	@ (8008774 <USB_SetTurnaroundTime+0x13c>)
 80086f2:	4293      	cmp	r3, r2
 80086f4:	d802      	bhi.n	80086fc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80086f6:	2308      	movs	r3, #8
 80086f8:	617b      	str	r3, [r7, #20]
 80086fa:	e015      	b.n	8008728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	4a1d      	ldr	r2, [pc, #116]	@ (8008774 <USB_SetTurnaroundTime+0x13c>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d906      	bls.n	8008712 <USB_SetTurnaroundTime+0xda>
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	4a1c      	ldr	r2, [pc, #112]	@ (8008778 <USB_SetTurnaroundTime+0x140>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d202      	bcs.n	8008712 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800870c:	2307      	movs	r3, #7
 800870e:	617b      	str	r3, [r7, #20]
 8008710:	e00a      	b.n	8008728 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008712:	2306      	movs	r3, #6
 8008714:	617b      	str	r3, [r7, #20]
 8008716:	e007      	b.n	8008728 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008718:	79fb      	ldrb	r3, [r7, #7]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d102      	bne.n	8008724 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800871e:	2309      	movs	r3, #9
 8008720:	617b      	str	r3, [r7, #20]
 8008722:	e001      	b.n	8008728 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008724:	2309      	movs	r3, #9
 8008726:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	68db      	ldr	r3, [r3, #12]
 800872c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	68da      	ldr	r2, [r3, #12]
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	029b      	lsls	r3, r3, #10
 800873c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8008740:	431a      	orrs	r2, r3
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008746:	2300      	movs	r3, #0
}
 8008748:	4618      	mov	r0, r3
 800874a:	371c      	adds	r7, #28
 800874c:	46bd      	mov	sp, r7
 800874e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008752:	4770      	bx	lr
 8008754:	00d8acbf 	.word	0x00d8acbf
 8008758:	00e4e1c0 	.word	0x00e4e1c0
 800875c:	00f42400 	.word	0x00f42400
 8008760:	01067380 	.word	0x01067380
 8008764:	011a499f 	.word	0x011a499f
 8008768:	01312cff 	.word	0x01312cff
 800876c:	014ca43f 	.word	0x014ca43f
 8008770:	016e3600 	.word	0x016e3600
 8008774:	01a6ab1f 	.word	0x01a6ab1f
 8008778:	01e84800 	.word	0x01e84800

0800877c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800877c:	b480      	push	{r7}
 800877e:	b083      	sub	sp, #12
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	689b      	ldr	r3, [r3, #8]
 8008788:	f043 0201 	orr.w	r2, r3, #1
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008790:	2300      	movs	r3, #0
}
 8008792:	4618      	mov	r0, r3
 8008794:	370c      	adds	r7, #12
 8008796:	46bd      	mov	sp, r7
 8008798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879c:	4770      	bx	lr

0800879e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800879e:	b480      	push	{r7}
 80087a0:	b083      	sub	sp, #12
 80087a2:	af00      	add	r7, sp, #0
 80087a4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	689b      	ldr	r3, [r3, #8]
 80087aa:	f023 0201 	bic.w	r2, r3, #1
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80087b2:	2300      	movs	r3, #0
}
 80087b4:	4618      	mov	r0, r3
 80087b6:	370c      	adds	r7, #12
 80087b8:	46bd      	mov	sp, r7
 80087ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087be:	4770      	bx	lr

080087c0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b084      	sub	sp, #16
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
 80087c8:	460b      	mov	r3, r1
 80087ca:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80087cc:	2300      	movs	r3, #0
 80087ce:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	68db      	ldr	r3, [r3, #12]
 80087d4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80087dc:	78fb      	ldrb	r3, [r7, #3]
 80087de:	2b01      	cmp	r3, #1
 80087e0:	d115      	bne.n	800880e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	68db      	ldr	r3, [r3, #12]
 80087e6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80087ee:	200a      	movs	r0, #10
 80087f0:	f7fa fd24 	bl	800323c <HAL_Delay>
      ms += 10U;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	330a      	adds	r3, #10
 80087f8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f001 f93f 	bl	8009a7e <USB_GetMode>
 8008800:	4603      	mov	r3, r0
 8008802:	2b01      	cmp	r3, #1
 8008804:	d01e      	beq.n	8008844 <USB_SetCurrentMode+0x84>
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	2bc7      	cmp	r3, #199	@ 0xc7
 800880a:	d9f0      	bls.n	80087ee <USB_SetCurrentMode+0x2e>
 800880c:	e01a      	b.n	8008844 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800880e:	78fb      	ldrb	r3, [r7, #3]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d115      	bne.n	8008840 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	68db      	ldr	r3, [r3, #12]
 8008818:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008820:	200a      	movs	r0, #10
 8008822:	f7fa fd0b 	bl	800323c <HAL_Delay>
      ms += 10U;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	330a      	adds	r3, #10
 800882a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	f001 f926 	bl	8009a7e <USB_GetMode>
 8008832:	4603      	mov	r3, r0
 8008834:	2b00      	cmp	r3, #0
 8008836:	d005      	beq.n	8008844 <USB_SetCurrentMode+0x84>
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2bc7      	cmp	r3, #199	@ 0xc7
 800883c:	d9f0      	bls.n	8008820 <USB_SetCurrentMode+0x60>
 800883e:	e001      	b.n	8008844 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008840:	2301      	movs	r3, #1
 8008842:	e005      	b.n	8008850 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	2bc8      	cmp	r3, #200	@ 0xc8
 8008848:	d101      	bne.n	800884e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800884a:	2301      	movs	r3, #1
 800884c:	e000      	b.n	8008850 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800884e:	2300      	movs	r3, #0
}
 8008850:	4618      	mov	r0, r3
 8008852:	3710      	adds	r7, #16
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}

08008858 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008858:	b084      	sub	sp, #16
 800885a:	b580      	push	{r7, lr}
 800885c:	b086      	sub	sp, #24
 800885e:	af00      	add	r7, sp, #0
 8008860:	6078      	str	r0, [r7, #4]
 8008862:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008866:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800886a:	2300      	movs	r3, #0
 800886c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008872:	2300      	movs	r3, #0
 8008874:	613b      	str	r3, [r7, #16]
 8008876:	e009      	b.n	800888c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008878:	687a      	ldr	r2, [r7, #4]
 800887a:	693b      	ldr	r3, [r7, #16]
 800887c:	3340      	adds	r3, #64	@ 0x40
 800887e:	009b      	lsls	r3, r3, #2
 8008880:	4413      	add	r3, r2
 8008882:	2200      	movs	r2, #0
 8008884:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008886:	693b      	ldr	r3, [r7, #16]
 8008888:	3301      	adds	r3, #1
 800888a:	613b      	str	r3, [r7, #16]
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	2b0e      	cmp	r3, #14
 8008890:	d9f2      	bls.n	8008878 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008892:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008896:	2b00      	cmp	r3, #0
 8008898:	d11c      	bne.n	80088d4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088a0:	685b      	ldr	r3, [r3, #4]
 80088a2:	68fa      	ldr	r2, [r7, #12]
 80088a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80088a8:	f043 0302 	orr.w	r3, r3, #2
 80088ac:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088b2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088be:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088ca:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	639a      	str	r2, [r3, #56]	@ 0x38
 80088d2:	e00b      	b.n	80088ec <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088d8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088e4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80088f2:	461a      	mov	r2, r3
 80088f4:	2300      	movs	r3, #0
 80088f6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80088f8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80088fc:	2b01      	cmp	r3, #1
 80088fe:	d10d      	bne.n	800891c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008900:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008904:	2b00      	cmp	r3, #0
 8008906:	d104      	bne.n	8008912 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008908:	2100      	movs	r1, #0
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	f000 f968 	bl	8008be0 <USB_SetDevSpeed>
 8008910:	e008      	b.n	8008924 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008912:	2101      	movs	r1, #1
 8008914:	6878      	ldr	r0, [r7, #4]
 8008916:	f000 f963 	bl	8008be0 <USB_SetDevSpeed>
 800891a:	e003      	b.n	8008924 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800891c:	2103      	movs	r1, #3
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	f000 f95e 	bl	8008be0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008924:	2110      	movs	r1, #16
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f000 f8fa 	bl	8008b20 <USB_FlushTxFifo>
 800892c:	4603      	mov	r3, r0
 800892e:	2b00      	cmp	r3, #0
 8008930:	d001      	beq.n	8008936 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8008932:	2301      	movs	r3, #1
 8008934:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	f000 f924 	bl	8008b84 <USB_FlushRxFifo>
 800893c:	4603      	mov	r3, r0
 800893e:	2b00      	cmp	r3, #0
 8008940:	d001      	beq.n	8008946 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8008942:	2301      	movs	r3, #1
 8008944:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800894c:	461a      	mov	r2, r3
 800894e:	2300      	movs	r3, #0
 8008950:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008958:	461a      	mov	r2, r3
 800895a:	2300      	movs	r3, #0
 800895c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008964:	461a      	mov	r2, r3
 8008966:	2300      	movs	r3, #0
 8008968:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800896a:	2300      	movs	r3, #0
 800896c:	613b      	str	r3, [r7, #16]
 800896e:	e043      	b.n	80089f8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008970:	693b      	ldr	r3, [r7, #16]
 8008972:	015a      	lsls	r2, r3, #5
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	4413      	add	r3, r2
 8008978:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008982:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008986:	d118      	bne.n	80089ba <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008988:	693b      	ldr	r3, [r7, #16]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d10a      	bne.n	80089a4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	015a      	lsls	r2, r3, #5
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	4413      	add	r3, r2
 8008996:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800899a:	461a      	mov	r2, r3
 800899c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80089a0:	6013      	str	r3, [r2, #0]
 80089a2:	e013      	b.n	80089cc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80089a4:	693b      	ldr	r3, [r7, #16]
 80089a6:	015a      	lsls	r2, r3, #5
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	4413      	add	r3, r2
 80089ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089b0:	461a      	mov	r2, r3
 80089b2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80089b6:	6013      	str	r3, [r2, #0]
 80089b8:	e008      	b.n	80089cc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80089ba:	693b      	ldr	r3, [r7, #16]
 80089bc:	015a      	lsls	r2, r3, #5
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	4413      	add	r3, r2
 80089c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089c6:	461a      	mov	r2, r3
 80089c8:	2300      	movs	r3, #0
 80089ca:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80089cc:	693b      	ldr	r3, [r7, #16]
 80089ce:	015a      	lsls	r2, r3, #5
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	4413      	add	r3, r2
 80089d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089d8:	461a      	mov	r2, r3
 80089da:	2300      	movs	r3, #0
 80089dc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80089de:	693b      	ldr	r3, [r7, #16]
 80089e0:	015a      	lsls	r2, r3, #5
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	4413      	add	r3, r2
 80089e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089ea:	461a      	mov	r2, r3
 80089ec:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80089f0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	3301      	adds	r3, #1
 80089f6:	613b      	str	r3, [r7, #16]
 80089f8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80089fc:	461a      	mov	r2, r3
 80089fe:	693b      	ldr	r3, [r7, #16]
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d3b5      	bcc.n	8008970 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008a04:	2300      	movs	r3, #0
 8008a06:	613b      	str	r3, [r7, #16]
 8008a08:	e043      	b.n	8008a92 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008a0a:	693b      	ldr	r3, [r7, #16]
 8008a0c:	015a      	lsls	r2, r3, #5
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	4413      	add	r3, r2
 8008a12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a1c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a20:	d118      	bne.n	8008a54 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8008a22:	693b      	ldr	r3, [r7, #16]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d10a      	bne.n	8008a3e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008a28:	693b      	ldr	r3, [r7, #16]
 8008a2a:	015a      	lsls	r2, r3, #5
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	4413      	add	r3, r2
 8008a30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a34:	461a      	mov	r2, r3
 8008a36:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008a3a:	6013      	str	r3, [r2, #0]
 8008a3c:	e013      	b.n	8008a66 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008a3e:	693b      	ldr	r3, [r7, #16]
 8008a40:	015a      	lsls	r2, r3, #5
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	4413      	add	r3, r2
 8008a46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a4a:	461a      	mov	r2, r3
 8008a4c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008a50:	6013      	str	r3, [r2, #0]
 8008a52:	e008      	b.n	8008a66 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008a54:	693b      	ldr	r3, [r7, #16]
 8008a56:	015a      	lsls	r2, r3, #5
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	4413      	add	r3, r2
 8008a5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a60:	461a      	mov	r2, r3
 8008a62:	2300      	movs	r3, #0
 8008a64:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008a66:	693b      	ldr	r3, [r7, #16]
 8008a68:	015a      	lsls	r2, r3, #5
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	4413      	add	r3, r2
 8008a6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a72:	461a      	mov	r2, r3
 8008a74:	2300      	movs	r3, #0
 8008a76:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008a78:	693b      	ldr	r3, [r7, #16]
 8008a7a:	015a      	lsls	r2, r3, #5
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	4413      	add	r3, r2
 8008a80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a84:	461a      	mov	r2, r3
 8008a86:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008a8a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	3301      	adds	r3, #1
 8008a90:	613b      	str	r3, [r7, #16]
 8008a92:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008a96:	461a      	mov	r2, r3
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d3b5      	bcc.n	8008a0a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008aa4:	691b      	ldr	r3, [r3, #16]
 8008aa6:	68fa      	ldr	r2, [r7, #12]
 8008aa8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008aac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ab0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008abe:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008ac0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d105      	bne.n	8008ad4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	699b      	ldr	r3, [r3, #24]
 8008acc:	f043 0210 	orr.w	r2, r3, #16
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	699a      	ldr	r2, [r3, #24]
 8008ad8:	4b10      	ldr	r3, [pc, #64]	@ (8008b1c <USB_DevInit+0x2c4>)
 8008ada:	4313      	orrs	r3, r2
 8008adc:	687a      	ldr	r2, [r7, #4]
 8008ade:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008ae0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d005      	beq.n	8008af4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	699b      	ldr	r3, [r3, #24]
 8008aec:	f043 0208 	orr.w	r2, r3, #8
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008af4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008af8:	2b01      	cmp	r3, #1
 8008afa:	d107      	bne.n	8008b0c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	699b      	ldr	r3, [r3, #24]
 8008b00:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008b04:	f043 0304 	orr.w	r3, r3, #4
 8008b08:	687a      	ldr	r2, [r7, #4]
 8008b0a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008b0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b0e:	4618      	mov	r0, r3
 8008b10:	3718      	adds	r7, #24
 8008b12:	46bd      	mov	sp, r7
 8008b14:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008b18:	b004      	add	sp, #16
 8008b1a:	4770      	bx	lr
 8008b1c:	803c3800 	.word	0x803c3800

08008b20 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008b20:	b480      	push	{r7}
 8008b22:	b085      	sub	sp, #20
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
 8008b28:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	3301      	adds	r3, #1
 8008b32:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008b3a:	d901      	bls.n	8008b40 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008b3c:	2303      	movs	r3, #3
 8008b3e:	e01b      	b.n	8008b78 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	691b      	ldr	r3, [r3, #16]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	daf2      	bge.n	8008b2e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008b48:	2300      	movs	r3, #0
 8008b4a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	019b      	lsls	r3, r3, #6
 8008b50:	f043 0220 	orr.w	r2, r3, #32
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	3301      	adds	r3, #1
 8008b5c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008b64:	d901      	bls.n	8008b6a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008b66:	2303      	movs	r3, #3
 8008b68:	e006      	b.n	8008b78 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	691b      	ldr	r3, [r3, #16]
 8008b6e:	f003 0320 	and.w	r3, r3, #32
 8008b72:	2b20      	cmp	r3, #32
 8008b74:	d0f0      	beq.n	8008b58 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008b76:	2300      	movs	r3, #0
}
 8008b78:	4618      	mov	r0, r3
 8008b7a:	3714      	adds	r7, #20
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b82:	4770      	bx	lr

08008b84 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b085      	sub	sp, #20
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	3301      	adds	r3, #1
 8008b94:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008b9c:	d901      	bls.n	8008ba2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008b9e:	2303      	movs	r3, #3
 8008ba0:	e018      	b.n	8008bd4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	691b      	ldr	r3, [r3, #16]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	daf2      	bge.n	8008b90 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008baa:	2300      	movs	r3, #0
 8008bac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2210      	movs	r2, #16
 8008bb2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	3301      	adds	r3, #1
 8008bb8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008bc0:	d901      	bls.n	8008bc6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008bc2:	2303      	movs	r3, #3
 8008bc4:	e006      	b.n	8008bd4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	691b      	ldr	r3, [r3, #16]
 8008bca:	f003 0310 	and.w	r3, r3, #16
 8008bce:	2b10      	cmp	r3, #16
 8008bd0:	d0f0      	beq.n	8008bb4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008bd2:	2300      	movs	r3, #0
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	3714      	adds	r7, #20
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bde:	4770      	bx	lr

08008be0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008be0:	b480      	push	{r7}
 8008be2:	b085      	sub	sp, #20
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
 8008be8:	460b      	mov	r3, r1
 8008bea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008bf6:	681a      	ldr	r2, [r3, #0]
 8008bf8:	78fb      	ldrb	r3, [r7, #3]
 8008bfa:	68f9      	ldr	r1, [r7, #12]
 8008bfc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008c00:	4313      	orrs	r3, r2
 8008c02:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008c04:	2300      	movs	r3, #0
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3714      	adds	r7, #20
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c10:	4770      	bx	lr

08008c12 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8008c12:	b480      	push	{r7}
 8008c14:	b087      	sub	sp, #28
 8008c16:	af00      	add	r7, sp, #0
 8008c18:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008c1e:	693b      	ldr	r3, [r7, #16]
 8008c20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c24:	689b      	ldr	r3, [r3, #8]
 8008c26:	f003 0306 	and.w	r3, r3, #6
 8008c2a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d102      	bne.n	8008c38 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008c32:	2300      	movs	r3, #0
 8008c34:	75fb      	strb	r3, [r7, #23]
 8008c36:	e00a      	b.n	8008c4e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	2b02      	cmp	r3, #2
 8008c3c:	d002      	beq.n	8008c44 <USB_GetDevSpeed+0x32>
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	2b06      	cmp	r3, #6
 8008c42:	d102      	bne.n	8008c4a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008c44:	2302      	movs	r3, #2
 8008c46:	75fb      	strb	r3, [r7, #23]
 8008c48:	e001      	b.n	8008c4e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008c4a:	230f      	movs	r3, #15
 8008c4c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008c4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c50:	4618      	mov	r0, r3
 8008c52:	371c      	adds	r7, #28
 8008c54:	46bd      	mov	sp, r7
 8008c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5a:	4770      	bx	lr

08008c5c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008c5c:	b480      	push	{r7}
 8008c5e:	b085      	sub	sp, #20
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
 8008c64:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	781b      	ldrb	r3, [r3, #0]
 8008c6e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	785b      	ldrb	r3, [r3, #1]
 8008c74:	2b01      	cmp	r3, #1
 8008c76:	d13a      	bne.n	8008cee <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c7e:	69da      	ldr	r2, [r3, #28]
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	781b      	ldrb	r3, [r3, #0]
 8008c84:	f003 030f 	and.w	r3, r3, #15
 8008c88:	2101      	movs	r1, #1
 8008c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8008c8e:	b29b      	uxth	r3, r3
 8008c90:	68f9      	ldr	r1, [r7, #12]
 8008c92:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008c96:	4313      	orrs	r3, r2
 8008c98:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	015a      	lsls	r2, r3, #5
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	4413      	add	r3, r2
 8008ca2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d155      	bne.n	8008d5c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	015a      	lsls	r2, r3, #5
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	4413      	add	r3, r2
 8008cb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cbc:	681a      	ldr	r2, [r3, #0]
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	689b      	ldr	r3, [r3, #8]
 8008cc2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	791b      	ldrb	r3, [r3, #4]
 8008cca:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008ccc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008cce:	68bb      	ldr	r3, [r7, #8]
 8008cd0:	059b      	lsls	r3, r3, #22
 8008cd2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008cd4:	4313      	orrs	r3, r2
 8008cd6:	68ba      	ldr	r2, [r7, #8]
 8008cd8:	0151      	lsls	r1, r2, #5
 8008cda:	68fa      	ldr	r2, [r7, #12]
 8008cdc:	440a      	add	r2, r1
 8008cde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ce2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008ce6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008cea:	6013      	str	r3, [r2, #0]
 8008cec:	e036      	b.n	8008d5c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008cf4:	69da      	ldr	r2, [r3, #28]
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	781b      	ldrb	r3, [r3, #0]
 8008cfa:	f003 030f 	and.w	r3, r3, #15
 8008cfe:	2101      	movs	r1, #1
 8008d00:	fa01 f303 	lsl.w	r3, r1, r3
 8008d04:	041b      	lsls	r3, r3, #16
 8008d06:	68f9      	ldr	r1, [r7, #12]
 8008d08:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008d0c:	4313      	orrs	r3, r2
 8008d0e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008d10:	68bb      	ldr	r3, [r7, #8]
 8008d12:	015a      	lsls	r2, r3, #5
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	4413      	add	r3, r2
 8008d18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d11a      	bne.n	8008d5c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008d26:	68bb      	ldr	r3, [r7, #8]
 8008d28:	015a      	lsls	r2, r3, #5
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	4413      	add	r3, r2
 8008d2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d32:	681a      	ldr	r2, [r3, #0]
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	689b      	ldr	r3, [r3, #8]
 8008d38:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	791b      	ldrb	r3, [r3, #4]
 8008d40:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008d42:	430b      	orrs	r3, r1
 8008d44:	4313      	orrs	r3, r2
 8008d46:	68ba      	ldr	r2, [r7, #8]
 8008d48:	0151      	lsls	r1, r2, #5
 8008d4a:	68fa      	ldr	r2, [r7, #12]
 8008d4c:	440a      	add	r2, r1
 8008d4e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d5a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008d5c:	2300      	movs	r3, #0
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	3714      	adds	r7, #20
 8008d62:	46bd      	mov	sp, r7
 8008d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d68:	4770      	bx	lr
	...

08008d6c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	b085      	sub	sp, #20
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
 8008d74:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	781b      	ldrb	r3, [r3, #0]
 8008d7e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	785b      	ldrb	r3, [r3, #1]
 8008d84:	2b01      	cmp	r3, #1
 8008d86:	d161      	bne.n	8008e4c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008d88:	68bb      	ldr	r3, [r7, #8]
 8008d8a:	015a      	lsls	r2, r3, #5
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	4413      	add	r3, r2
 8008d90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d9e:	d11f      	bne.n	8008de0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	015a      	lsls	r2, r3, #5
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	4413      	add	r3, r2
 8008da8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	68ba      	ldr	r2, [r7, #8]
 8008db0:	0151      	lsls	r1, r2, #5
 8008db2:	68fa      	ldr	r2, [r7, #12]
 8008db4:	440a      	add	r2, r1
 8008db6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008dba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008dbe:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	015a      	lsls	r2, r3, #5
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	4413      	add	r3, r2
 8008dc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	68ba      	ldr	r2, [r7, #8]
 8008dd0:	0151      	lsls	r1, r2, #5
 8008dd2:	68fa      	ldr	r2, [r7, #12]
 8008dd4:	440a      	add	r2, r1
 8008dd6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008dda:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008dde:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008de6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	781b      	ldrb	r3, [r3, #0]
 8008dec:	f003 030f 	and.w	r3, r3, #15
 8008df0:	2101      	movs	r1, #1
 8008df2:	fa01 f303 	lsl.w	r3, r1, r3
 8008df6:	b29b      	uxth	r3, r3
 8008df8:	43db      	mvns	r3, r3
 8008dfa:	68f9      	ldr	r1, [r7, #12]
 8008dfc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008e00:	4013      	ands	r3, r2
 8008e02:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e0a:	69da      	ldr	r2, [r3, #28]
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	781b      	ldrb	r3, [r3, #0]
 8008e10:	f003 030f 	and.w	r3, r3, #15
 8008e14:	2101      	movs	r1, #1
 8008e16:	fa01 f303 	lsl.w	r3, r1, r3
 8008e1a:	b29b      	uxth	r3, r3
 8008e1c:	43db      	mvns	r3, r3
 8008e1e:	68f9      	ldr	r1, [r7, #12]
 8008e20:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008e24:	4013      	ands	r3, r2
 8008e26:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	015a      	lsls	r2, r3, #5
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	4413      	add	r3, r2
 8008e30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e34:	681a      	ldr	r2, [r3, #0]
 8008e36:	68bb      	ldr	r3, [r7, #8]
 8008e38:	0159      	lsls	r1, r3, #5
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	440b      	add	r3, r1
 8008e3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e42:	4619      	mov	r1, r3
 8008e44:	4b35      	ldr	r3, [pc, #212]	@ (8008f1c <USB_DeactivateEndpoint+0x1b0>)
 8008e46:	4013      	ands	r3, r2
 8008e48:	600b      	str	r3, [r1, #0]
 8008e4a:	e060      	b.n	8008f0e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	015a      	lsls	r2, r3, #5
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	4413      	add	r3, r2
 8008e54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008e5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e62:	d11f      	bne.n	8008ea4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008e64:	68bb      	ldr	r3, [r7, #8]
 8008e66:	015a      	lsls	r2, r3, #5
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	4413      	add	r3, r2
 8008e6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	68ba      	ldr	r2, [r7, #8]
 8008e74:	0151      	lsls	r1, r2, #5
 8008e76:	68fa      	ldr	r2, [r7, #12]
 8008e78:	440a      	add	r2, r1
 8008e7a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e7e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008e82:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	015a      	lsls	r2, r3, #5
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	4413      	add	r3, r2
 8008e8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	68ba      	ldr	r2, [r7, #8]
 8008e94:	0151      	lsls	r1, r2, #5
 8008e96:	68fa      	ldr	r2, [r7, #12]
 8008e98:	440a      	add	r2, r1
 8008e9a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e9e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008ea2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008eaa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	781b      	ldrb	r3, [r3, #0]
 8008eb0:	f003 030f 	and.w	r3, r3, #15
 8008eb4:	2101      	movs	r1, #1
 8008eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8008eba:	041b      	lsls	r3, r3, #16
 8008ebc:	43db      	mvns	r3, r3
 8008ebe:	68f9      	ldr	r1, [r7, #12]
 8008ec0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008ec4:	4013      	ands	r3, r2
 8008ec6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ece:	69da      	ldr	r2, [r3, #28]
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	781b      	ldrb	r3, [r3, #0]
 8008ed4:	f003 030f 	and.w	r3, r3, #15
 8008ed8:	2101      	movs	r1, #1
 8008eda:	fa01 f303 	lsl.w	r3, r1, r3
 8008ede:	041b      	lsls	r3, r3, #16
 8008ee0:	43db      	mvns	r3, r3
 8008ee2:	68f9      	ldr	r1, [r7, #12]
 8008ee4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008ee8:	4013      	ands	r3, r2
 8008eea:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	015a      	lsls	r2, r3, #5
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	4413      	add	r3, r2
 8008ef4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ef8:	681a      	ldr	r2, [r3, #0]
 8008efa:	68bb      	ldr	r3, [r7, #8]
 8008efc:	0159      	lsls	r1, r3, #5
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	440b      	add	r3, r1
 8008f02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f06:	4619      	mov	r1, r3
 8008f08:	4b05      	ldr	r3, [pc, #20]	@ (8008f20 <USB_DeactivateEndpoint+0x1b4>)
 8008f0a:	4013      	ands	r3, r2
 8008f0c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008f0e:	2300      	movs	r3, #0
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3714      	adds	r7, #20
 8008f14:	46bd      	mov	sp, r7
 8008f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1a:	4770      	bx	lr
 8008f1c:	ec337800 	.word	0xec337800
 8008f20:	eff37800 	.word	0xeff37800

08008f24 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b08a      	sub	sp, #40	@ 0x28
 8008f28:	af02      	add	r7, sp, #8
 8008f2a:	60f8      	str	r0, [r7, #12]
 8008f2c:	60b9      	str	r1, [r7, #8]
 8008f2e:	4613      	mov	r3, r2
 8008f30:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	781b      	ldrb	r3, [r3, #0]
 8008f3a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	785b      	ldrb	r3, [r3, #1]
 8008f40:	2b01      	cmp	r3, #1
 8008f42:	f040 817f 	bne.w	8009244 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	691b      	ldr	r3, [r3, #16]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d132      	bne.n	8008fb4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008f4e:	69bb      	ldr	r3, [r7, #24]
 8008f50:	015a      	lsls	r2, r3, #5
 8008f52:	69fb      	ldr	r3, [r7, #28]
 8008f54:	4413      	add	r3, r2
 8008f56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f5a:	691b      	ldr	r3, [r3, #16]
 8008f5c:	69ba      	ldr	r2, [r7, #24]
 8008f5e:	0151      	lsls	r1, r2, #5
 8008f60:	69fa      	ldr	r2, [r7, #28]
 8008f62:	440a      	add	r2, r1
 8008f64:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f68:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008f6c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008f70:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008f72:	69bb      	ldr	r3, [r7, #24]
 8008f74:	015a      	lsls	r2, r3, #5
 8008f76:	69fb      	ldr	r3, [r7, #28]
 8008f78:	4413      	add	r3, r2
 8008f7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f7e:	691b      	ldr	r3, [r3, #16]
 8008f80:	69ba      	ldr	r2, [r7, #24]
 8008f82:	0151      	lsls	r1, r2, #5
 8008f84:	69fa      	ldr	r2, [r7, #28]
 8008f86:	440a      	add	r2, r1
 8008f88:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f8c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008f90:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008f92:	69bb      	ldr	r3, [r7, #24]
 8008f94:	015a      	lsls	r2, r3, #5
 8008f96:	69fb      	ldr	r3, [r7, #28]
 8008f98:	4413      	add	r3, r2
 8008f9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f9e:	691b      	ldr	r3, [r3, #16]
 8008fa0:	69ba      	ldr	r2, [r7, #24]
 8008fa2:	0151      	lsls	r1, r2, #5
 8008fa4:	69fa      	ldr	r2, [r7, #28]
 8008fa6:	440a      	add	r2, r1
 8008fa8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008fac:	0cdb      	lsrs	r3, r3, #19
 8008fae:	04db      	lsls	r3, r3, #19
 8008fb0:	6113      	str	r3, [r2, #16]
 8008fb2:	e097      	b.n	80090e4 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008fb4:	69bb      	ldr	r3, [r7, #24]
 8008fb6:	015a      	lsls	r2, r3, #5
 8008fb8:	69fb      	ldr	r3, [r7, #28]
 8008fba:	4413      	add	r3, r2
 8008fbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fc0:	691b      	ldr	r3, [r3, #16]
 8008fc2:	69ba      	ldr	r2, [r7, #24]
 8008fc4:	0151      	lsls	r1, r2, #5
 8008fc6:	69fa      	ldr	r2, [r7, #28]
 8008fc8:	440a      	add	r2, r1
 8008fca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008fce:	0cdb      	lsrs	r3, r3, #19
 8008fd0:	04db      	lsls	r3, r3, #19
 8008fd2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008fd4:	69bb      	ldr	r3, [r7, #24]
 8008fd6:	015a      	lsls	r2, r3, #5
 8008fd8:	69fb      	ldr	r3, [r7, #28]
 8008fda:	4413      	add	r3, r2
 8008fdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fe0:	691b      	ldr	r3, [r3, #16]
 8008fe2:	69ba      	ldr	r2, [r7, #24]
 8008fe4:	0151      	lsls	r1, r2, #5
 8008fe6:	69fa      	ldr	r2, [r7, #28]
 8008fe8:	440a      	add	r2, r1
 8008fea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008fee:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008ff2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008ff6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8008ff8:	69bb      	ldr	r3, [r7, #24]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d11a      	bne.n	8009034 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8008ffe:	68bb      	ldr	r3, [r7, #8]
 8009000:	691a      	ldr	r2, [r3, #16]
 8009002:	68bb      	ldr	r3, [r7, #8]
 8009004:	689b      	ldr	r3, [r3, #8]
 8009006:	429a      	cmp	r2, r3
 8009008:	d903      	bls.n	8009012 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800900a:	68bb      	ldr	r3, [r7, #8]
 800900c:	689a      	ldr	r2, [r3, #8]
 800900e:	68bb      	ldr	r3, [r7, #8]
 8009010:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009012:	69bb      	ldr	r3, [r7, #24]
 8009014:	015a      	lsls	r2, r3, #5
 8009016:	69fb      	ldr	r3, [r7, #28]
 8009018:	4413      	add	r3, r2
 800901a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800901e:	691b      	ldr	r3, [r3, #16]
 8009020:	69ba      	ldr	r2, [r7, #24]
 8009022:	0151      	lsls	r1, r2, #5
 8009024:	69fa      	ldr	r2, [r7, #28]
 8009026:	440a      	add	r2, r1
 8009028:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800902c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009030:	6113      	str	r3, [r2, #16]
 8009032:	e044      	b.n	80090be <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	691a      	ldr	r2, [r3, #16]
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	689b      	ldr	r3, [r3, #8]
 800903c:	4413      	add	r3, r2
 800903e:	1e5a      	subs	r2, r3, #1
 8009040:	68bb      	ldr	r3, [r7, #8]
 8009042:	689b      	ldr	r3, [r3, #8]
 8009044:	fbb2 f3f3 	udiv	r3, r2, r3
 8009048:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800904a:	69bb      	ldr	r3, [r7, #24]
 800904c:	015a      	lsls	r2, r3, #5
 800904e:	69fb      	ldr	r3, [r7, #28]
 8009050:	4413      	add	r3, r2
 8009052:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009056:	691a      	ldr	r2, [r3, #16]
 8009058:	8afb      	ldrh	r3, [r7, #22]
 800905a:	04d9      	lsls	r1, r3, #19
 800905c:	4ba4      	ldr	r3, [pc, #656]	@ (80092f0 <USB_EPStartXfer+0x3cc>)
 800905e:	400b      	ands	r3, r1
 8009060:	69b9      	ldr	r1, [r7, #24]
 8009062:	0148      	lsls	r0, r1, #5
 8009064:	69f9      	ldr	r1, [r7, #28]
 8009066:	4401      	add	r1, r0
 8009068:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800906c:	4313      	orrs	r3, r2
 800906e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	791b      	ldrb	r3, [r3, #4]
 8009074:	2b01      	cmp	r3, #1
 8009076:	d122      	bne.n	80090be <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009078:	69bb      	ldr	r3, [r7, #24]
 800907a:	015a      	lsls	r2, r3, #5
 800907c:	69fb      	ldr	r3, [r7, #28]
 800907e:	4413      	add	r3, r2
 8009080:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009084:	691b      	ldr	r3, [r3, #16]
 8009086:	69ba      	ldr	r2, [r7, #24]
 8009088:	0151      	lsls	r1, r2, #5
 800908a:	69fa      	ldr	r2, [r7, #28]
 800908c:	440a      	add	r2, r1
 800908e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009092:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8009096:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8009098:	69bb      	ldr	r3, [r7, #24]
 800909a:	015a      	lsls	r2, r3, #5
 800909c:	69fb      	ldr	r3, [r7, #28]
 800909e:	4413      	add	r3, r2
 80090a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090a4:	691a      	ldr	r2, [r3, #16]
 80090a6:	8afb      	ldrh	r3, [r7, #22]
 80090a8:	075b      	lsls	r3, r3, #29
 80090aa:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80090ae:	69b9      	ldr	r1, [r7, #24]
 80090b0:	0148      	lsls	r0, r1, #5
 80090b2:	69f9      	ldr	r1, [r7, #28]
 80090b4:	4401      	add	r1, r0
 80090b6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80090ba:	4313      	orrs	r3, r2
 80090bc:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80090be:	69bb      	ldr	r3, [r7, #24]
 80090c0:	015a      	lsls	r2, r3, #5
 80090c2:	69fb      	ldr	r3, [r7, #28]
 80090c4:	4413      	add	r3, r2
 80090c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090ca:	691a      	ldr	r2, [r3, #16]
 80090cc:	68bb      	ldr	r3, [r7, #8]
 80090ce:	691b      	ldr	r3, [r3, #16]
 80090d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80090d4:	69b9      	ldr	r1, [r7, #24]
 80090d6:	0148      	lsls	r0, r1, #5
 80090d8:	69f9      	ldr	r1, [r7, #28]
 80090da:	4401      	add	r1, r0
 80090dc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80090e0:	4313      	orrs	r3, r2
 80090e2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80090e4:	79fb      	ldrb	r3, [r7, #7]
 80090e6:	2b01      	cmp	r3, #1
 80090e8:	d14b      	bne.n	8009182 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80090ea:	68bb      	ldr	r3, [r7, #8]
 80090ec:	69db      	ldr	r3, [r3, #28]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d009      	beq.n	8009106 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80090f2:	69bb      	ldr	r3, [r7, #24]
 80090f4:	015a      	lsls	r2, r3, #5
 80090f6:	69fb      	ldr	r3, [r7, #28]
 80090f8:	4413      	add	r3, r2
 80090fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090fe:	461a      	mov	r2, r3
 8009100:	68bb      	ldr	r3, [r7, #8]
 8009102:	69db      	ldr	r3, [r3, #28]
 8009104:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	791b      	ldrb	r3, [r3, #4]
 800910a:	2b01      	cmp	r3, #1
 800910c:	d128      	bne.n	8009160 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800910e:	69fb      	ldr	r3, [r7, #28]
 8009110:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009114:	689b      	ldr	r3, [r3, #8]
 8009116:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800911a:	2b00      	cmp	r3, #0
 800911c:	d110      	bne.n	8009140 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800911e:	69bb      	ldr	r3, [r7, #24]
 8009120:	015a      	lsls	r2, r3, #5
 8009122:	69fb      	ldr	r3, [r7, #28]
 8009124:	4413      	add	r3, r2
 8009126:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	69ba      	ldr	r2, [r7, #24]
 800912e:	0151      	lsls	r1, r2, #5
 8009130:	69fa      	ldr	r2, [r7, #28]
 8009132:	440a      	add	r2, r1
 8009134:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009138:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800913c:	6013      	str	r3, [r2, #0]
 800913e:	e00f      	b.n	8009160 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009140:	69bb      	ldr	r3, [r7, #24]
 8009142:	015a      	lsls	r2, r3, #5
 8009144:	69fb      	ldr	r3, [r7, #28]
 8009146:	4413      	add	r3, r2
 8009148:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	69ba      	ldr	r2, [r7, #24]
 8009150:	0151      	lsls	r1, r2, #5
 8009152:	69fa      	ldr	r2, [r7, #28]
 8009154:	440a      	add	r2, r1
 8009156:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800915a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800915e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009160:	69bb      	ldr	r3, [r7, #24]
 8009162:	015a      	lsls	r2, r3, #5
 8009164:	69fb      	ldr	r3, [r7, #28]
 8009166:	4413      	add	r3, r2
 8009168:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	69ba      	ldr	r2, [r7, #24]
 8009170:	0151      	lsls	r1, r2, #5
 8009172:	69fa      	ldr	r2, [r7, #28]
 8009174:	440a      	add	r2, r1
 8009176:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800917a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800917e:	6013      	str	r3, [r2, #0]
 8009180:	e166      	b.n	8009450 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009182:	69bb      	ldr	r3, [r7, #24]
 8009184:	015a      	lsls	r2, r3, #5
 8009186:	69fb      	ldr	r3, [r7, #28]
 8009188:	4413      	add	r3, r2
 800918a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	69ba      	ldr	r2, [r7, #24]
 8009192:	0151      	lsls	r1, r2, #5
 8009194:	69fa      	ldr	r2, [r7, #28]
 8009196:	440a      	add	r2, r1
 8009198:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800919c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80091a0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	791b      	ldrb	r3, [r3, #4]
 80091a6:	2b01      	cmp	r3, #1
 80091a8:	d015      	beq.n	80091d6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80091aa:	68bb      	ldr	r3, [r7, #8]
 80091ac:	691b      	ldr	r3, [r3, #16]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	f000 814e 	beq.w	8009450 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80091b4:	69fb      	ldr	r3, [r7, #28]
 80091b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80091bc:	68bb      	ldr	r3, [r7, #8]
 80091be:	781b      	ldrb	r3, [r3, #0]
 80091c0:	f003 030f 	and.w	r3, r3, #15
 80091c4:	2101      	movs	r1, #1
 80091c6:	fa01 f303 	lsl.w	r3, r1, r3
 80091ca:	69f9      	ldr	r1, [r7, #28]
 80091cc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80091d0:	4313      	orrs	r3, r2
 80091d2:	634b      	str	r3, [r1, #52]	@ 0x34
 80091d4:	e13c      	b.n	8009450 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80091d6:	69fb      	ldr	r3, [r7, #28]
 80091d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091dc:	689b      	ldr	r3, [r3, #8]
 80091de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d110      	bne.n	8009208 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80091e6:	69bb      	ldr	r3, [r7, #24]
 80091e8:	015a      	lsls	r2, r3, #5
 80091ea:	69fb      	ldr	r3, [r7, #28]
 80091ec:	4413      	add	r3, r2
 80091ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	69ba      	ldr	r2, [r7, #24]
 80091f6:	0151      	lsls	r1, r2, #5
 80091f8:	69fa      	ldr	r2, [r7, #28]
 80091fa:	440a      	add	r2, r1
 80091fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009200:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009204:	6013      	str	r3, [r2, #0]
 8009206:	e00f      	b.n	8009228 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009208:	69bb      	ldr	r3, [r7, #24]
 800920a:	015a      	lsls	r2, r3, #5
 800920c:	69fb      	ldr	r3, [r7, #28]
 800920e:	4413      	add	r3, r2
 8009210:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	69ba      	ldr	r2, [r7, #24]
 8009218:	0151      	lsls	r1, r2, #5
 800921a:	69fa      	ldr	r2, [r7, #28]
 800921c:	440a      	add	r2, r1
 800921e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009222:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009226:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	68d9      	ldr	r1, [r3, #12]
 800922c:	68bb      	ldr	r3, [r7, #8]
 800922e:	781a      	ldrb	r2, [r3, #0]
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	691b      	ldr	r3, [r3, #16]
 8009234:	b298      	uxth	r0, r3
 8009236:	79fb      	ldrb	r3, [r7, #7]
 8009238:	9300      	str	r3, [sp, #0]
 800923a:	4603      	mov	r3, r0
 800923c:	68f8      	ldr	r0, [r7, #12]
 800923e:	f000 f9b9 	bl	80095b4 <USB_WritePacket>
 8009242:	e105      	b.n	8009450 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009244:	69bb      	ldr	r3, [r7, #24]
 8009246:	015a      	lsls	r2, r3, #5
 8009248:	69fb      	ldr	r3, [r7, #28]
 800924a:	4413      	add	r3, r2
 800924c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009250:	691b      	ldr	r3, [r3, #16]
 8009252:	69ba      	ldr	r2, [r7, #24]
 8009254:	0151      	lsls	r1, r2, #5
 8009256:	69fa      	ldr	r2, [r7, #28]
 8009258:	440a      	add	r2, r1
 800925a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800925e:	0cdb      	lsrs	r3, r3, #19
 8009260:	04db      	lsls	r3, r3, #19
 8009262:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009264:	69bb      	ldr	r3, [r7, #24]
 8009266:	015a      	lsls	r2, r3, #5
 8009268:	69fb      	ldr	r3, [r7, #28]
 800926a:	4413      	add	r3, r2
 800926c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009270:	691b      	ldr	r3, [r3, #16]
 8009272:	69ba      	ldr	r2, [r7, #24]
 8009274:	0151      	lsls	r1, r2, #5
 8009276:	69fa      	ldr	r2, [r7, #28]
 8009278:	440a      	add	r2, r1
 800927a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800927e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009282:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009286:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8009288:	69bb      	ldr	r3, [r7, #24]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d132      	bne.n	80092f4 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800928e:	68bb      	ldr	r3, [r7, #8]
 8009290:	691b      	ldr	r3, [r3, #16]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d003      	beq.n	800929e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	689a      	ldr	r2, [r3, #8]
 800929a:	68bb      	ldr	r3, [r7, #8]
 800929c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	689a      	ldr	r2, [r3, #8]
 80092a2:	68bb      	ldr	r3, [r7, #8]
 80092a4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80092a6:	69bb      	ldr	r3, [r7, #24]
 80092a8:	015a      	lsls	r2, r3, #5
 80092aa:	69fb      	ldr	r3, [r7, #28]
 80092ac:	4413      	add	r3, r2
 80092ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092b2:	691a      	ldr	r2, [r3, #16]
 80092b4:	68bb      	ldr	r3, [r7, #8]
 80092b6:	6a1b      	ldr	r3, [r3, #32]
 80092b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80092bc:	69b9      	ldr	r1, [r7, #24]
 80092be:	0148      	lsls	r0, r1, #5
 80092c0:	69f9      	ldr	r1, [r7, #28]
 80092c2:	4401      	add	r1, r0
 80092c4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80092c8:	4313      	orrs	r3, r2
 80092ca:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80092cc:	69bb      	ldr	r3, [r7, #24]
 80092ce:	015a      	lsls	r2, r3, #5
 80092d0:	69fb      	ldr	r3, [r7, #28]
 80092d2:	4413      	add	r3, r2
 80092d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092d8:	691b      	ldr	r3, [r3, #16]
 80092da:	69ba      	ldr	r2, [r7, #24]
 80092dc:	0151      	lsls	r1, r2, #5
 80092de:	69fa      	ldr	r2, [r7, #28]
 80092e0:	440a      	add	r2, r1
 80092e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092e6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80092ea:	6113      	str	r3, [r2, #16]
 80092ec:	e062      	b.n	80093b4 <USB_EPStartXfer+0x490>
 80092ee:	bf00      	nop
 80092f0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	691b      	ldr	r3, [r3, #16]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d123      	bne.n	8009344 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80092fc:	69bb      	ldr	r3, [r7, #24]
 80092fe:	015a      	lsls	r2, r3, #5
 8009300:	69fb      	ldr	r3, [r7, #28]
 8009302:	4413      	add	r3, r2
 8009304:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009308:	691a      	ldr	r2, [r3, #16]
 800930a:	68bb      	ldr	r3, [r7, #8]
 800930c:	689b      	ldr	r3, [r3, #8]
 800930e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009312:	69b9      	ldr	r1, [r7, #24]
 8009314:	0148      	lsls	r0, r1, #5
 8009316:	69f9      	ldr	r1, [r7, #28]
 8009318:	4401      	add	r1, r0
 800931a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800931e:	4313      	orrs	r3, r2
 8009320:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009322:	69bb      	ldr	r3, [r7, #24]
 8009324:	015a      	lsls	r2, r3, #5
 8009326:	69fb      	ldr	r3, [r7, #28]
 8009328:	4413      	add	r3, r2
 800932a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800932e:	691b      	ldr	r3, [r3, #16]
 8009330:	69ba      	ldr	r2, [r7, #24]
 8009332:	0151      	lsls	r1, r2, #5
 8009334:	69fa      	ldr	r2, [r7, #28]
 8009336:	440a      	add	r2, r1
 8009338:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800933c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009340:	6113      	str	r3, [r2, #16]
 8009342:	e037      	b.n	80093b4 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	691a      	ldr	r2, [r3, #16]
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	689b      	ldr	r3, [r3, #8]
 800934c:	4413      	add	r3, r2
 800934e:	1e5a      	subs	r2, r3, #1
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	689b      	ldr	r3, [r3, #8]
 8009354:	fbb2 f3f3 	udiv	r3, r2, r3
 8009358:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800935a:	68bb      	ldr	r3, [r7, #8]
 800935c:	689b      	ldr	r3, [r3, #8]
 800935e:	8afa      	ldrh	r2, [r7, #22]
 8009360:	fb03 f202 	mul.w	r2, r3, r2
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009368:	69bb      	ldr	r3, [r7, #24]
 800936a:	015a      	lsls	r2, r3, #5
 800936c:	69fb      	ldr	r3, [r7, #28]
 800936e:	4413      	add	r3, r2
 8009370:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009374:	691a      	ldr	r2, [r3, #16]
 8009376:	8afb      	ldrh	r3, [r7, #22]
 8009378:	04d9      	lsls	r1, r3, #19
 800937a:	4b38      	ldr	r3, [pc, #224]	@ (800945c <USB_EPStartXfer+0x538>)
 800937c:	400b      	ands	r3, r1
 800937e:	69b9      	ldr	r1, [r7, #24]
 8009380:	0148      	lsls	r0, r1, #5
 8009382:	69f9      	ldr	r1, [r7, #28]
 8009384:	4401      	add	r1, r0
 8009386:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800938a:	4313      	orrs	r3, r2
 800938c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800938e:	69bb      	ldr	r3, [r7, #24]
 8009390:	015a      	lsls	r2, r3, #5
 8009392:	69fb      	ldr	r3, [r7, #28]
 8009394:	4413      	add	r3, r2
 8009396:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800939a:	691a      	ldr	r2, [r3, #16]
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	6a1b      	ldr	r3, [r3, #32]
 80093a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80093a4:	69b9      	ldr	r1, [r7, #24]
 80093a6:	0148      	lsls	r0, r1, #5
 80093a8:	69f9      	ldr	r1, [r7, #28]
 80093aa:	4401      	add	r1, r0
 80093ac:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80093b0:	4313      	orrs	r3, r2
 80093b2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80093b4:	79fb      	ldrb	r3, [r7, #7]
 80093b6:	2b01      	cmp	r3, #1
 80093b8:	d10d      	bne.n	80093d6 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	68db      	ldr	r3, [r3, #12]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d009      	beq.n	80093d6 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80093c2:	68bb      	ldr	r3, [r7, #8]
 80093c4:	68d9      	ldr	r1, [r3, #12]
 80093c6:	69bb      	ldr	r3, [r7, #24]
 80093c8:	015a      	lsls	r2, r3, #5
 80093ca:	69fb      	ldr	r3, [r7, #28]
 80093cc:	4413      	add	r3, r2
 80093ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093d2:	460a      	mov	r2, r1
 80093d4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80093d6:	68bb      	ldr	r3, [r7, #8]
 80093d8:	791b      	ldrb	r3, [r3, #4]
 80093da:	2b01      	cmp	r3, #1
 80093dc:	d128      	bne.n	8009430 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80093de:	69fb      	ldr	r3, [r7, #28]
 80093e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093e4:	689b      	ldr	r3, [r3, #8]
 80093e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d110      	bne.n	8009410 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80093ee:	69bb      	ldr	r3, [r7, #24]
 80093f0:	015a      	lsls	r2, r3, #5
 80093f2:	69fb      	ldr	r3, [r7, #28]
 80093f4:	4413      	add	r3, r2
 80093f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	69ba      	ldr	r2, [r7, #24]
 80093fe:	0151      	lsls	r1, r2, #5
 8009400:	69fa      	ldr	r2, [r7, #28]
 8009402:	440a      	add	r2, r1
 8009404:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009408:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800940c:	6013      	str	r3, [r2, #0]
 800940e:	e00f      	b.n	8009430 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009410:	69bb      	ldr	r3, [r7, #24]
 8009412:	015a      	lsls	r2, r3, #5
 8009414:	69fb      	ldr	r3, [r7, #28]
 8009416:	4413      	add	r3, r2
 8009418:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	69ba      	ldr	r2, [r7, #24]
 8009420:	0151      	lsls	r1, r2, #5
 8009422:	69fa      	ldr	r2, [r7, #28]
 8009424:	440a      	add	r2, r1
 8009426:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800942a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800942e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009430:	69bb      	ldr	r3, [r7, #24]
 8009432:	015a      	lsls	r2, r3, #5
 8009434:	69fb      	ldr	r3, [r7, #28]
 8009436:	4413      	add	r3, r2
 8009438:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	69ba      	ldr	r2, [r7, #24]
 8009440:	0151      	lsls	r1, r2, #5
 8009442:	69fa      	ldr	r2, [r7, #28]
 8009444:	440a      	add	r2, r1
 8009446:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800944a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800944e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009450:	2300      	movs	r3, #0
}
 8009452:	4618      	mov	r0, r3
 8009454:	3720      	adds	r7, #32
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}
 800945a:	bf00      	nop
 800945c:	1ff80000 	.word	0x1ff80000

08009460 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009460:	b480      	push	{r7}
 8009462:	b087      	sub	sp, #28
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
 8009468:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800946a:	2300      	movs	r3, #0
 800946c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800946e:	2300      	movs	r3, #0
 8009470:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009476:	683b      	ldr	r3, [r7, #0]
 8009478:	785b      	ldrb	r3, [r3, #1]
 800947a:	2b01      	cmp	r3, #1
 800947c:	d14a      	bne.n	8009514 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	781b      	ldrb	r3, [r3, #0]
 8009482:	015a      	lsls	r2, r3, #5
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	4413      	add	r3, r2
 8009488:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009492:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009496:	f040 8086 	bne.w	80095a6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	781b      	ldrb	r3, [r3, #0]
 800949e:	015a      	lsls	r2, r3, #5
 80094a0:	693b      	ldr	r3, [r7, #16]
 80094a2:	4413      	add	r3, r2
 80094a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	683a      	ldr	r2, [r7, #0]
 80094ac:	7812      	ldrb	r2, [r2, #0]
 80094ae:	0151      	lsls	r1, r2, #5
 80094b0:	693a      	ldr	r2, [r7, #16]
 80094b2:	440a      	add	r2, r1
 80094b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80094b8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80094bc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	781b      	ldrb	r3, [r3, #0]
 80094c2:	015a      	lsls	r2, r3, #5
 80094c4:	693b      	ldr	r3, [r7, #16]
 80094c6:	4413      	add	r3, r2
 80094c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	683a      	ldr	r2, [r7, #0]
 80094d0:	7812      	ldrb	r2, [r2, #0]
 80094d2:	0151      	lsls	r1, r2, #5
 80094d4:	693a      	ldr	r2, [r7, #16]
 80094d6:	440a      	add	r2, r1
 80094d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80094dc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80094e0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	3301      	adds	r3, #1
 80094e6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	f242 7210 	movw	r2, #10000	@ 0x2710
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d902      	bls.n	80094f8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80094f2:	2301      	movs	r3, #1
 80094f4:	75fb      	strb	r3, [r7, #23]
          break;
 80094f6:	e056      	b.n	80095a6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	781b      	ldrb	r3, [r3, #0]
 80094fc:	015a      	lsls	r2, r3, #5
 80094fe:	693b      	ldr	r3, [r7, #16]
 8009500:	4413      	add	r3, r2
 8009502:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800950c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009510:	d0e7      	beq.n	80094e2 <USB_EPStopXfer+0x82>
 8009512:	e048      	b.n	80095a6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	781b      	ldrb	r3, [r3, #0]
 8009518:	015a      	lsls	r2, r3, #5
 800951a:	693b      	ldr	r3, [r7, #16]
 800951c:	4413      	add	r3, r2
 800951e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009528:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800952c:	d13b      	bne.n	80095a6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800952e:	683b      	ldr	r3, [r7, #0]
 8009530:	781b      	ldrb	r3, [r3, #0]
 8009532:	015a      	lsls	r2, r3, #5
 8009534:	693b      	ldr	r3, [r7, #16]
 8009536:	4413      	add	r3, r2
 8009538:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	683a      	ldr	r2, [r7, #0]
 8009540:	7812      	ldrb	r2, [r2, #0]
 8009542:	0151      	lsls	r1, r2, #5
 8009544:	693a      	ldr	r2, [r7, #16]
 8009546:	440a      	add	r2, r1
 8009548:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800954c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009550:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	781b      	ldrb	r3, [r3, #0]
 8009556:	015a      	lsls	r2, r3, #5
 8009558:	693b      	ldr	r3, [r7, #16]
 800955a:	4413      	add	r3, r2
 800955c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	683a      	ldr	r2, [r7, #0]
 8009564:	7812      	ldrb	r2, [r2, #0]
 8009566:	0151      	lsls	r1, r2, #5
 8009568:	693a      	ldr	r2, [r7, #16]
 800956a:	440a      	add	r2, r1
 800956c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009570:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009574:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	3301      	adds	r3, #1
 800957a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009582:	4293      	cmp	r3, r2
 8009584:	d902      	bls.n	800958c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009586:	2301      	movs	r3, #1
 8009588:	75fb      	strb	r3, [r7, #23]
          break;
 800958a:	e00c      	b.n	80095a6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	781b      	ldrb	r3, [r3, #0]
 8009590:	015a      	lsls	r2, r3, #5
 8009592:	693b      	ldr	r3, [r7, #16]
 8009594:	4413      	add	r3, r2
 8009596:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80095a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80095a4:	d0e7      	beq.n	8009576 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80095a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80095a8:	4618      	mov	r0, r3
 80095aa:	371c      	adds	r7, #28
 80095ac:	46bd      	mov	sp, r7
 80095ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b2:	4770      	bx	lr

080095b4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80095b4:	b480      	push	{r7}
 80095b6:	b089      	sub	sp, #36	@ 0x24
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	60f8      	str	r0, [r7, #12]
 80095bc:	60b9      	str	r1, [r7, #8]
 80095be:	4611      	mov	r1, r2
 80095c0:	461a      	mov	r2, r3
 80095c2:	460b      	mov	r3, r1
 80095c4:	71fb      	strb	r3, [r7, #7]
 80095c6:	4613      	mov	r3, r2
 80095c8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80095ce:	68bb      	ldr	r3, [r7, #8]
 80095d0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80095d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d123      	bne.n	8009622 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80095da:	88bb      	ldrh	r3, [r7, #4]
 80095dc:	3303      	adds	r3, #3
 80095de:	089b      	lsrs	r3, r3, #2
 80095e0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80095e2:	2300      	movs	r3, #0
 80095e4:	61bb      	str	r3, [r7, #24]
 80095e6:	e018      	b.n	800961a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80095e8:	79fb      	ldrb	r3, [r7, #7]
 80095ea:	031a      	lsls	r2, r3, #12
 80095ec:	697b      	ldr	r3, [r7, #20]
 80095ee:	4413      	add	r3, r2
 80095f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80095f4:	461a      	mov	r2, r3
 80095f6:	69fb      	ldr	r3, [r7, #28]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	6013      	str	r3, [r2, #0]
      pSrc++;
 80095fc:	69fb      	ldr	r3, [r7, #28]
 80095fe:	3301      	adds	r3, #1
 8009600:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009602:	69fb      	ldr	r3, [r7, #28]
 8009604:	3301      	adds	r3, #1
 8009606:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009608:	69fb      	ldr	r3, [r7, #28]
 800960a:	3301      	adds	r3, #1
 800960c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800960e:	69fb      	ldr	r3, [r7, #28]
 8009610:	3301      	adds	r3, #1
 8009612:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009614:	69bb      	ldr	r3, [r7, #24]
 8009616:	3301      	adds	r3, #1
 8009618:	61bb      	str	r3, [r7, #24]
 800961a:	69ba      	ldr	r2, [r7, #24]
 800961c:	693b      	ldr	r3, [r7, #16]
 800961e:	429a      	cmp	r2, r3
 8009620:	d3e2      	bcc.n	80095e8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009622:	2300      	movs	r3, #0
}
 8009624:	4618      	mov	r0, r3
 8009626:	3724      	adds	r7, #36	@ 0x24
 8009628:	46bd      	mov	sp, r7
 800962a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962e:	4770      	bx	lr

08009630 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009630:	b480      	push	{r7}
 8009632:	b08b      	sub	sp, #44	@ 0x2c
 8009634:	af00      	add	r7, sp, #0
 8009636:	60f8      	str	r0, [r7, #12]
 8009638:	60b9      	str	r1, [r7, #8]
 800963a:	4613      	mov	r3, r2
 800963c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009642:	68bb      	ldr	r3, [r7, #8]
 8009644:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009646:	88fb      	ldrh	r3, [r7, #6]
 8009648:	089b      	lsrs	r3, r3, #2
 800964a:	b29b      	uxth	r3, r3
 800964c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800964e:	88fb      	ldrh	r3, [r7, #6]
 8009650:	f003 0303 	and.w	r3, r3, #3
 8009654:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009656:	2300      	movs	r3, #0
 8009658:	623b      	str	r3, [r7, #32]
 800965a:	e014      	b.n	8009686 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800965c:	69bb      	ldr	r3, [r7, #24]
 800965e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009662:	681a      	ldr	r2, [r3, #0]
 8009664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009666:	601a      	str	r2, [r3, #0]
    pDest++;
 8009668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800966a:	3301      	adds	r3, #1
 800966c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800966e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009670:	3301      	adds	r3, #1
 8009672:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009676:	3301      	adds	r3, #1
 8009678:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800967a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800967c:	3301      	adds	r3, #1
 800967e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009680:	6a3b      	ldr	r3, [r7, #32]
 8009682:	3301      	adds	r3, #1
 8009684:	623b      	str	r3, [r7, #32]
 8009686:	6a3a      	ldr	r2, [r7, #32]
 8009688:	697b      	ldr	r3, [r7, #20]
 800968a:	429a      	cmp	r2, r3
 800968c:	d3e6      	bcc.n	800965c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800968e:	8bfb      	ldrh	r3, [r7, #30]
 8009690:	2b00      	cmp	r3, #0
 8009692:	d01e      	beq.n	80096d2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009694:	2300      	movs	r3, #0
 8009696:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009698:	69bb      	ldr	r3, [r7, #24]
 800969a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800969e:	461a      	mov	r2, r3
 80096a0:	f107 0310 	add.w	r3, r7, #16
 80096a4:	6812      	ldr	r2, [r2, #0]
 80096a6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80096a8:	693a      	ldr	r2, [r7, #16]
 80096aa:	6a3b      	ldr	r3, [r7, #32]
 80096ac:	b2db      	uxtb	r3, r3
 80096ae:	00db      	lsls	r3, r3, #3
 80096b0:	fa22 f303 	lsr.w	r3, r2, r3
 80096b4:	b2da      	uxtb	r2, r3
 80096b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b8:	701a      	strb	r2, [r3, #0]
      i++;
 80096ba:	6a3b      	ldr	r3, [r7, #32]
 80096bc:	3301      	adds	r3, #1
 80096be:	623b      	str	r3, [r7, #32]
      pDest++;
 80096c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096c2:	3301      	adds	r3, #1
 80096c4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80096c6:	8bfb      	ldrh	r3, [r7, #30]
 80096c8:	3b01      	subs	r3, #1
 80096ca:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80096cc:	8bfb      	ldrh	r3, [r7, #30]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d1ea      	bne.n	80096a8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80096d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80096d4:	4618      	mov	r0, r3
 80096d6:	372c      	adds	r7, #44	@ 0x2c
 80096d8:	46bd      	mov	sp, r7
 80096da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096de:	4770      	bx	lr

080096e0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80096e0:	b480      	push	{r7}
 80096e2:	b085      	sub	sp, #20
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
 80096e8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80096ee:	683b      	ldr	r3, [r7, #0]
 80096f0:	781b      	ldrb	r3, [r3, #0]
 80096f2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	785b      	ldrb	r3, [r3, #1]
 80096f8:	2b01      	cmp	r3, #1
 80096fa:	d12c      	bne.n	8009756 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	015a      	lsls	r2, r3, #5
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	4413      	add	r3, r2
 8009704:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	2b00      	cmp	r3, #0
 800970c:	db12      	blt.n	8009734 <USB_EPSetStall+0x54>
 800970e:	68bb      	ldr	r3, [r7, #8]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d00f      	beq.n	8009734 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009714:	68bb      	ldr	r3, [r7, #8]
 8009716:	015a      	lsls	r2, r3, #5
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	4413      	add	r3, r2
 800971c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	68ba      	ldr	r2, [r7, #8]
 8009724:	0151      	lsls	r1, r2, #5
 8009726:	68fa      	ldr	r2, [r7, #12]
 8009728:	440a      	add	r2, r1
 800972a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800972e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009732:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	015a      	lsls	r2, r3, #5
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	4413      	add	r3, r2
 800973c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	68ba      	ldr	r2, [r7, #8]
 8009744:	0151      	lsls	r1, r2, #5
 8009746:	68fa      	ldr	r2, [r7, #12]
 8009748:	440a      	add	r2, r1
 800974a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800974e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009752:	6013      	str	r3, [r2, #0]
 8009754:	e02b      	b.n	80097ae <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	015a      	lsls	r2, r3, #5
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	4413      	add	r3, r2
 800975e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	2b00      	cmp	r3, #0
 8009766:	db12      	blt.n	800978e <USB_EPSetStall+0xae>
 8009768:	68bb      	ldr	r3, [r7, #8]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d00f      	beq.n	800978e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800976e:	68bb      	ldr	r3, [r7, #8]
 8009770:	015a      	lsls	r2, r3, #5
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	4413      	add	r3, r2
 8009776:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	68ba      	ldr	r2, [r7, #8]
 800977e:	0151      	lsls	r1, r2, #5
 8009780:	68fa      	ldr	r2, [r7, #12]
 8009782:	440a      	add	r2, r1
 8009784:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009788:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800978c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	015a      	lsls	r2, r3, #5
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	4413      	add	r3, r2
 8009796:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	68ba      	ldr	r2, [r7, #8]
 800979e:	0151      	lsls	r1, r2, #5
 80097a0:	68fa      	ldr	r2, [r7, #12]
 80097a2:	440a      	add	r2, r1
 80097a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80097a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80097ac:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80097ae:	2300      	movs	r3, #0
}
 80097b0:	4618      	mov	r0, r3
 80097b2:	3714      	adds	r7, #20
 80097b4:	46bd      	mov	sp, r7
 80097b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ba:	4770      	bx	lr

080097bc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80097bc:	b480      	push	{r7}
 80097be:	b085      	sub	sp, #20
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
 80097c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	781b      	ldrb	r3, [r3, #0]
 80097ce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	785b      	ldrb	r3, [r3, #1]
 80097d4:	2b01      	cmp	r3, #1
 80097d6:	d128      	bne.n	800982a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	015a      	lsls	r2, r3, #5
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	4413      	add	r3, r2
 80097e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	68ba      	ldr	r2, [r7, #8]
 80097e8:	0151      	lsls	r1, r2, #5
 80097ea:	68fa      	ldr	r2, [r7, #12]
 80097ec:	440a      	add	r2, r1
 80097ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80097f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80097f6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	791b      	ldrb	r3, [r3, #4]
 80097fc:	2b03      	cmp	r3, #3
 80097fe:	d003      	beq.n	8009808 <USB_EPClearStall+0x4c>
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	791b      	ldrb	r3, [r3, #4]
 8009804:	2b02      	cmp	r3, #2
 8009806:	d138      	bne.n	800987a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009808:	68bb      	ldr	r3, [r7, #8]
 800980a:	015a      	lsls	r2, r3, #5
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	4413      	add	r3, r2
 8009810:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	68ba      	ldr	r2, [r7, #8]
 8009818:	0151      	lsls	r1, r2, #5
 800981a:	68fa      	ldr	r2, [r7, #12]
 800981c:	440a      	add	r2, r1
 800981e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009822:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009826:	6013      	str	r3, [r2, #0]
 8009828:	e027      	b.n	800987a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	015a      	lsls	r2, r3, #5
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	4413      	add	r3, r2
 8009832:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	68ba      	ldr	r2, [r7, #8]
 800983a:	0151      	lsls	r1, r2, #5
 800983c:	68fa      	ldr	r2, [r7, #12]
 800983e:	440a      	add	r2, r1
 8009840:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009844:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009848:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	791b      	ldrb	r3, [r3, #4]
 800984e:	2b03      	cmp	r3, #3
 8009850:	d003      	beq.n	800985a <USB_EPClearStall+0x9e>
 8009852:	683b      	ldr	r3, [r7, #0]
 8009854:	791b      	ldrb	r3, [r3, #4]
 8009856:	2b02      	cmp	r3, #2
 8009858:	d10f      	bne.n	800987a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	015a      	lsls	r2, r3, #5
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	4413      	add	r3, r2
 8009862:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	68ba      	ldr	r2, [r7, #8]
 800986a:	0151      	lsls	r1, r2, #5
 800986c:	68fa      	ldr	r2, [r7, #12]
 800986e:	440a      	add	r2, r1
 8009870:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009874:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009878:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800987a:	2300      	movs	r3, #0
}
 800987c:	4618      	mov	r0, r3
 800987e:	3714      	adds	r7, #20
 8009880:	46bd      	mov	sp, r7
 8009882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009886:	4770      	bx	lr

08009888 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009888:	b480      	push	{r7}
 800988a:	b085      	sub	sp, #20
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
 8009890:	460b      	mov	r3, r1
 8009892:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	68fa      	ldr	r2, [r7, #12]
 80098a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80098a6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80098aa:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098b2:	681a      	ldr	r2, [r3, #0]
 80098b4:	78fb      	ldrb	r3, [r7, #3]
 80098b6:	011b      	lsls	r3, r3, #4
 80098b8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80098bc:	68f9      	ldr	r1, [r7, #12]
 80098be:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80098c2:	4313      	orrs	r3, r2
 80098c4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80098c6:	2300      	movs	r3, #0
}
 80098c8:	4618      	mov	r0, r3
 80098ca:	3714      	adds	r7, #20
 80098cc:	46bd      	mov	sp, r7
 80098ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d2:	4770      	bx	lr

080098d4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80098d4:	b480      	push	{r7}
 80098d6:	b085      	sub	sp, #20
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	68fa      	ldr	r2, [r7, #12]
 80098ea:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80098ee:	f023 0303 	bic.w	r3, r3, #3
 80098f2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098fa:	685b      	ldr	r3, [r3, #4]
 80098fc:	68fa      	ldr	r2, [r7, #12]
 80098fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009902:	f023 0302 	bic.w	r3, r3, #2
 8009906:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009908:	2300      	movs	r3, #0
}
 800990a:	4618      	mov	r0, r3
 800990c:	3714      	adds	r7, #20
 800990e:	46bd      	mov	sp, r7
 8009910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009914:	4770      	bx	lr

08009916 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009916:	b480      	push	{r7}
 8009918:	b085      	sub	sp, #20
 800991a:	af00      	add	r7, sp, #0
 800991c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	68fa      	ldr	r2, [r7, #12]
 800992c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009930:	f023 0303 	bic.w	r3, r3, #3
 8009934:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800993c:	685b      	ldr	r3, [r3, #4]
 800993e:	68fa      	ldr	r2, [r7, #12]
 8009940:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009944:	f043 0302 	orr.w	r3, r3, #2
 8009948:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800994a:	2300      	movs	r3, #0
}
 800994c:	4618      	mov	r0, r3
 800994e:	3714      	adds	r7, #20
 8009950:	46bd      	mov	sp, r7
 8009952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009956:	4770      	bx	lr

08009958 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009958:	b480      	push	{r7}
 800995a:	b085      	sub	sp, #20
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	695b      	ldr	r3, [r3, #20]
 8009964:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	699b      	ldr	r3, [r3, #24]
 800996a:	68fa      	ldr	r2, [r7, #12]
 800996c:	4013      	ands	r3, r2
 800996e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009970:	68fb      	ldr	r3, [r7, #12]
}
 8009972:	4618      	mov	r0, r3
 8009974:	3714      	adds	r7, #20
 8009976:	46bd      	mov	sp, r7
 8009978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997c:	4770      	bx	lr

0800997e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800997e:	b480      	push	{r7}
 8009980:	b085      	sub	sp, #20
 8009982:	af00      	add	r7, sp, #0
 8009984:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009990:	699b      	ldr	r3, [r3, #24]
 8009992:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800999a:	69db      	ldr	r3, [r3, #28]
 800999c:	68ba      	ldr	r2, [r7, #8]
 800999e:	4013      	ands	r3, r2
 80099a0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80099a2:	68bb      	ldr	r3, [r7, #8]
 80099a4:	0c1b      	lsrs	r3, r3, #16
}
 80099a6:	4618      	mov	r0, r3
 80099a8:	3714      	adds	r7, #20
 80099aa:	46bd      	mov	sp, r7
 80099ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b0:	4770      	bx	lr

080099b2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80099b2:	b480      	push	{r7}
 80099b4:	b085      	sub	sp, #20
 80099b6:	af00      	add	r7, sp, #0
 80099b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099c4:	699b      	ldr	r3, [r3, #24]
 80099c6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099ce:	69db      	ldr	r3, [r3, #28]
 80099d0:	68ba      	ldr	r2, [r7, #8]
 80099d2:	4013      	ands	r3, r2
 80099d4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80099d6:	68bb      	ldr	r3, [r7, #8]
 80099d8:	b29b      	uxth	r3, r3
}
 80099da:	4618      	mov	r0, r3
 80099dc:	3714      	adds	r7, #20
 80099de:	46bd      	mov	sp, r7
 80099e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e4:	4770      	bx	lr

080099e6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80099e6:	b480      	push	{r7}
 80099e8:	b085      	sub	sp, #20
 80099ea:	af00      	add	r7, sp, #0
 80099ec:	6078      	str	r0, [r7, #4]
 80099ee:	460b      	mov	r3, r1
 80099f0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80099f6:	78fb      	ldrb	r3, [r7, #3]
 80099f8:	015a      	lsls	r2, r3, #5
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	4413      	add	r3, r2
 80099fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a02:	689b      	ldr	r3, [r3, #8]
 8009a04:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a0c:	695b      	ldr	r3, [r3, #20]
 8009a0e:	68ba      	ldr	r2, [r7, #8]
 8009a10:	4013      	ands	r3, r2
 8009a12:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009a14:	68bb      	ldr	r3, [r7, #8]
}
 8009a16:	4618      	mov	r0, r3
 8009a18:	3714      	adds	r7, #20
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a20:	4770      	bx	lr

08009a22 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009a22:	b480      	push	{r7}
 8009a24:	b087      	sub	sp, #28
 8009a26:	af00      	add	r7, sp, #0
 8009a28:	6078      	str	r0, [r7, #4]
 8009a2a:	460b      	mov	r3, r1
 8009a2c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009a32:	697b      	ldr	r3, [r7, #20]
 8009a34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a38:	691b      	ldr	r3, [r3, #16]
 8009a3a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a44:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009a46:	78fb      	ldrb	r3, [r7, #3]
 8009a48:	f003 030f 	and.w	r3, r3, #15
 8009a4c:	68fa      	ldr	r2, [r7, #12]
 8009a4e:	fa22 f303 	lsr.w	r3, r2, r3
 8009a52:	01db      	lsls	r3, r3, #7
 8009a54:	b2db      	uxtb	r3, r3
 8009a56:	693a      	ldr	r2, [r7, #16]
 8009a58:	4313      	orrs	r3, r2
 8009a5a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009a5c:	78fb      	ldrb	r3, [r7, #3]
 8009a5e:	015a      	lsls	r2, r3, #5
 8009a60:	697b      	ldr	r3, [r7, #20]
 8009a62:	4413      	add	r3, r2
 8009a64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a68:	689b      	ldr	r3, [r3, #8]
 8009a6a:	693a      	ldr	r2, [r7, #16]
 8009a6c:	4013      	ands	r3, r2
 8009a6e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009a70:	68bb      	ldr	r3, [r7, #8]
}
 8009a72:	4618      	mov	r0, r3
 8009a74:	371c      	adds	r7, #28
 8009a76:	46bd      	mov	sp, r7
 8009a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7c:	4770      	bx	lr

08009a7e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009a7e:	b480      	push	{r7}
 8009a80:	b083      	sub	sp, #12
 8009a82:	af00      	add	r7, sp, #0
 8009a84:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	695b      	ldr	r3, [r3, #20]
 8009a8a:	f003 0301 	and.w	r3, r3, #1
}
 8009a8e:	4618      	mov	r0, r3
 8009a90:	370c      	adds	r7, #12
 8009a92:	46bd      	mov	sp, r7
 8009a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a98:	4770      	bx	lr

08009a9a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009a9a:	b480      	push	{r7}
 8009a9c:	b085      	sub	sp, #20
 8009a9e:	af00      	add	r7, sp, #0
 8009aa0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	68fa      	ldr	r2, [r7, #12]
 8009ab0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ab4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009ab8:	f023 0307 	bic.w	r3, r3, #7
 8009abc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ac4:	685b      	ldr	r3, [r3, #4]
 8009ac6:	68fa      	ldr	r2, [r7, #12]
 8009ac8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009acc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009ad0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009ad2:	2300      	movs	r3, #0
}
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	3714      	adds	r7, #20
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ade:	4770      	bx	lr

08009ae0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009ae0:	b480      	push	{r7}
 8009ae2:	b087      	sub	sp, #28
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	60f8      	str	r0, [r7, #12]
 8009ae8:	460b      	mov	r3, r1
 8009aea:	607a      	str	r2, [r7, #4]
 8009aec:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	333c      	adds	r3, #60	@ 0x3c
 8009af6:	3304      	adds	r3, #4
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	4a26      	ldr	r2, [pc, #152]	@ (8009b98 <USB_EP0_OutStart+0xb8>)
 8009b00:	4293      	cmp	r3, r2
 8009b02:	d90a      	bls.n	8009b1a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009b04:	697b      	ldr	r3, [r7, #20]
 8009b06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009b10:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009b14:	d101      	bne.n	8009b1a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009b16:	2300      	movs	r3, #0
 8009b18:	e037      	b.n	8009b8a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009b1a:	697b      	ldr	r3, [r7, #20]
 8009b1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b20:	461a      	mov	r2, r3
 8009b22:	2300      	movs	r3, #0
 8009b24:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009b26:	697b      	ldr	r3, [r7, #20]
 8009b28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b2c:	691b      	ldr	r3, [r3, #16]
 8009b2e:	697a      	ldr	r2, [r7, #20]
 8009b30:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b34:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009b38:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009b3a:	697b      	ldr	r3, [r7, #20]
 8009b3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b40:	691b      	ldr	r3, [r3, #16]
 8009b42:	697a      	ldr	r2, [r7, #20]
 8009b44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b48:	f043 0318 	orr.w	r3, r3, #24
 8009b4c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009b4e:	697b      	ldr	r3, [r7, #20]
 8009b50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b54:	691b      	ldr	r3, [r3, #16]
 8009b56:	697a      	ldr	r2, [r7, #20]
 8009b58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b5c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009b60:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009b62:	7afb      	ldrb	r3, [r7, #11]
 8009b64:	2b01      	cmp	r3, #1
 8009b66:	d10f      	bne.n	8009b88 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b6e:	461a      	mov	r2, r3
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009b74:	697b      	ldr	r3, [r7, #20]
 8009b76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	697a      	ldr	r2, [r7, #20]
 8009b7e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b82:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8009b86:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009b88:	2300      	movs	r3, #0
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	371c      	adds	r7, #28
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b94:	4770      	bx	lr
 8009b96:	bf00      	nop
 8009b98:	4f54300a 	.word	0x4f54300a

08009b9c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009b9c:	b480      	push	{r7}
 8009b9e:	b085      	sub	sp, #20
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	3301      	adds	r3, #1
 8009bac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009bb4:	d901      	bls.n	8009bba <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009bb6:	2303      	movs	r3, #3
 8009bb8:	e022      	b.n	8009c00 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	691b      	ldr	r3, [r3, #16]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	daf2      	bge.n	8009ba8 <USB_CoreReset+0xc>

  count = 10U;
 8009bc2:	230a      	movs	r3, #10
 8009bc4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8009bc6:	e002      	b.n	8009bce <USB_CoreReset+0x32>
  {
    count--;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	3b01      	subs	r3, #1
 8009bcc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d1f9      	bne.n	8009bc8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	691b      	ldr	r3, [r3, #16]
 8009bd8:	f043 0201 	orr.w	r2, r3, #1
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	3301      	adds	r3, #1
 8009be4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009bec:	d901      	bls.n	8009bf2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009bee:	2303      	movs	r3, #3
 8009bf0:	e006      	b.n	8009c00 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	691b      	ldr	r3, [r3, #16]
 8009bf6:	f003 0301 	and.w	r3, r3, #1
 8009bfa:	2b01      	cmp	r3, #1
 8009bfc:	d0f0      	beq.n	8009be0 <USB_CoreReset+0x44>

  return HAL_OK;
 8009bfe:	2300      	movs	r3, #0
}
 8009c00:	4618      	mov	r0, r3
 8009c02:	3714      	adds	r7, #20
 8009c04:	46bd      	mov	sp, r7
 8009c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0a:	4770      	bx	lr

08009c0c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b084      	sub	sp, #16
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	6078      	str	r0, [r7, #4]
 8009c14:	460b      	mov	r3, r1
 8009c16:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009c18:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8009c1c:	f002 fc54 	bl	800c4c8 <USBD_static_malloc>
 8009c20:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d109      	bne.n	8009c3c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	32b0      	adds	r2, #176	@ 0xb0
 8009c32:	2100      	movs	r1, #0
 8009c34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009c38:	2302      	movs	r3, #2
 8009c3a:	e0d4      	b.n	8009de6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8009c3c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8009c40:	2100      	movs	r1, #0
 8009c42:	68f8      	ldr	r0, [r7, #12]
 8009c44:	f003 fa28 	bl	800d098 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	32b0      	adds	r2, #176	@ 0xb0
 8009c52:	68f9      	ldr	r1, [r7, #12]
 8009c54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	32b0      	adds	r2, #176	@ 0xb0
 8009c62:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	7c1b      	ldrb	r3, [r3, #16]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d138      	bne.n	8009ce6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009c74:	4b5e      	ldr	r3, [pc, #376]	@ (8009df0 <USBD_CDC_Init+0x1e4>)
 8009c76:	7819      	ldrb	r1, [r3, #0]
 8009c78:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009c7c:	2202      	movs	r2, #2
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f002 faff 	bl	800c282 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009c84:	4b5a      	ldr	r3, [pc, #360]	@ (8009df0 <USBD_CDC_Init+0x1e4>)
 8009c86:	781b      	ldrb	r3, [r3, #0]
 8009c88:	f003 020f 	and.w	r2, r3, #15
 8009c8c:	6879      	ldr	r1, [r7, #4]
 8009c8e:	4613      	mov	r3, r2
 8009c90:	009b      	lsls	r3, r3, #2
 8009c92:	4413      	add	r3, r2
 8009c94:	009b      	lsls	r3, r3, #2
 8009c96:	440b      	add	r3, r1
 8009c98:	3323      	adds	r3, #35	@ 0x23
 8009c9a:	2201      	movs	r2, #1
 8009c9c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009c9e:	4b55      	ldr	r3, [pc, #340]	@ (8009df4 <USBD_CDC_Init+0x1e8>)
 8009ca0:	7819      	ldrb	r1, [r3, #0]
 8009ca2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009ca6:	2202      	movs	r2, #2
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f002 faea 	bl	800c282 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009cae:	4b51      	ldr	r3, [pc, #324]	@ (8009df4 <USBD_CDC_Init+0x1e8>)
 8009cb0:	781b      	ldrb	r3, [r3, #0]
 8009cb2:	f003 020f 	and.w	r2, r3, #15
 8009cb6:	6879      	ldr	r1, [r7, #4]
 8009cb8:	4613      	mov	r3, r2
 8009cba:	009b      	lsls	r3, r3, #2
 8009cbc:	4413      	add	r3, r2
 8009cbe:	009b      	lsls	r3, r3, #2
 8009cc0:	440b      	add	r3, r1
 8009cc2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009cc6:	2201      	movs	r2, #1
 8009cc8:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009cca:	4b4b      	ldr	r3, [pc, #300]	@ (8009df8 <USBD_CDC_Init+0x1ec>)
 8009ccc:	781b      	ldrb	r3, [r3, #0]
 8009cce:	f003 020f 	and.w	r2, r3, #15
 8009cd2:	6879      	ldr	r1, [r7, #4]
 8009cd4:	4613      	mov	r3, r2
 8009cd6:	009b      	lsls	r3, r3, #2
 8009cd8:	4413      	add	r3, r2
 8009cda:	009b      	lsls	r3, r3, #2
 8009cdc:	440b      	add	r3, r1
 8009cde:	331c      	adds	r3, #28
 8009ce0:	2210      	movs	r2, #16
 8009ce2:	601a      	str	r2, [r3, #0]
 8009ce4:	e035      	b.n	8009d52 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009ce6:	4b42      	ldr	r3, [pc, #264]	@ (8009df0 <USBD_CDC_Init+0x1e4>)
 8009ce8:	7819      	ldrb	r1, [r3, #0]
 8009cea:	2340      	movs	r3, #64	@ 0x40
 8009cec:	2202      	movs	r2, #2
 8009cee:	6878      	ldr	r0, [r7, #4]
 8009cf0:	f002 fac7 	bl	800c282 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009cf4:	4b3e      	ldr	r3, [pc, #248]	@ (8009df0 <USBD_CDC_Init+0x1e4>)
 8009cf6:	781b      	ldrb	r3, [r3, #0]
 8009cf8:	f003 020f 	and.w	r2, r3, #15
 8009cfc:	6879      	ldr	r1, [r7, #4]
 8009cfe:	4613      	mov	r3, r2
 8009d00:	009b      	lsls	r3, r3, #2
 8009d02:	4413      	add	r3, r2
 8009d04:	009b      	lsls	r3, r3, #2
 8009d06:	440b      	add	r3, r1
 8009d08:	3323      	adds	r3, #35	@ 0x23
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009d0e:	4b39      	ldr	r3, [pc, #228]	@ (8009df4 <USBD_CDC_Init+0x1e8>)
 8009d10:	7819      	ldrb	r1, [r3, #0]
 8009d12:	2340      	movs	r3, #64	@ 0x40
 8009d14:	2202      	movs	r2, #2
 8009d16:	6878      	ldr	r0, [r7, #4]
 8009d18:	f002 fab3 	bl	800c282 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009d1c:	4b35      	ldr	r3, [pc, #212]	@ (8009df4 <USBD_CDC_Init+0x1e8>)
 8009d1e:	781b      	ldrb	r3, [r3, #0]
 8009d20:	f003 020f 	and.w	r2, r3, #15
 8009d24:	6879      	ldr	r1, [r7, #4]
 8009d26:	4613      	mov	r3, r2
 8009d28:	009b      	lsls	r3, r3, #2
 8009d2a:	4413      	add	r3, r2
 8009d2c:	009b      	lsls	r3, r3, #2
 8009d2e:	440b      	add	r3, r1
 8009d30:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009d34:	2201      	movs	r2, #1
 8009d36:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009d38:	4b2f      	ldr	r3, [pc, #188]	@ (8009df8 <USBD_CDC_Init+0x1ec>)
 8009d3a:	781b      	ldrb	r3, [r3, #0]
 8009d3c:	f003 020f 	and.w	r2, r3, #15
 8009d40:	6879      	ldr	r1, [r7, #4]
 8009d42:	4613      	mov	r3, r2
 8009d44:	009b      	lsls	r3, r3, #2
 8009d46:	4413      	add	r3, r2
 8009d48:	009b      	lsls	r3, r3, #2
 8009d4a:	440b      	add	r3, r1
 8009d4c:	331c      	adds	r3, #28
 8009d4e:	2210      	movs	r2, #16
 8009d50:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009d52:	4b29      	ldr	r3, [pc, #164]	@ (8009df8 <USBD_CDC_Init+0x1ec>)
 8009d54:	7819      	ldrb	r1, [r3, #0]
 8009d56:	2308      	movs	r3, #8
 8009d58:	2203      	movs	r2, #3
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	f002 fa91 	bl	800c282 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009d60:	4b25      	ldr	r3, [pc, #148]	@ (8009df8 <USBD_CDC_Init+0x1ec>)
 8009d62:	781b      	ldrb	r3, [r3, #0]
 8009d64:	f003 020f 	and.w	r2, r3, #15
 8009d68:	6879      	ldr	r1, [r7, #4]
 8009d6a:	4613      	mov	r3, r2
 8009d6c:	009b      	lsls	r3, r3, #2
 8009d6e:	4413      	add	r3, r2
 8009d70:	009b      	lsls	r3, r3, #2
 8009d72:	440b      	add	r3, r1
 8009d74:	3323      	adds	r3, #35	@ 0x23
 8009d76:	2201      	movs	r2, #1
 8009d78:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009d88:	687a      	ldr	r2, [r7, #4]
 8009d8a:	33b0      	adds	r3, #176	@ 0xb0
 8009d8c:	009b      	lsls	r3, r3, #2
 8009d8e:	4413      	add	r3, r2
 8009d90:	685b      	ldr	r3, [r3, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	2200      	movs	r2, #0
 8009d9a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	2200      	movs	r2, #0
 8009da2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d101      	bne.n	8009db4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009db0:	2302      	movs	r3, #2
 8009db2:	e018      	b.n	8009de6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	7c1b      	ldrb	r3, [r3, #16]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d10a      	bne.n	8009dd2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009dbc:	4b0d      	ldr	r3, [pc, #52]	@ (8009df4 <USBD_CDC_Init+0x1e8>)
 8009dbe:	7819      	ldrb	r1, [r3, #0]
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009dc6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009dca:	6878      	ldr	r0, [r7, #4]
 8009dcc:	f002 fb48 	bl	800c460 <USBD_LL_PrepareReceive>
 8009dd0:	e008      	b.n	8009de4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009dd2:	4b08      	ldr	r3, [pc, #32]	@ (8009df4 <USBD_CDC_Init+0x1e8>)
 8009dd4:	7819      	ldrb	r1, [r3, #0]
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009ddc:	2340      	movs	r3, #64	@ 0x40
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	f002 fb3e 	bl	800c460 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009de4:	2300      	movs	r3, #0
}
 8009de6:	4618      	mov	r0, r3
 8009de8:	3710      	adds	r7, #16
 8009dea:	46bd      	mov	sp, r7
 8009dec:	bd80      	pop	{r7, pc}
 8009dee:	bf00      	nop
 8009df0:	2000010b 	.word	0x2000010b
 8009df4:	2000010c 	.word	0x2000010c
 8009df8:	2000010d 	.word	0x2000010d

08009dfc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b082      	sub	sp, #8
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
 8009e04:	460b      	mov	r3, r1
 8009e06:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009e08:	4b3a      	ldr	r3, [pc, #232]	@ (8009ef4 <USBD_CDC_DeInit+0xf8>)
 8009e0a:	781b      	ldrb	r3, [r3, #0]
 8009e0c:	4619      	mov	r1, r3
 8009e0e:	6878      	ldr	r0, [r7, #4]
 8009e10:	f002 fa5d 	bl	800c2ce <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009e14:	4b37      	ldr	r3, [pc, #220]	@ (8009ef4 <USBD_CDC_DeInit+0xf8>)
 8009e16:	781b      	ldrb	r3, [r3, #0]
 8009e18:	f003 020f 	and.w	r2, r3, #15
 8009e1c:	6879      	ldr	r1, [r7, #4]
 8009e1e:	4613      	mov	r3, r2
 8009e20:	009b      	lsls	r3, r3, #2
 8009e22:	4413      	add	r3, r2
 8009e24:	009b      	lsls	r3, r3, #2
 8009e26:	440b      	add	r3, r1
 8009e28:	3323      	adds	r3, #35	@ 0x23
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8009e2e:	4b32      	ldr	r3, [pc, #200]	@ (8009ef8 <USBD_CDC_DeInit+0xfc>)
 8009e30:	781b      	ldrb	r3, [r3, #0]
 8009e32:	4619      	mov	r1, r3
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f002 fa4a 	bl	800c2ce <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8009e3a:	4b2f      	ldr	r3, [pc, #188]	@ (8009ef8 <USBD_CDC_DeInit+0xfc>)
 8009e3c:	781b      	ldrb	r3, [r3, #0]
 8009e3e:	f003 020f 	and.w	r2, r3, #15
 8009e42:	6879      	ldr	r1, [r7, #4]
 8009e44:	4613      	mov	r3, r2
 8009e46:	009b      	lsls	r3, r3, #2
 8009e48:	4413      	add	r3, r2
 8009e4a:	009b      	lsls	r3, r3, #2
 8009e4c:	440b      	add	r3, r1
 8009e4e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009e52:	2200      	movs	r2, #0
 8009e54:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009e56:	4b29      	ldr	r3, [pc, #164]	@ (8009efc <USBD_CDC_DeInit+0x100>)
 8009e58:	781b      	ldrb	r3, [r3, #0]
 8009e5a:	4619      	mov	r1, r3
 8009e5c:	6878      	ldr	r0, [r7, #4]
 8009e5e:	f002 fa36 	bl	800c2ce <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009e62:	4b26      	ldr	r3, [pc, #152]	@ (8009efc <USBD_CDC_DeInit+0x100>)
 8009e64:	781b      	ldrb	r3, [r3, #0]
 8009e66:	f003 020f 	and.w	r2, r3, #15
 8009e6a:	6879      	ldr	r1, [r7, #4]
 8009e6c:	4613      	mov	r3, r2
 8009e6e:	009b      	lsls	r3, r3, #2
 8009e70:	4413      	add	r3, r2
 8009e72:	009b      	lsls	r3, r3, #2
 8009e74:	440b      	add	r3, r1
 8009e76:	3323      	adds	r3, #35	@ 0x23
 8009e78:	2200      	movs	r2, #0
 8009e7a:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009e7c:	4b1f      	ldr	r3, [pc, #124]	@ (8009efc <USBD_CDC_DeInit+0x100>)
 8009e7e:	781b      	ldrb	r3, [r3, #0]
 8009e80:	f003 020f 	and.w	r2, r3, #15
 8009e84:	6879      	ldr	r1, [r7, #4]
 8009e86:	4613      	mov	r3, r2
 8009e88:	009b      	lsls	r3, r3, #2
 8009e8a:	4413      	add	r3, r2
 8009e8c:	009b      	lsls	r3, r3, #2
 8009e8e:	440b      	add	r3, r1
 8009e90:	331c      	adds	r3, #28
 8009e92:	2200      	movs	r2, #0
 8009e94:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	32b0      	adds	r2, #176	@ 0xb0
 8009ea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d01f      	beq.n	8009ee8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009eae:	687a      	ldr	r2, [r7, #4]
 8009eb0:	33b0      	adds	r3, #176	@ 0xb0
 8009eb2:	009b      	lsls	r3, r3, #2
 8009eb4:	4413      	add	r3, r2
 8009eb6:	685b      	ldr	r3, [r3, #4]
 8009eb8:	685b      	ldr	r3, [r3, #4]
 8009eba:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	32b0      	adds	r2, #176	@ 0xb0
 8009ec6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009eca:	4618      	mov	r0, r3
 8009ecc:	f002 fb0a 	bl	800c4e4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	32b0      	adds	r2, #176	@ 0xb0
 8009eda:	2100      	movs	r1, #0
 8009edc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009ee8:	2300      	movs	r3, #0
}
 8009eea:	4618      	mov	r0, r3
 8009eec:	3708      	adds	r7, #8
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	bd80      	pop	{r7, pc}
 8009ef2:	bf00      	nop
 8009ef4:	2000010b 	.word	0x2000010b
 8009ef8:	2000010c 	.word	0x2000010c
 8009efc:	2000010d 	.word	0x2000010d

08009f00 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b086      	sub	sp, #24
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
 8009f08:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	32b0      	adds	r2, #176	@ 0xb0
 8009f14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f18:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009f1e:	2300      	movs	r3, #0
 8009f20:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009f22:	2300      	movs	r3, #0
 8009f24:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009f26:	693b      	ldr	r3, [r7, #16]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d101      	bne.n	8009f30 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8009f2c:	2303      	movs	r3, #3
 8009f2e:	e0bf      	b.n	800a0b0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009f30:	683b      	ldr	r3, [r7, #0]
 8009f32:	781b      	ldrb	r3, [r3, #0]
 8009f34:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d050      	beq.n	8009fde <USBD_CDC_Setup+0xde>
 8009f3c:	2b20      	cmp	r3, #32
 8009f3e:	f040 80af 	bne.w	800a0a0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	88db      	ldrh	r3, [r3, #6]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d03a      	beq.n	8009fc0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	781b      	ldrb	r3, [r3, #0]
 8009f4e:	b25b      	sxtb	r3, r3
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	da1b      	bge.n	8009f8c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009f5a:	687a      	ldr	r2, [r7, #4]
 8009f5c:	33b0      	adds	r3, #176	@ 0xb0
 8009f5e:	009b      	lsls	r3, r3, #2
 8009f60:	4413      	add	r3, r2
 8009f62:	685b      	ldr	r3, [r3, #4]
 8009f64:	689b      	ldr	r3, [r3, #8]
 8009f66:	683a      	ldr	r2, [r7, #0]
 8009f68:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8009f6a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009f6c:	683a      	ldr	r2, [r7, #0]
 8009f6e:	88d2      	ldrh	r2, [r2, #6]
 8009f70:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	88db      	ldrh	r3, [r3, #6]
 8009f76:	2b07      	cmp	r3, #7
 8009f78:	bf28      	it	cs
 8009f7a:	2307      	movcs	r3, #7
 8009f7c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009f7e:	693b      	ldr	r3, [r7, #16]
 8009f80:	89fa      	ldrh	r2, [r7, #14]
 8009f82:	4619      	mov	r1, r3
 8009f84:	6878      	ldr	r0, [r7, #4]
 8009f86:	f001 fd67 	bl	800ba58 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8009f8a:	e090      	b.n	800a0ae <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	785a      	ldrb	r2, [r3, #1]
 8009f90:	693b      	ldr	r3, [r7, #16]
 8009f92:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	88db      	ldrh	r3, [r3, #6]
 8009f9a:	2b3f      	cmp	r3, #63	@ 0x3f
 8009f9c:	d803      	bhi.n	8009fa6 <USBD_CDC_Setup+0xa6>
 8009f9e:	683b      	ldr	r3, [r7, #0]
 8009fa0:	88db      	ldrh	r3, [r3, #6]
 8009fa2:	b2da      	uxtb	r2, r3
 8009fa4:	e000      	b.n	8009fa8 <USBD_CDC_Setup+0xa8>
 8009fa6:	2240      	movs	r2, #64	@ 0x40
 8009fa8:	693b      	ldr	r3, [r7, #16]
 8009faa:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009fae:	6939      	ldr	r1, [r7, #16]
 8009fb0:	693b      	ldr	r3, [r7, #16]
 8009fb2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8009fb6:	461a      	mov	r2, r3
 8009fb8:	6878      	ldr	r0, [r7, #4]
 8009fba:	f001 fd7c 	bl	800bab6 <USBD_CtlPrepareRx>
      break;
 8009fbe:	e076      	b.n	800a0ae <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009fc6:	687a      	ldr	r2, [r7, #4]
 8009fc8:	33b0      	adds	r3, #176	@ 0xb0
 8009fca:	009b      	lsls	r3, r3, #2
 8009fcc:	4413      	add	r3, r2
 8009fce:	685b      	ldr	r3, [r3, #4]
 8009fd0:	689b      	ldr	r3, [r3, #8]
 8009fd2:	683a      	ldr	r2, [r7, #0]
 8009fd4:	7850      	ldrb	r0, [r2, #1]
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	6839      	ldr	r1, [r7, #0]
 8009fda:	4798      	blx	r3
      break;
 8009fdc:	e067      	b.n	800a0ae <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009fde:	683b      	ldr	r3, [r7, #0]
 8009fe0:	785b      	ldrb	r3, [r3, #1]
 8009fe2:	2b0b      	cmp	r3, #11
 8009fe4:	d851      	bhi.n	800a08a <USBD_CDC_Setup+0x18a>
 8009fe6:	a201      	add	r2, pc, #4	@ (adr r2, 8009fec <USBD_CDC_Setup+0xec>)
 8009fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fec:	0800a01d 	.word	0x0800a01d
 8009ff0:	0800a099 	.word	0x0800a099
 8009ff4:	0800a08b 	.word	0x0800a08b
 8009ff8:	0800a08b 	.word	0x0800a08b
 8009ffc:	0800a08b 	.word	0x0800a08b
 800a000:	0800a08b 	.word	0x0800a08b
 800a004:	0800a08b 	.word	0x0800a08b
 800a008:	0800a08b 	.word	0x0800a08b
 800a00c:	0800a08b 	.word	0x0800a08b
 800a010:	0800a08b 	.word	0x0800a08b
 800a014:	0800a047 	.word	0x0800a047
 800a018:	0800a071 	.word	0x0800a071
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a022:	b2db      	uxtb	r3, r3
 800a024:	2b03      	cmp	r3, #3
 800a026:	d107      	bne.n	800a038 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a028:	f107 030a 	add.w	r3, r7, #10
 800a02c:	2202      	movs	r2, #2
 800a02e:	4619      	mov	r1, r3
 800a030:	6878      	ldr	r0, [r7, #4]
 800a032:	f001 fd11 	bl	800ba58 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a036:	e032      	b.n	800a09e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a038:	6839      	ldr	r1, [r7, #0]
 800a03a:	6878      	ldr	r0, [r7, #4]
 800a03c:	f001 fc8f 	bl	800b95e <USBD_CtlError>
            ret = USBD_FAIL;
 800a040:	2303      	movs	r3, #3
 800a042:	75fb      	strb	r3, [r7, #23]
          break;
 800a044:	e02b      	b.n	800a09e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a04c:	b2db      	uxtb	r3, r3
 800a04e:	2b03      	cmp	r3, #3
 800a050:	d107      	bne.n	800a062 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a052:	f107 030d 	add.w	r3, r7, #13
 800a056:	2201      	movs	r2, #1
 800a058:	4619      	mov	r1, r3
 800a05a:	6878      	ldr	r0, [r7, #4]
 800a05c:	f001 fcfc 	bl	800ba58 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a060:	e01d      	b.n	800a09e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a062:	6839      	ldr	r1, [r7, #0]
 800a064:	6878      	ldr	r0, [r7, #4]
 800a066:	f001 fc7a 	bl	800b95e <USBD_CtlError>
            ret = USBD_FAIL;
 800a06a:	2303      	movs	r3, #3
 800a06c:	75fb      	strb	r3, [r7, #23]
          break;
 800a06e:	e016      	b.n	800a09e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a076:	b2db      	uxtb	r3, r3
 800a078:	2b03      	cmp	r3, #3
 800a07a:	d00f      	beq.n	800a09c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a07c:	6839      	ldr	r1, [r7, #0]
 800a07e:	6878      	ldr	r0, [r7, #4]
 800a080:	f001 fc6d 	bl	800b95e <USBD_CtlError>
            ret = USBD_FAIL;
 800a084:	2303      	movs	r3, #3
 800a086:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a088:	e008      	b.n	800a09c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a08a:	6839      	ldr	r1, [r7, #0]
 800a08c:	6878      	ldr	r0, [r7, #4]
 800a08e:	f001 fc66 	bl	800b95e <USBD_CtlError>
          ret = USBD_FAIL;
 800a092:	2303      	movs	r3, #3
 800a094:	75fb      	strb	r3, [r7, #23]
          break;
 800a096:	e002      	b.n	800a09e <USBD_CDC_Setup+0x19e>
          break;
 800a098:	bf00      	nop
 800a09a:	e008      	b.n	800a0ae <USBD_CDC_Setup+0x1ae>
          break;
 800a09c:	bf00      	nop
      }
      break;
 800a09e:	e006      	b.n	800a0ae <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a0a0:	6839      	ldr	r1, [r7, #0]
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f001 fc5b 	bl	800b95e <USBD_CtlError>
      ret = USBD_FAIL;
 800a0a8:	2303      	movs	r3, #3
 800a0aa:	75fb      	strb	r3, [r7, #23]
      break;
 800a0ac:	bf00      	nop
  }

  return (uint8_t)ret;
 800a0ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	3718      	adds	r7, #24
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bd80      	pop	{r7, pc}

0800a0b8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b084      	sub	sp, #16
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
 800a0c0:	460b      	mov	r3, r1
 800a0c2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a0ca:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	32b0      	adds	r2, #176	@ 0xb0
 800a0d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d101      	bne.n	800a0e2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a0de:	2303      	movs	r3, #3
 800a0e0:	e065      	b.n	800a1ae <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	32b0      	adds	r2, #176	@ 0xb0
 800a0ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0f0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a0f2:	78fb      	ldrb	r3, [r7, #3]
 800a0f4:	f003 020f 	and.w	r2, r3, #15
 800a0f8:	6879      	ldr	r1, [r7, #4]
 800a0fa:	4613      	mov	r3, r2
 800a0fc:	009b      	lsls	r3, r3, #2
 800a0fe:	4413      	add	r3, r2
 800a100:	009b      	lsls	r3, r3, #2
 800a102:	440b      	add	r3, r1
 800a104:	3314      	adds	r3, #20
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d02f      	beq.n	800a16c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a10c:	78fb      	ldrb	r3, [r7, #3]
 800a10e:	f003 020f 	and.w	r2, r3, #15
 800a112:	6879      	ldr	r1, [r7, #4]
 800a114:	4613      	mov	r3, r2
 800a116:	009b      	lsls	r3, r3, #2
 800a118:	4413      	add	r3, r2
 800a11a:	009b      	lsls	r3, r3, #2
 800a11c:	440b      	add	r3, r1
 800a11e:	3314      	adds	r3, #20
 800a120:	681a      	ldr	r2, [r3, #0]
 800a122:	78fb      	ldrb	r3, [r7, #3]
 800a124:	f003 010f 	and.w	r1, r3, #15
 800a128:	68f8      	ldr	r0, [r7, #12]
 800a12a:	460b      	mov	r3, r1
 800a12c:	00db      	lsls	r3, r3, #3
 800a12e:	440b      	add	r3, r1
 800a130:	009b      	lsls	r3, r3, #2
 800a132:	4403      	add	r3, r0
 800a134:	331c      	adds	r3, #28
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	fbb2 f1f3 	udiv	r1, r2, r3
 800a13c:	fb01 f303 	mul.w	r3, r1, r3
 800a140:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a142:	2b00      	cmp	r3, #0
 800a144:	d112      	bne.n	800a16c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a146:	78fb      	ldrb	r3, [r7, #3]
 800a148:	f003 020f 	and.w	r2, r3, #15
 800a14c:	6879      	ldr	r1, [r7, #4]
 800a14e:	4613      	mov	r3, r2
 800a150:	009b      	lsls	r3, r3, #2
 800a152:	4413      	add	r3, r2
 800a154:	009b      	lsls	r3, r3, #2
 800a156:	440b      	add	r3, r1
 800a158:	3314      	adds	r3, #20
 800a15a:	2200      	movs	r2, #0
 800a15c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a15e:	78f9      	ldrb	r1, [r7, #3]
 800a160:	2300      	movs	r3, #0
 800a162:	2200      	movs	r2, #0
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f002 f95a 	bl	800c41e <USBD_LL_Transmit>
 800a16a:	e01f      	b.n	800a1ac <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	2200      	movs	r2, #0
 800a170:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a17a:	687a      	ldr	r2, [r7, #4]
 800a17c:	33b0      	adds	r3, #176	@ 0xb0
 800a17e:	009b      	lsls	r3, r3, #2
 800a180:	4413      	add	r3, r2
 800a182:	685b      	ldr	r3, [r3, #4]
 800a184:	691b      	ldr	r3, [r3, #16]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d010      	beq.n	800a1ac <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a190:	687a      	ldr	r2, [r7, #4]
 800a192:	33b0      	adds	r3, #176	@ 0xb0
 800a194:	009b      	lsls	r3, r3, #2
 800a196:	4413      	add	r3, r2
 800a198:	685b      	ldr	r3, [r3, #4]
 800a19a:	691b      	ldr	r3, [r3, #16]
 800a19c:	68ba      	ldr	r2, [r7, #8]
 800a19e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a1a2:	68ba      	ldr	r2, [r7, #8]
 800a1a4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a1a8:	78fa      	ldrb	r2, [r7, #3]
 800a1aa:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a1ac:	2300      	movs	r3, #0
}
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	3710      	adds	r7, #16
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}

0800a1b6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a1b6:	b580      	push	{r7, lr}
 800a1b8:	b084      	sub	sp, #16
 800a1ba:	af00      	add	r7, sp, #0
 800a1bc:	6078      	str	r0, [r7, #4]
 800a1be:	460b      	mov	r3, r1
 800a1c0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	32b0      	adds	r2, #176	@ 0xb0
 800a1cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1d0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	32b0      	adds	r2, #176	@ 0xb0
 800a1dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d101      	bne.n	800a1e8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a1e4:	2303      	movs	r3, #3
 800a1e6:	e01a      	b.n	800a21e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a1e8:	78fb      	ldrb	r3, [r7, #3]
 800a1ea:	4619      	mov	r1, r3
 800a1ec:	6878      	ldr	r0, [r7, #4]
 800a1ee:	f002 f958 	bl	800c4a2 <USBD_LL_GetRxDataSize>
 800a1f2:	4602      	mov	r2, r0
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a200:	687a      	ldr	r2, [r7, #4]
 800a202:	33b0      	adds	r3, #176	@ 0xb0
 800a204:	009b      	lsls	r3, r3, #2
 800a206:	4413      	add	r3, r2
 800a208:	685b      	ldr	r3, [r3, #4]
 800a20a:	68db      	ldr	r3, [r3, #12]
 800a20c:	68fa      	ldr	r2, [r7, #12]
 800a20e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a212:	68fa      	ldr	r2, [r7, #12]
 800a214:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a218:	4611      	mov	r1, r2
 800a21a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a21c:	2300      	movs	r3, #0
}
 800a21e:	4618      	mov	r0, r3
 800a220:	3710      	adds	r7, #16
 800a222:	46bd      	mov	sp, r7
 800a224:	bd80      	pop	{r7, pc}

0800a226 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a226:	b580      	push	{r7, lr}
 800a228:	b084      	sub	sp, #16
 800a22a:	af00      	add	r7, sp, #0
 800a22c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	32b0      	adds	r2, #176	@ 0xb0
 800a238:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a23c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d101      	bne.n	800a248 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a244:	2303      	movs	r3, #3
 800a246:	e024      	b.n	800a292 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a24e:	687a      	ldr	r2, [r7, #4]
 800a250:	33b0      	adds	r3, #176	@ 0xb0
 800a252:	009b      	lsls	r3, r3, #2
 800a254:	4413      	add	r3, r2
 800a256:	685b      	ldr	r3, [r3, #4]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d019      	beq.n	800a290 <USBD_CDC_EP0_RxReady+0x6a>
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a262:	2bff      	cmp	r3, #255	@ 0xff
 800a264:	d014      	beq.n	800a290 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a26c:	687a      	ldr	r2, [r7, #4]
 800a26e:	33b0      	adds	r3, #176	@ 0xb0
 800a270:	009b      	lsls	r3, r3, #2
 800a272:	4413      	add	r3, r2
 800a274:	685b      	ldr	r3, [r3, #4]
 800a276:	689b      	ldr	r3, [r3, #8]
 800a278:	68fa      	ldr	r2, [r7, #12]
 800a27a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800a27e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a280:	68fa      	ldr	r2, [r7, #12]
 800a282:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a286:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	22ff      	movs	r2, #255	@ 0xff
 800a28c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a290:	2300      	movs	r3, #0
}
 800a292:	4618      	mov	r0, r3
 800a294:	3710      	adds	r7, #16
 800a296:	46bd      	mov	sp, r7
 800a298:	bd80      	pop	{r7, pc}
	...

0800a29c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b086      	sub	sp, #24
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a2a4:	2182      	movs	r1, #130	@ 0x82
 800a2a6:	4818      	ldr	r0, [pc, #96]	@ (800a308 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a2a8:	f000 fd22 	bl	800acf0 <USBD_GetEpDesc>
 800a2ac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a2ae:	2101      	movs	r1, #1
 800a2b0:	4815      	ldr	r0, [pc, #84]	@ (800a308 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a2b2:	f000 fd1d 	bl	800acf0 <USBD_GetEpDesc>
 800a2b6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a2b8:	2181      	movs	r1, #129	@ 0x81
 800a2ba:	4813      	ldr	r0, [pc, #76]	@ (800a308 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a2bc:	f000 fd18 	bl	800acf0 <USBD_GetEpDesc>
 800a2c0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a2c2:	697b      	ldr	r3, [r7, #20]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d002      	beq.n	800a2ce <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a2c8:	697b      	ldr	r3, [r7, #20]
 800a2ca:	2210      	movs	r2, #16
 800a2cc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a2ce:	693b      	ldr	r3, [r7, #16]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d006      	beq.n	800a2e2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a2d4:	693b      	ldr	r3, [r7, #16]
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a2dc:	711a      	strb	r2, [r3, #4]
 800a2de:	2200      	movs	r2, #0
 800a2e0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d006      	beq.n	800a2f6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a2f0:	711a      	strb	r2, [r3, #4]
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	2243      	movs	r2, #67	@ 0x43
 800a2fa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a2fc:	4b02      	ldr	r3, [pc, #8]	@ (800a308 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800a2fe:	4618      	mov	r0, r3
 800a300:	3718      	adds	r7, #24
 800a302:	46bd      	mov	sp, r7
 800a304:	bd80      	pop	{r7, pc}
 800a306:	bf00      	nop
 800a308:	200000c8 	.word	0x200000c8

0800a30c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b086      	sub	sp, #24
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a314:	2182      	movs	r1, #130	@ 0x82
 800a316:	4818      	ldr	r0, [pc, #96]	@ (800a378 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a318:	f000 fcea 	bl	800acf0 <USBD_GetEpDesc>
 800a31c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a31e:	2101      	movs	r1, #1
 800a320:	4815      	ldr	r0, [pc, #84]	@ (800a378 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a322:	f000 fce5 	bl	800acf0 <USBD_GetEpDesc>
 800a326:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a328:	2181      	movs	r1, #129	@ 0x81
 800a32a:	4813      	ldr	r0, [pc, #76]	@ (800a378 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a32c:	f000 fce0 	bl	800acf0 <USBD_GetEpDesc>
 800a330:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a332:	697b      	ldr	r3, [r7, #20]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d002      	beq.n	800a33e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a338:	697b      	ldr	r3, [r7, #20]
 800a33a:	2210      	movs	r2, #16
 800a33c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d006      	beq.n	800a352 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a344:	693b      	ldr	r3, [r7, #16]
 800a346:	2200      	movs	r2, #0
 800a348:	711a      	strb	r2, [r3, #4]
 800a34a:	2200      	movs	r2, #0
 800a34c:	f042 0202 	orr.w	r2, r2, #2
 800a350:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d006      	beq.n	800a366 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	2200      	movs	r2, #0
 800a35c:	711a      	strb	r2, [r3, #4]
 800a35e:	2200      	movs	r2, #0
 800a360:	f042 0202 	orr.w	r2, r2, #2
 800a364:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2243      	movs	r2, #67	@ 0x43
 800a36a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a36c:	4b02      	ldr	r3, [pc, #8]	@ (800a378 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800a36e:	4618      	mov	r0, r3
 800a370:	3718      	adds	r7, #24
 800a372:	46bd      	mov	sp, r7
 800a374:	bd80      	pop	{r7, pc}
 800a376:	bf00      	nop
 800a378:	200000c8 	.word	0x200000c8

0800a37c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b086      	sub	sp, #24
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a384:	2182      	movs	r1, #130	@ 0x82
 800a386:	4818      	ldr	r0, [pc, #96]	@ (800a3e8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a388:	f000 fcb2 	bl	800acf0 <USBD_GetEpDesc>
 800a38c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a38e:	2101      	movs	r1, #1
 800a390:	4815      	ldr	r0, [pc, #84]	@ (800a3e8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a392:	f000 fcad 	bl	800acf0 <USBD_GetEpDesc>
 800a396:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a398:	2181      	movs	r1, #129	@ 0x81
 800a39a:	4813      	ldr	r0, [pc, #76]	@ (800a3e8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a39c:	f000 fca8 	bl	800acf0 <USBD_GetEpDesc>
 800a3a0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a3a2:	697b      	ldr	r3, [r7, #20]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d002      	beq.n	800a3ae <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a3a8:	697b      	ldr	r3, [r7, #20]
 800a3aa:	2210      	movs	r2, #16
 800a3ac:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a3ae:	693b      	ldr	r3, [r7, #16]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d006      	beq.n	800a3c2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a3b4:	693b      	ldr	r3, [r7, #16]
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a3bc:	711a      	strb	r2, [r3, #4]
 800a3be:	2200      	movs	r2, #0
 800a3c0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d006      	beq.n	800a3d6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a3d0:	711a      	strb	r2, [r3, #4]
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	2243      	movs	r2, #67	@ 0x43
 800a3da:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a3dc:	4b02      	ldr	r3, [pc, #8]	@ (800a3e8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800a3de:	4618      	mov	r0, r3
 800a3e0:	3718      	adds	r7, #24
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	bd80      	pop	{r7, pc}
 800a3e6:	bf00      	nop
 800a3e8:	200000c8 	.word	0x200000c8

0800a3ec <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a3ec:	b480      	push	{r7}
 800a3ee:	b083      	sub	sp, #12
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	220a      	movs	r2, #10
 800a3f8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a3fa:	4b03      	ldr	r3, [pc, #12]	@ (800a408 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	370c      	adds	r7, #12
 800a400:	46bd      	mov	sp, r7
 800a402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a406:	4770      	bx	lr
 800a408:	20000084 	.word	0x20000084

0800a40c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a40c:	b480      	push	{r7}
 800a40e:	b083      	sub	sp, #12
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
 800a414:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d101      	bne.n	800a420 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a41c:	2303      	movs	r3, #3
 800a41e:	e009      	b.n	800a434 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a426:	687a      	ldr	r2, [r7, #4]
 800a428:	33b0      	adds	r3, #176	@ 0xb0
 800a42a:	009b      	lsls	r3, r3, #2
 800a42c:	4413      	add	r3, r2
 800a42e:	683a      	ldr	r2, [r7, #0]
 800a430:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800a432:	2300      	movs	r3, #0
}
 800a434:	4618      	mov	r0, r3
 800a436:	370c      	adds	r7, #12
 800a438:	46bd      	mov	sp, r7
 800a43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43e:	4770      	bx	lr

0800a440 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a440:	b480      	push	{r7}
 800a442:	b087      	sub	sp, #28
 800a444:	af00      	add	r7, sp, #0
 800a446:	60f8      	str	r0, [r7, #12]
 800a448:	60b9      	str	r1, [r7, #8]
 800a44a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	32b0      	adds	r2, #176	@ 0xb0
 800a456:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a45a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d101      	bne.n	800a466 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a462:	2303      	movs	r3, #3
 800a464:	e008      	b.n	800a478 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800a466:	697b      	ldr	r3, [r7, #20]
 800a468:	68ba      	ldr	r2, [r7, #8]
 800a46a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a46e:	697b      	ldr	r3, [r7, #20]
 800a470:	687a      	ldr	r2, [r7, #4]
 800a472:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a476:	2300      	movs	r3, #0
}
 800a478:	4618      	mov	r0, r3
 800a47a:	371c      	adds	r7, #28
 800a47c:	46bd      	mov	sp, r7
 800a47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a482:	4770      	bx	lr

0800a484 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a484:	b480      	push	{r7}
 800a486:	b085      	sub	sp, #20
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
 800a48c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	32b0      	adds	r2, #176	@ 0xb0
 800a498:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a49c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d101      	bne.n	800a4a8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800a4a4:	2303      	movs	r3, #3
 800a4a6:	e004      	b.n	800a4b2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	683a      	ldr	r2, [r7, #0]
 800a4ac:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a4b0:	2300      	movs	r3, #0
}
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	3714      	adds	r7, #20
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4bc:	4770      	bx	lr
	...

0800a4c0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b084      	sub	sp, #16
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	32b0      	adds	r2, #176	@ 0xb0
 800a4d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4d6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	32b0      	adds	r2, #176	@ 0xb0
 800a4e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d101      	bne.n	800a4ee <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800a4ea:	2303      	movs	r3, #3
 800a4ec:	e018      	b.n	800a520 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	7c1b      	ldrb	r3, [r3, #16]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d10a      	bne.n	800a50c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a4f6:	4b0c      	ldr	r3, [pc, #48]	@ (800a528 <USBD_CDC_ReceivePacket+0x68>)
 800a4f8:	7819      	ldrb	r1, [r3, #0]
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a500:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a504:	6878      	ldr	r0, [r7, #4]
 800a506:	f001 ffab 	bl	800c460 <USBD_LL_PrepareReceive>
 800a50a:	e008      	b.n	800a51e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a50c:	4b06      	ldr	r3, [pc, #24]	@ (800a528 <USBD_CDC_ReceivePacket+0x68>)
 800a50e:	7819      	ldrb	r1, [r3, #0]
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a516:	2340      	movs	r3, #64	@ 0x40
 800a518:	6878      	ldr	r0, [r7, #4]
 800a51a:	f001 ffa1 	bl	800c460 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a51e:	2300      	movs	r3, #0
}
 800a520:	4618      	mov	r0, r3
 800a522:	3710      	adds	r7, #16
 800a524:	46bd      	mov	sp, r7
 800a526:	bd80      	pop	{r7, pc}
 800a528:	2000010c 	.word	0x2000010c

0800a52c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b086      	sub	sp, #24
 800a530:	af00      	add	r7, sp, #0
 800a532:	60f8      	str	r0, [r7, #12]
 800a534:	60b9      	str	r1, [r7, #8]
 800a536:	4613      	mov	r3, r2
 800a538:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d101      	bne.n	800a544 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a540:	2303      	movs	r3, #3
 800a542:	e01f      	b.n	800a584 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	2200      	movs	r2, #0
 800a548:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	2200      	movs	r2, #0
 800a550:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	2200      	movs	r2, #0
 800a558:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a55c:	68bb      	ldr	r3, [r7, #8]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d003      	beq.n	800a56a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	68ba      	ldr	r2, [r7, #8]
 800a566:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	2201      	movs	r2, #1
 800a56e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	79fa      	ldrb	r2, [r7, #7]
 800a576:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a578:	68f8      	ldr	r0, [r7, #12]
 800a57a:	f001 fe1b 	bl	800c1b4 <USBD_LL_Init>
 800a57e:	4603      	mov	r3, r0
 800a580:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a582:	7dfb      	ldrb	r3, [r7, #23]
}
 800a584:	4618      	mov	r0, r3
 800a586:	3718      	adds	r7, #24
 800a588:	46bd      	mov	sp, r7
 800a58a:	bd80      	pop	{r7, pc}

0800a58c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b084      	sub	sp, #16
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
 800a594:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a596:	2300      	movs	r3, #0
 800a598:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a59a:	683b      	ldr	r3, [r7, #0]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d101      	bne.n	800a5a4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a5a0:	2303      	movs	r3, #3
 800a5a2:	e025      	b.n	800a5f0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	683a      	ldr	r2, [r7, #0]
 800a5a8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	32ae      	adds	r2, #174	@ 0xae
 800a5b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d00f      	beq.n	800a5e0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	32ae      	adds	r2, #174	@ 0xae
 800a5ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5d0:	f107 020e 	add.w	r2, r7, #14
 800a5d4:	4610      	mov	r0, r2
 800a5d6:	4798      	blx	r3
 800a5d8:	4602      	mov	r2, r0
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a5e6:	1c5a      	adds	r2, r3, #1
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800a5ee:	2300      	movs	r3, #0
}
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	3710      	adds	r7, #16
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	bd80      	pop	{r7, pc}

0800a5f8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	b082      	sub	sp, #8
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a600:	6878      	ldr	r0, [r7, #4]
 800a602:	f001 fe23 	bl	800c24c <USBD_LL_Start>
 800a606:	4603      	mov	r3, r0
}
 800a608:	4618      	mov	r0, r3
 800a60a:	3708      	adds	r7, #8
 800a60c:	46bd      	mov	sp, r7
 800a60e:	bd80      	pop	{r7, pc}

0800a610 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a610:	b480      	push	{r7}
 800a612:	b083      	sub	sp, #12
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a618:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a61a:	4618      	mov	r0, r3
 800a61c:	370c      	adds	r7, #12
 800a61e:	46bd      	mov	sp, r7
 800a620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a624:	4770      	bx	lr

0800a626 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a626:	b580      	push	{r7, lr}
 800a628:	b084      	sub	sp, #16
 800a62a:	af00      	add	r7, sp, #0
 800a62c:	6078      	str	r0, [r7, #4]
 800a62e:	460b      	mov	r3, r1
 800a630:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a632:	2300      	movs	r3, #0
 800a634:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d009      	beq.n	800a654 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	78fa      	ldrb	r2, [r7, #3]
 800a64a:	4611      	mov	r1, r2
 800a64c:	6878      	ldr	r0, [r7, #4]
 800a64e:	4798      	blx	r3
 800a650:	4603      	mov	r3, r0
 800a652:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a654:	7bfb      	ldrb	r3, [r7, #15]
}
 800a656:	4618      	mov	r0, r3
 800a658:	3710      	adds	r7, #16
 800a65a:	46bd      	mov	sp, r7
 800a65c:	bd80      	pop	{r7, pc}

0800a65e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a65e:	b580      	push	{r7, lr}
 800a660:	b084      	sub	sp, #16
 800a662:	af00      	add	r7, sp, #0
 800a664:	6078      	str	r0, [r7, #4]
 800a666:	460b      	mov	r3, r1
 800a668:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a66a:	2300      	movs	r3, #0
 800a66c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a674:	685b      	ldr	r3, [r3, #4]
 800a676:	78fa      	ldrb	r2, [r7, #3]
 800a678:	4611      	mov	r1, r2
 800a67a:	6878      	ldr	r0, [r7, #4]
 800a67c:	4798      	blx	r3
 800a67e:	4603      	mov	r3, r0
 800a680:	2b00      	cmp	r3, #0
 800a682:	d001      	beq.n	800a688 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a684:	2303      	movs	r3, #3
 800a686:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a688:	7bfb      	ldrb	r3, [r7, #15]
}
 800a68a:	4618      	mov	r0, r3
 800a68c:	3710      	adds	r7, #16
 800a68e:	46bd      	mov	sp, r7
 800a690:	bd80      	pop	{r7, pc}

0800a692 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a692:	b580      	push	{r7, lr}
 800a694:	b084      	sub	sp, #16
 800a696:	af00      	add	r7, sp, #0
 800a698:	6078      	str	r0, [r7, #4]
 800a69a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a6a2:	6839      	ldr	r1, [r7, #0]
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	f001 f920 	bl	800b8ea <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2201      	movs	r2, #1
 800a6ae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a6b8:	461a      	mov	r2, r3
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a6c6:	f003 031f 	and.w	r3, r3, #31
 800a6ca:	2b02      	cmp	r3, #2
 800a6cc:	d01a      	beq.n	800a704 <USBD_LL_SetupStage+0x72>
 800a6ce:	2b02      	cmp	r3, #2
 800a6d0:	d822      	bhi.n	800a718 <USBD_LL_SetupStage+0x86>
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d002      	beq.n	800a6dc <USBD_LL_SetupStage+0x4a>
 800a6d6:	2b01      	cmp	r3, #1
 800a6d8:	d00a      	beq.n	800a6f0 <USBD_LL_SetupStage+0x5e>
 800a6da:	e01d      	b.n	800a718 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a6e2:	4619      	mov	r1, r3
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	f000 fb75 	bl	800add4 <USBD_StdDevReq>
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	73fb      	strb	r3, [r7, #15]
      break;
 800a6ee:	e020      	b.n	800a732 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a6f6:	4619      	mov	r1, r3
 800a6f8:	6878      	ldr	r0, [r7, #4]
 800a6fa:	f000 fbdd 	bl	800aeb8 <USBD_StdItfReq>
 800a6fe:	4603      	mov	r3, r0
 800a700:	73fb      	strb	r3, [r7, #15]
      break;
 800a702:	e016      	b.n	800a732 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a70a:	4619      	mov	r1, r3
 800a70c:	6878      	ldr	r0, [r7, #4]
 800a70e:	f000 fc3f 	bl	800af90 <USBD_StdEPReq>
 800a712:	4603      	mov	r3, r0
 800a714:	73fb      	strb	r3, [r7, #15]
      break;
 800a716:	e00c      	b.n	800a732 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a71e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a722:	b2db      	uxtb	r3, r3
 800a724:	4619      	mov	r1, r3
 800a726:	6878      	ldr	r0, [r7, #4]
 800a728:	f001 fdf0 	bl	800c30c <USBD_LL_StallEP>
 800a72c:	4603      	mov	r3, r0
 800a72e:	73fb      	strb	r3, [r7, #15]
      break;
 800a730:	bf00      	nop
  }

  return ret;
 800a732:	7bfb      	ldrb	r3, [r7, #15]
}
 800a734:	4618      	mov	r0, r3
 800a736:	3710      	adds	r7, #16
 800a738:	46bd      	mov	sp, r7
 800a73a:	bd80      	pop	{r7, pc}

0800a73c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b086      	sub	sp, #24
 800a740:	af00      	add	r7, sp, #0
 800a742:	60f8      	str	r0, [r7, #12]
 800a744:	460b      	mov	r3, r1
 800a746:	607a      	str	r2, [r7, #4]
 800a748:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a74a:	2300      	movs	r3, #0
 800a74c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800a74e:	7afb      	ldrb	r3, [r7, #11]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d177      	bne.n	800a844 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a75a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a762:	2b03      	cmp	r3, #3
 800a764:	f040 80a1 	bne.w	800a8aa <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800a768:	693b      	ldr	r3, [r7, #16]
 800a76a:	685b      	ldr	r3, [r3, #4]
 800a76c:	693a      	ldr	r2, [r7, #16]
 800a76e:	8992      	ldrh	r2, [r2, #12]
 800a770:	4293      	cmp	r3, r2
 800a772:	d91c      	bls.n	800a7ae <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800a774:	693b      	ldr	r3, [r7, #16]
 800a776:	685b      	ldr	r3, [r3, #4]
 800a778:	693a      	ldr	r2, [r7, #16]
 800a77a:	8992      	ldrh	r2, [r2, #12]
 800a77c:	1a9a      	subs	r2, r3, r2
 800a77e:	693b      	ldr	r3, [r7, #16]
 800a780:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800a782:	693b      	ldr	r3, [r7, #16]
 800a784:	691b      	ldr	r3, [r3, #16]
 800a786:	693a      	ldr	r2, [r7, #16]
 800a788:	8992      	ldrh	r2, [r2, #12]
 800a78a:	441a      	add	r2, r3
 800a78c:	693b      	ldr	r3, [r7, #16]
 800a78e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800a790:	693b      	ldr	r3, [r7, #16]
 800a792:	6919      	ldr	r1, [r3, #16]
 800a794:	693b      	ldr	r3, [r7, #16]
 800a796:	899b      	ldrh	r3, [r3, #12]
 800a798:	461a      	mov	r2, r3
 800a79a:	693b      	ldr	r3, [r7, #16]
 800a79c:	685b      	ldr	r3, [r3, #4]
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	bf38      	it	cc
 800a7a2:	4613      	movcc	r3, r2
 800a7a4:	461a      	mov	r2, r3
 800a7a6:	68f8      	ldr	r0, [r7, #12]
 800a7a8:	f001 f9a6 	bl	800baf8 <USBD_CtlContinueRx>
 800a7ac:	e07d      	b.n	800a8aa <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a7b4:	f003 031f 	and.w	r3, r3, #31
 800a7b8:	2b02      	cmp	r3, #2
 800a7ba:	d014      	beq.n	800a7e6 <USBD_LL_DataOutStage+0xaa>
 800a7bc:	2b02      	cmp	r3, #2
 800a7be:	d81d      	bhi.n	800a7fc <USBD_LL_DataOutStage+0xc0>
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d002      	beq.n	800a7ca <USBD_LL_DataOutStage+0x8e>
 800a7c4:	2b01      	cmp	r3, #1
 800a7c6:	d003      	beq.n	800a7d0 <USBD_LL_DataOutStage+0x94>
 800a7c8:	e018      	b.n	800a7fc <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	75bb      	strb	r3, [r7, #22]
            break;
 800a7ce:	e018      	b.n	800a802 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a7d6:	b2db      	uxtb	r3, r3
 800a7d8:	4619      	mov	r1, r3
 800a7da:	68f8      	ldr	r0, [r7, #12]
 800a7dc:	f000 fa6e 	bl	800acbc <USBD_CoreFindIF>
 800a7e0:	4603      	mov	r3, r0
 800a7e2:	75bb      	strb	r3, [r7, #22]
            break;
 800a7e4:	e00d      	b.n	800a802 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a7ec:	b2db      	uxtb	r3, r3
 800a7ee:	4619      	mov	r1, r3
 800a7f0:	68f8      	ldr	r0, [r7, #12]
 800a7f2:	f000 fa70 	bl	800acd6 <USBD_CoreFindEP>
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	75bb      	strb	r3, [r7, #22]
            break;
 800a7fa:	e002      	b.n	800a802 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	75bb      	strb	r3, [r7, #22]
            break;
 800a800:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a802:	7dbb      	ldrb	r3, [r7, #22]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d119      	bne.n	800a83c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a80e:	b2db      	uxtb	r3, r3
 800a810:	2b03      	cmp	r3, #3
 800a812:	d113      	bne.n	800a83c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a814:	7dba      	ldrb	r2, [r7, #22]
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	32ae      	adds	r2, #174	@ 0xae
 800a81a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a81e:	691b      	ldr	r3, [r3, #16]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d00b      	beq.n	800a83c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800a824:	7dba      	ldrb	r2, [r7, #22]
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a82c:	7dba      	ldrb	r2, [r7, #22]
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	32ae      	adds	r2, #174	@ 0xae
 800a832:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a836:	691b      	ldr	r3, [r3, #16]
 800a838:	68f8      	ldr	r0, [r7, #12]
 800a83a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a83c:	68f8      	ldr	r0, [r7, #12]
 800a83e:	f001 f96c 	bl	800bb1a <USBD_CtlSendStatus>
 800a842:	e032      	b.n	800a8aa <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a844:	7afb      	ldrb	r3, [r7, #11]
 800a846:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a84a:	b2db      	uxtb	r3, r3
 800a84c:	4619      	mov	r1, r3
 800a84e:	68f8      	ldr	r0, [r7, #12]
 800a850:	f000 fa41 	bl	800acd6 <USBD_CoreFindEP>
 800a854:	4603      	mov	r3, r0
 800a856:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a858:	7dbb      	ldrb	r3, [r7, #22]
 800a85a:	2bff      	cmp	r3, #255	@ 0xff
 800a85c:	d025      	beq.n	800a8aa <USBD_LL_DataOutStage+0x16e>
 800a85e:	7dbb      	ldrb	r3, [r7, #22]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d122      	bne.n	800a8aa <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a86a:	b2db      	uxtb	r3, r3
 800a86c:	2b03      	cmp	r3, #3
 800a86e:	d117      	bne.n	800a8a0 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a870:	7dba      	ldrb	r2, [r7, #22]
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	32ae      	adds	r2, #174	@ 0xae
 800a876:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a87a:	699b      	ldr	r3, [r3, #24]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d00f      	beq.n	800a8a0 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800a880:	7dba      	ldrb	r2, [r7, #22]
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a888:	7dba      	ldrb	r2, [r7, #22]
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	32ae      	adds	r2, #174	@ 0xae
 800a88e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a892:	699b      	ldr	r3, [r3, #24]
 800a894:	7afa      	ldrb	r2, [r7, #11]
 800a896:	4611      	mov	r1, r2
 800a898:	68f8      	ldr	r0, [r7, #12]
 800a89a:	4798      	blx	r3
 800a89c:	4603      	mov	r3, r0
 800a89e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a8a0:	7dfb      	ldrb	r3, [r7, #23]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d001      	beq.n	800a8aa <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800a8a6:	7dfb      	ldrb	r3, [r7, #23]
 800a8a8:	e000      	b.n	800a8ac <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800a8aa:	2300      	movs	r3, #0
}
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	3718      	adds	r7, #24
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	bd80      	pop	{r7, pc}

0800a8b4 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b086      	sub	sp, #24
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	60f8      	str	r0, [r7, #12]
 800a8bc:	460b      	mov	r3, r1
 800a8be:	607a      	str	r2, [r7, #4]
 800a8c0:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800a8c2:	7afb      	ldrb	r3, [r7, #11]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d178      	bne.n	800a9ba <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	3314      	adds	r3, #20
 800a8cc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a8d4:	2b02      	cmp	r3, #2
 800a8d6:	d163      	bne.n	800a9a0 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800a8d8:	693b      	ldr	r3, [r7, #16]
 800a8da:	685b      	ldr	r3, [r3, #4]
 800a8dc:	693a      	ldr	r2, [r7, #16]
 800a8de:	8992      	ldrh	r2, [r2, #12]
 800a8e0:	4293      	cmp	r3, r2
 800a8e2:	d91c      	bls.n	800a91e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800a8e4:	693b      	ldr	r3, [r7, #16]
 800a8e6:	685b      	ldr	r3, [r3, #4]
 800a8e8:	693a      	ldr	r2, [r7, #16]
 800a8ea:	8992      	ldrh	r2, [r2, #12]
 800a8ec:	1a9a      	subs	r2, r3, r2
 800a8ee:	693b      	ldr	r3, [r7, #16]
 800a8f0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800a8f2:	693b      	ldr	r3, [r7, #16]
 800a8f4:	691b      	ldr	r3, [r3, #16]
 800a8f6:	693a      	ldr	r2, [r7, #16]
 800a8f8:	8992      	ldrh	r2, [r2, #12]
 800a8fa:	441a      	add	r2, r3
 800a8fc:	693b      	ldr	r3, [r7, #16]
 800a8fe:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800a900:	693b      	ldr	r3, [r7, #16]
 800a902:	6919      	ldr	r1, [r3, #16]
 800a904:	693b      	ldr	r3, [r7, #16]
 800a906:	685b      	ldr	r3, [r3, #4]
 800a908:	461a      	mov	r2, r3
 800a90a:	68f8      	ldr	r0, [r7, #12]
 800a90c:	f001 f8c2 	bl	800ba94 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a910:	2300      	movs	r3, #0
 800a912:	2200      	movs	r2, #0
 800a914:	2100      	movs	r1, #0
 800a916:	68f8      	ldr	r0, [r7, #12]
 800a918:	f001 fda2 	bl	800c460 <USBD_LL_PrepareReceive>
 800a91c:	e040      	b.n	800a9a0 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a91e:	693b      	ldr	r3, [r7, #16]
 800a920:	899b      	ldrh	r3, [r3, #12]
 800a922:	461a      	mov	r2, r3
 800a924:	693b      	ldr	r3, [r7, #16]
 800a926:	685b      	ldr	r3, [r3, #4]
 800a928:	429a      	cmp	r2, r3
 800a92a:	d11c      	bne.n	800a966 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800a92c:	693b      	ldr	r3, [r7, #16]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	693a      	ldr	r2, [r7, #16]
 800a932:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a934:	4293      	cmp	r3, r2
 800a936:	d316      	bcc.n	800a966 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800a938:	693b      	ldr	r3, [r7, #16]
 800a93a:	681a      	ldr	r2, [r3, #0]
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a942:	429a      	cmp	r2, r3
 800a944:	d20f      	bcs.n	800a966 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a946:	2200      	movs	r2, #0
 800a948:	2100      	movs	r1, #0
 800a94a:	68f8      	ldr	r0, [r7, #12]
 800a94c:	f001 f8a2 	bl	800ba94 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	2200      	movs	r2, #0
 800a954:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a958:	2300      	movs	r3, #0
 800a95a:	2200      	movs	r2, #0
 800a95c:	2100      	movs	r1, #0
 800a95e:	68f8      	ldr	r0, [r7, #12]
 800a960:	f001 fd7e 	bl	800c460 <USBD_LL_PrepareReceive>
 800a964:	e01c      	b.n	800a9a0 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a96c:	b2db      	uxtb	r3, r3
 800a96e:	2b03      	cmp	r3, #3
 800a970:	d10f      	bne.n	800a992 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a978:	68db      	ldr	r3, [r3, #12]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d009      	beq.n	800a992 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	2200      	movs	r2, #0
 800a982:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a98c:	68db      	ldr	r3, [r3, #12]
 800a98e:	68f8      	ldr	r0, [r7, #12]
 800a990:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a992:	2180      	movs	r1, #128	@ 0x80
 800a994:	68f8      	ldr	r0, [r7, #12]
 800a996:	f001 fcb9 	bl	800c30c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a99a:	68f8      	ldr	r0, [r7, #12]
 800a99c:	f001 f8d0 	bl	800bb40 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d03a      	beq.n	800aa20 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800a9aa:	68f8      	ldr	r0, [r7, #12]
 800a9ac:	f7ff fe30 	bl	800a610 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a9b8:	e032      	b.n	800aa20 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a9ba:	7afb      	ldrb	r3, [r7, #11]
 800a9bc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a9c0:	b2db      	uxtb	r3, r3
 800a9c2:	4619      	mov	r1, r3
 800a9c4:	68f8      	ldr	r0, [r7, #12]
 800a9c6:	f000 f986 	bl	800acd6 <USBD_CoreFindEP>
 800a9ca:	4603      	mov	r3, r0
 800a9cc:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a9ce:	7dfb      	ldrb	r3, [r7, #23]
 800a9d0:	2bff      	cmp	r3, #255	@ 0xff
 800a9d2:	d025      	beq.n	800aa20 <USBD_LL_DataInStage+0x16c>
 800a9d4:	7dfb      	ldrb	r3, [r7, #23]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d122      	bne.n	800aa20 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9e0:	b2db      	uxtb	r3, r3
 800a9e2:	2b03      	cmp	r3, #3
 800a9e4:	d11c      	bne.n	800aa20 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a9e6:	7dfa      	ldrb	r2, [r7, #23]
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	32ae      	adds	r2, #174	@ 0xae
 800a9ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9f0:	695b      	ldr	r3, [r3, #20]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d014      	beq.n	800aa20 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800a9f6:	7dfa      	ldrb	r2, [r7, #23]
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a9fe:	7dfa      	ldrb	r2, [r7, #23]
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	32ae      	adds	r2, #174	@ 0xae
 800aa04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa08:	695b      	ldr	r3, [r3, #20]
 800aa0a:	7afa      	ldrb	r2, [r7, #11]
 800aa0c:	4611      	mov	r1, r2
 800aa0e:	68f8      	ldr	r0, [r7, #12]
 800aa10:	4798      	blx	r3
 800aa12:	4603      	mov	r3, r0
 800aa14:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800aa16:	7dbb      	ldrb	r3, [r7, #22]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d001      	beq.n	800aa20 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800aa1c:	7dbb      	ldrb	r3, [r7, #22]
 800aa1e:	e000      	b.n	800aa22 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800aa20:	2300      	movs	r3, #0
}
 800aa22:	4618      	mov	r0, r3
 800aa24:	3718      	adds	r7, #24
 800aa26:	46bd      	mov	sp, r7
 800aa28:	bd80      	pop	{r7, pc}

0800aa2a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800aa2a:	b580      	push	{r7, lr}
 800aa2c:	b084      	sub	sp, #16
 800aa2e:	af00      	add	r7, sp, #0
 800aa30:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800aa32:	2300      	movs	r3, #0
 800aa34:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	2201      	movs	r2, #1
 800aa3a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	2200      	movs	r2, #0
 800aa42:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	2200      	movs	r2, #0
 800aa4a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2200      	movs	r2, #0
 800aa50:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	2200      	movs	r2, #0
 800aa58:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d014      	beq.n	800aa90 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa6c:	685b      	ldr	r3, [r3, #4]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d00e      	beq.n	800aa90 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa78:	685b      	ldr	r3, [r3, #4]
 800aa7a:	687a      	ldr	r2, [r7, #4]
 800aa7c:	6852      	ldr	r2, [r2, #4]
 800aa7e:	b2d2      	uxtb	r2, r2
 800aa80:	4611      	mov	r1, r2
 800aa82:	6878      	ldr	r0, [r7, #4]
 800aa84:	4798      	blx	r3
 800aa86:	4603      	mov	r3, r0
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d001      	beq.n	800aa90 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800aa8c:	2303      	movs	r3, #3
 800aa8e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800aa90:	2340      	movs	r3, #64	@ 0x40
 800aa92:	2200      	movs	r2, #0
 800aa94:	2100      	movs	r1, #0
 800aa96:	6878      	ldr	r0, [r7, #4]
 800aa98:	f001 fbf3 	bl	800c282 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	2201      	movs	r2, #1
 800aaa0:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	2240      	movs	r2, #64	@ 0x40
 800aaa8:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800aaac:	2340      	movs	r3, #64	@ 0x40
 800aaae:	2200      	movs	r2, #0
 800aab0:	2180      	movs	r1, #128	@ 0x80
 800aab2:	6878      	ldr	r0, [r7, #4]
 800aab4:	f001 fbe5 	bl	800c282 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2201      	movs	r2, #1
 800aabc:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	2240      	movs	r2, #64	@ 0x40
 800aac4:	841a      	strh	r2, [r3, #32]

  return ret;
 800aac6:	7bfb      	ldrb	r3, [r7, #15]
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	3710      	adds	r7, #16
 800aacc:	46bd      	mov	sp, r7
 800aace:	bd80      	pop	{r7, pc}

0800aad0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800aad0:	b480      	push	{r7}
 800aad2:	b083      	sub	sp, #12
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
 800aad8:	460b      	mov	r3, r1
 800aada:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	78fa      	ldrb	r2, [r7, #3]
 800aae0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800aae2:	2300      	movs	r3, #0
}
 800aae4:	4618      	mov	r0, r3
 800aae6:	370c      	adds	r7, #12
 800aae8:	46bd      	mov	sp, r7
 800aaea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaee:	4770      	bx	lr

0800aaf0 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800aaf0:	b480      	push	{r7}
 800aaf2:	b083      	sub	sp, #12
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aafe:	b2db      	uxtb	r3, r3
 800ab00:	2b04      	cmp	r3, #4
 800ab02:	d006      	beq.n	800ab12 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab0a:	b2da      	uxtb	r2, r3
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2204      	movs	r2, #4
 800ab16:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ab1a:	2300      	movs	r3, #0
}
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	370c      	adds	r7, #12
 800ab20:	46bd      	mov	sp, r7
 800ab22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab26:	4770      	bx	lr

0800ab28 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ab28:	b480      	push	{r7}
 800ab2a:	b083      	sub	sp, #12
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab36:	b2db      	uxtb	r3, r3
 800ab38:	2b04      	cmp	r3, #4
 800ab3a:	d106      	bne.n	800ab4a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800ab42:	b2da      	uxtb	r2, r3
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800ab4a:	2300      	movs	r3, #0
}
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	370c      	adds	r7, #12
 800ab50:	46bd      	mov	sp, r7
 800ab52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab56:	4770      	bx	lr

0800ab58 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b082      	sub	sp, #8
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab66:	b2db      	uxtb	r3, r3
 800ab68:	2b03      	cmp	r3, #3
 800ab6a:	d110      	bne.n	800ab8e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d00b      	beq.n	800ab8e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab7c:	69db      	ldr	r3, [r3, #28]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d005      	beq.n	800ab8e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab88:	69db      	ldr	r3, [r3, #28]
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800ab8e:	2300      	movs	r3, #0
}
 800ab90:	4618      	mov	r0, r3
 800ab92:	3708      	adds	r7, #8
 800ab94:	46bd      	mov	sp, r7
 800ab96:	bd80      	pop	{r7, pc}

0800ab98 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ab98:	b580      	push	{r7, lr}
 800ab9a:	b082      	sub	sp, #8
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	6078      	str	r0, [r7, #4]
 800aba0:	460b      	mov	r3, r1
 800aba2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	32ae      	adds	r2, #174	@ 0xae
 800abae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d101      	bne.n	800abba <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800abb6:	2303      	movs	r3, #3
 800abb8:	e01c      	b.n	800abf4 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800abc0:	b2db      	uxtb	r3, r3
 800abc2:	2b03      	cmp	r3, #3
 800abc4:	d115      	bne.n	800abf2 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	32ae      	adds	r2, #174	@ 0xae
 800abd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abd4:	6a1b      	ldr	r3, [r3, #32]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d00b      	beq.n	800abf2 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	32ae      	adds	r2, #174	@ 0xae
 800abe4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abe8:	6a1b      	ldr	r3, [r3, #32]
 800abea:	78fa      	ldrb	r2, [r7, #3]
 800abec:	4611      	mov	r1, r2
 800abee:	6878      	ldr	r0, [r7, #4]
 800abf0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800abf2:	2300      	movs	r3, #0
}
 800abf4:	4618      	mov	r0, r3
 800abf6:	3708      	adds	r7, #8
 800abf8:	46bd      	mov	sp, r7
 800abfa:	bd80      	pop	{r7, pc}

0800abfc <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b082      	sub	sp, #8
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	6078      	str	r0, [r7, #4]
 800ac04:	460b      	mov	r3, r1
 800ac06:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	32ae      	adds	r2, #174	@ 0xae
 800ac12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d101      	bne.n	800ac1e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800ac1a:	2303      	movs	r3, #3
 800ac1c:	e01c      	b.n	800ac58 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac24:	b2db      	uxtb	r3, r3
 800ac26:	2b03      	cmp	r3, #3
 800ac28:	d115      	bne.n	800ac56 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	32ae      	adds	r2, #174	@ 0xae
 800ac34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d00b      	beq.n	800ac56 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	32ae      	adds	r2, #174	@ 0xae
 800ac48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac4e:	78fa      	ldrb	r2, [r7, #3]
 800ac50:	4611      	mov	r1, r2
 800ac52:	6878      	ldr	r0, [r7, #4]
 800ac54:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ac56:	2300      	movs	r3, #0
}
 800ac58:	4618      	mov	r0, r3
 800ac5a:	3708      	adds	r7, #8
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	bd80      	pop	{r7, pc}

0800ac60 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800ac60:	b480      	push	{r7}
 800ac62:	b083      	sub	sp, #12
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ac68:	2300      	movs	r3, #0
}
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	370c      	adds	r7, #12
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac74:	4770      	bx	lr

0800ac76 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ac76:	b580      	push	{r7, lr}
 800ac78:	b084      	sub	sp, #16
 800ac7a:	af00      	add	r7, sp, #0
 800ac7c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800ac7e:	2300      	movs	r3, #0
 800ac80:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2201      	movs	r2, #1
 800ac86:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d00e      	beq.n	800acb2 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac9a:	685b      	ldr	r3, [r3, #4]
 800ac9c:	687a      	ldr	r2, [r7, #4]
 800ac9e:	6852      	ldr	r2, [r2, #4]
 800aca0:	b2d2      	uxtb	r2, r2
 800aca2:	4611      	mov	r1, r2
 800aca4:	6878      	ldr	r0, [r7, #4]
 800aca6:	4798      	blx	r3
 800aca8:	4603      	mov	r3, r0
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d001      	beq.n	800acb2 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800acae:	2303      	movs	r3, #3
 800acb0:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800acb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800acb4:	4618      	mov	r0, r3
 800acb6:	3710      	adds	r7, #16
 800acb8:	46bd      	mov	sp, r7
 800acba:	bd80      	pop	{r7, pc}

0800acbc <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800acbc:	b480      	push	{r7}
 800acbe:	b083      	sub	sp, #12
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	6078      	str	r0, [r7, #4]
 800acc4:	460b      	mov	r3, r1
 800acc6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800acc8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800acca:	4618      	mov	r0, r3
 800accc:	370c      	adds	r7, #12
 800acce:	46bd      	mov	sp, r7
 800acd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd4:	4770      	bx	lr

0800acd6 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800acd6:	b480      	push	{r7}
 800acd8:	b083      	sub	sp, #12
 800acda:	af00      	add	r7, sp, #0
 800acdc:	6078      	str	r0, [r7, #4]
 800acde:	460b      	mov	r3, r1
 800ace0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ace2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ace4:	4618      	mov	r0, r3
 800ace6:	370c      	adds	r7, #12
 800ace8:	46bd      	mov	sp, r7
 800acea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acee:	4770      	bx	lr

0800acf0 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b086      	sub	sp, #24
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
 800acf8:	460b      	mov	r3, r1
 800acfa:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800ad04:	2300      	movs	r3, #0
 800ad06:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	885b      	ldrh	r3, [r3, #2]
 800ad0c:	b29b      	uxth	r3, r3
 800ad0e:	68fa      	ldr	r2, [r7, #12]
 800ad10:	7812      	ldrb	r2, [r2, #0]
 800ad12:	4293      	cmp	r3, r2
 800ad14:	d91f      	bls.n	800ad56 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	781b      	ldrb	r3, [r3, #0]
 800ad1a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800ad1c:	e013      	b.n	800ad46 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800ad1e:	f107 030a 	add.w	r3, r7, #10
 800ad22:	4619      	mov	r1, r3
 800ad24:	6978      	ldr	r0, [r7, #20]
 800ad26:	f000 f81b 	bl	800ad60 <USBD_GetNextDesc>
 800ad2a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ad2c:	697b      	ldr	r3, [r7, #20]
 800ad2e:	785b      	ldrb	r3, [r3, #1]
 800ad30:	2b05      	cmp	r3, #5
 800ad32:	d108      	bne.n	800ad46 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800ad34:	697b      	ldr	r3, [r7, #20]
 800ad36:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800ad38:	693b      	ldr	r3, [r7, #16]
 800ad3a:	789b      	ldrb	r3, [r3, #2]
 800ad3c:	78fa      	ldrb	r2, [r7, #3]
 800ad3e:	429a      	cmp	r2, r3
 800ad40:	d008      	beq.n	800ad54 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800ad42:	2300      	movs	r3, #0
 800ad44:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	885b      	ldrh	r3, [r3, #2]
 800ad4a:	b29a      	uxth	r2, r3
 800ad4c:	897b      	ldrh	r3, [r7, #10]
 800ad4e:	429a      	cmp	r2, r3
 800ad50:	d8e5      	bhi.n	800ad1e <USBD_GetEpDesc+0x2e>
 800ad52:	e000      	b.n	800ad56 <USBD_GetEpDesc+0x66>
          break;
 800ad54:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800ad56:	693b      	ldr	r3, [r7, #16]
}
 800ad58:	4618      	mov	r0, r3
 800ad5a:	3718      	adds	r7, #24
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	bd80      	pop	{r7, pc}

0800ad60 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800ad60:	b480      	push	{r7}
 800ad62:	b085      	sub	sp, #20
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
 800ad68:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800ad6e:	683b      	ldr	r3, [r7, #0]
 800ad70:	881b      	ldrh	r3, [r3, #0]
 800ad72:	68fa      	ldr	r2, [r7, #12]
 800ad74:	7812      	ldrb	r2, [r2, #0]
 800ad76:	4413      	add	r3, r2
 800ad78:	b29a      	uxth	r2, r3
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	781b      	ldrb	r3, [r3, #0]
 800ad82:	461a      	mov	r2, r3
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	4413      	add	r3, r2
 800ad88:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800ad8a:	68fb      	ldr	r3, [r7, #12]
}
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	3714      	adds	r7, #20
 800ad90:	46bd      	mov	sp, r7
 800ad92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad96:	4770      	bx	lr

0800ad98 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ad98:	b480      	push	{r7}
 800ad9a:	b087      	sub	sp, #28
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ada4:	697b      	ldr	r3, [r7, #20]
 800ada6:	781b      	ldrb	r3, [r3, #0]
 800ada8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800adaa:	697b      	ldr	r3, [r7, #20]
 800adac:	3301      	adds	r3, #1
 800adae:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800adb0:	697b      	ldr	r3, [r7, #20]
 800adb2:	781b      	ldrb	r3, [r3, #0]
 800adb4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800adb6:	8a3b      	ldrh	r3, [r7, #16]
 800adb8:	021b      	lsls	r3, r3, #8
 800adba:	b21a      	sxth	r2, r3
 800adbc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800adc0:	4313      	orrs	r3, r2
 800adc2:	b21b      	sxth	r3, r3
 800adc4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800adc6:	89fb      	ldrh	r3, [r7, #14]
}
 800adc8:	4618      	mov	r0, r3
 800adca:	371c      	adds	r7, #28
 800adcc:	46bd      	mov	sp, r7
 800adce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add2:	4770      	bx	lr

0800add4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b084      	sub	sp, #16
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
 800addc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800adde:	2300      	movs	r3, #0
 800ade0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ade2:	683b      	ldr	r3, [r7, #0]
 800ade4:	781b      	ldrb	r3, [r3, #0]
 800ade6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800adea:	2b40      	cmp	r3, #64	@ 0x40
 800adec:	d005      	beq.n	800adfa <USBD_StdDevReq+0x26>
 800adee:	2b40      	cmp	r3, #64	@ 0x40
 800adf0:	d857      	bhi.n	800aea2 <USBD_StdDevReq+0xce>
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d00f      	beq.n	800ae16 <USBD_StdDevReq+0x42>
 800adf6:	2b20      	cmp	r3, #32
 800adf8:	d153      	bne.n	800aea2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	32ae      	adds	r2, #174	@ 0xae
 800ae04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae08:	689b      	ldr	r3, [r3, #8]
 800ae0a:	6839      	ldr	r1, [r7, #0]
 800ae0c:	6878      	ldr	r0, [r7, #4]
 800ae0e:	4798      	blx	r3
 800ae10:	4603      	mov	r3, r0
 800ae12:	73fb      	strb	r3, [r7, #15]
      break;
 800ae14:	e04a      	b.n	800aeac <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ae16:	683b      	ldr	r3, [r7, #0]
 800ae18:	785b      	ldrb	r3, [r3, #1]
 800ae1a:	2b09      	cmp	r3, #9
 800ae1c:	d83b      	bhi.n	800ae96 <USBD_StdDevReq+0xc2>
 800ae1e:	a201      	add	r2, pc, #4	@ (adr r2, 800ae24 <USBD_StdDevReq+0x50>)
 800ae20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae24:	0800ae79 	.word	0x0800ae79
 800ae28:	0800ae8d 	.word	0x0800ae8d
 800ae2c:	0800ae97 	.word	0x0800ae97
 800ae30:	0800ae83 	.word	0x0800ae83
 800ae34:	0800ae97 	.word	0x0800ae97
 800ae38:	0800ae57 	.word	0x0800ae57
 800ae3c:	0800ae4d 	.word	0x0800ae4d
 800ae40:	0800ae97 	.word	0x0800ae97
 800ae44:	0800ae6f 	.word	0x0800ae6f
 800ae48:	0800ae61 	.word	0x0800ae61
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ae4c:	6839      	ldr	r1, [r7, #0]
 800ae4e:	6878      	ldr	r0, [r7, #4]
 800ae50:	f000 fa3e 	bl	800b2d0 <USBD_GetDescriptor>
          break;
 800ae54:	e024      	b.n	800aea0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800ae56:	6839      	ldr	r1, [r7, #0]
 800ae58:	6878      	ldr	r0, [r7, #4]
 800ae5a:	f000 fba3 	bl	800b5a4 <USBD_SetAddress>
          break;
 800ae5e:	e01f      	b.n	800aea0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800ae60:	6839      	ldr	r1, [r7, #0]
 800ae62:	6878      	ldr	r0, [r7, #4]
 800ae64:	f000 fbe2 	bl	800b62c <USBD_SetConfig>
 800ae68:	4603      	mov	r3, r0
 800ae6a:	73fb      	strb	r3, [r7, #15]
          break;
 800ae6c:	e018      	b.n	800aea0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ae6e:	6839      	ldr	r1, [r7, #0]
 800ae70:	6878      	ldr	r0, [r7, #4]
 800ae72:	f000 fc85 	bl	800b780 <USBD_GetConfig>
          break;
 800ae76:	e013      	b.n	800aea0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ae78:	6839      	ldr	r1, [r7, #0]
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f000 fcb6 	bl	800b7ec <USBD_GetStatus>
          break;
 800ae80:	e00e      	b.n	800aea0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ae82:	6839      	ldr	r1, [r7, #0]
 800ae84:	6878      	ldr	r0, [r7, #4]
 800ae86:	f000 fce5 	bl	800b854 <USBD_SetFeature>
          break;
 800ae8a:	e009      	b.n	800aea0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ae8c:	6839      	ldr	r1, [r7, #0]
 800ae8e:	6878      	ldr	r0, [r7, #4]
 800ae90:	f000 fd09 	bl	800b8a6 <USBD_ClrFeature>
          break;
 800ae94:	e004      	b.n	800aea0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800ae96:	6839      	ldr	r1, [r7, #0]
 800ae98:	6878      	ldr	r0, [r7, #4]
 800ae9a:	f000 fd60 	bl	800b95e <USBD_CtlError>
          break;
 800ae9e:	bf00      	nop
      }
      break;
 800aea0:	e004      	b.n	800aeac <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800aea2:	6839      	ldr	r1, [r7, #0]
 800aea4:	6878      	ldr	r0, [r7, #4]
 800aea6:	f000 fd5a 	bl	800b95e <USBD_CtlError>
      break;
 800aeaa:	bf00      	nop
  }

  return ret;
 800aeac:	7bfb      	ldrb	r3, [r7, #15]
}
 800aeae:	4618      	mov	r0, r3
 800aeb0:	3710      	adds	r7, #16
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	bd80      	pop	{r7, pc}
 800aeb6:	bf00      	nop

0800aeb8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	b084      	sub	sp, #16
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
 800aec0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aec2:	2300      	movs	r3, #0
 800aec4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aec6:	683b      	ldr	r3, [r7, #0]
 800aec8:	781b      	ldrb	r3, [r3, #0]
 800aeca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aece:	2b40      	cmp	r3, #64	@ 0x40
 800aed0:	d005      	beq.n	800aede <USBD_StdItfReq+0x26>
 800aed2:	2b40      	cmp	r3, #64	@ 0x40
 800aed4:	d852      	bhi.n	800af7c <USBD_StdItfReq+0xc4>
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d001      	beq.n	800aede <USBD_StdItfReq+0x26>
 800aeda:	2b20      	cmp	r3, #32
 800aedc:	d14e      	bne.n	800af7c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aee4:	b2db      	uxtb	r3, r3
 800aee6:	3b01      	subs	r3, #1
 800aee8:	2b02      	cmp	r3, #2
 800aeea:	d840      	bhi.n	800af6e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800aeec:	683b      	ldr	r3, [r7, #0]
 800aeee:	889b      	ldrh	r3, [r3, #4]
 800aef0:	b2db      	uxtb	r3, r3
 800aef2:	2b01      	cmp	r3, #1
 800aef4:	d836      	bhi.n	800af64 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	889b      	ldrh	r3, [r3, #4]
 800aefa:	b2db      	uxtb	r3, r3
 800aefc:	4619      	mov	r1, r3
 800aefe:	6878      	ldr	r0, [r7, #4]
 800af00:	f7ff fedc 	bl	800acbc <USBD_CoreFindIF>
 800af04:	4603      	mov	r3, r0
 800af06:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800af08:	7bbb      	ldrb	r3, [r7, #14]
 800af0a:	2bff      	cmp	r3, #255	@ 0xff
 800af0c:	d01d      	beq.n	800af4a <USBD_StdItfReq+0x92>
 800af0e:	7bbb      	ldrb	r3, [r7, #14]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d11a      	bne.n	800af4a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800af14:	7bba      	ldrb	r2, [r7, #14]
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	32ae      	adds	r2, #174	@ 0xae
 800af1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af1e:	689b      	ldr	r3, [r3, #8]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d00f      	beq.n	800af44 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800af24:	7bba      	ldrb	r2, [r7, #14]
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800af2c:	7bba      	ldrb	r2, [r7, #14]
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	32ae      	adds	r2, #174	@ 0xae
 800af32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af36:	689b      	ldr	r3, [r3, #8]
 800af38:	6839      	ldr	r1, [r7, #0]
 800af3a:	6878      	ldr	r0, [r7, #4]
 800af3c:	4798      	blx	r3
 800af3e:	4603      	mov	r3, r0
 800af40:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800af42:	e004      	b.n	800af4e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800af44:	2303      	movs	r3, #3
 800af46:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800af48:	e001      	b.n	800af4e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800af4a:	2303      	movs	r3, #3
 800af4c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800af4e:	683b      	ldr	r3, [r7, #0]
 800af50:	88db      	ldrh	r3, [r3, #6]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d110      	bne.n	800af78 <USBD_StdItfReq+0xc0>
 800af56:	7bfb      	ldrb	r3, [r7, #15]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d10d      	bne.n	800af78 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800af5c:	6878      	ldr	r0, [r7, #4]
 800af5e:	f000 fddc 	bl	800bb1a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800af62:	e009      	b.n	800af78 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800af64:	6839      	ldr	r1, [r7, #0]
 800af66:	6878      	ldr	r0, [r7, #4]
 800af68:	f000 fcf9 	bl	800b95e <USBD_CtlError>
          break;
 800af6c:	e004      	b.n	800af78 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800af6e:	6839      	ldr	r1, [r7, #0]
 800af70:	6878      	ldr	r0, [r7, #4]
 800af72:	f000 fcf4 	bl	800b95e <USBD_CtlError>
          break;
 800af76:	e000      	b.n	800af7a <USBD_StdItfReq+0xc2>
          break;
 800af78:	bf00      	nop
      }
      break;
 800af7a:	e004      	b.n	800af86 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800af7c:	6839      	ldr	r1, [r7, #0]
 800af7e:	6878      	ldr	r0, [r7, #4]
 800af80:	f000 fced 	bl	800b95e <USBD_CtlError>
      break;
 800af84:	bf00      	nop
  }

  return ret;
 800af86:	7bfb      	ldrb	r3, [r7, #15]
}
 800af88:	4618      	mov	r0, r3
 800af8a:	3710      	adds	r7, #16
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}

0800af90 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af90:	b580      	push	{r7, lr}
 800af92:	b084      	sub	sp, #16
 800af94:	af00      	add	r7, sp, #0
 800af96:	6078      	str	r0, [r7, #4]
 800af98:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800af9a:	2300      	movs	r3, #0
 800af9c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800af9e:	683b      	ldr	r3, [r7, #0]
 800afa0:	889b      	ldrh	r3, [r3, #4]
 800afa2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800afa4:	683b      	ldr	r3, [r7, #0]
 800afa6:	781b      	ldrb	r3, [r3, #0]
 800afa8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800afac:	2b40      	cmp	r3, #64	@ 0x40
 800afae:	d007      	beq.n	800afc0 <USBD_StdEPReq+0x30>
 800afb0:	2b40      	cmp	r3, #64	@ 0x40
 800afb2:	f200 8181 	bhi.w	800b2b8 <USBD_StdEPReq+0x328>
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d02a      	beq.n	800b010 <USBD_StdEPReq+0x80>
 800afba:	2b20      	cmp	r3, #32
 800afbc:	f040 817c 	bne.w	800b2b8 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800afc0:	7bbb      	ldrb	r3, [r7, #14]
 800afc2:	4619      	mov	r1, r3
 800afc4:	6878      	ldr	r0, [r7, #4]
 800afc6:	f7ff fe86 	bl	800acd6 <USBD_CoreFindEP>
 800afca:	4603      	mov	r3, r0
 800afcc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800afce:	7b7b      	ldrb	r3, [r7, #13]
 800afd0:	2bff      	cmp	r3, #255	@ 0xff
 800afd2:	f000 8176 	beq.w	800b2c2 <USBD_StdEPReq+0x332>
 800afd6:	7b7b      	ldrb	r3, [r7, #13]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	f040 8172 	bne.w	800b2c2 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800afde:	7b7a      	ldrb	r2, [r7, #13]
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800afe6:	7b7a      	ldrb	r2, [r7, #13]
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	32ae      	adds	r2, #174	@ 0xae
 800afec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aff0:	689b      	ldr	r3, [r3, #8]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	f000 8165 	beq.w	800b2c2 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800aff8:	7b7a      	ldrb	r2, [r7, #13]
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	32ae      	adds	r2, #174	@ 0xae
 800affe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b002:	689b      	ldr	r3, [r3, #8]
 800b004:	6839      	ldr	r1, [r7, #0]
 800b006:	6878      	ldr	r0, [r7, #4]
 800b008:	4798      	blx	r3
 800b00a:	4603      	mov	r3, r0
 800b00c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b00e:	e158      	b.n	800b2c2 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	785b      	ldrb	r3, [r3, #1]
 800b014:	2b03      	cmp	r3, #3
 800b016:	d008      	beq.n	800b02a <USBD_StdEPReq+0x9a>
 800b018:	2b03      	cmp	r3, #3
 800b01a:	f300 8147 	bgt.w	800b2ac <USBD_StdEPReq+0x31c>
 800b01e:	2b00      	cmp	r3, #0
 800b020:	f000 809b 	beq.w	800b15a <USBD_StdEPReq+0x1ca>
 800b024:	2b01      	cmp	r3, #1
 800b026:	d03c      	beq.n	800b0a2 <USBD_StdEPReq+0x112>
 800b028:	e140      	b.n	800b2ac <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b030:	b2db      	uxtb	r3, r3
 800b032:	2b02      	cmp	r3, #2
 800b034:	d002      	beq.n	800b03c <USBD_StdEPReq+0xac>
 800b036:	2b03      	cmp	r3, #3
 800b038:	d016      	beq.n	800b068 <USBD_StdEPReq+0xd8>
 800b03a:	e02c      	b.n	800b096 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b03c:	7bbb      	ldrb	r3, [r7, #14]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d00d      	beq.n	800b05e <USBD_StdEPReq+0xce>
 800b042:	7bbb      	ldrb	r3, [r7, #14]
 800b044:	2b80      	cmp	r3, #128	@ 0x80
 800b046:	d00a      	beq.n	800b05e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b048:	7bbb      	ldrb	r3, [r7, #14]
 800b04a:	4619      	mov	r1, r3
 800b04c:	6878      	ldr	r0, [r7, #4]
 800b04e:	f001 f95d 	bl	800c30c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b052:	2180      	movs	r1, #128	@ 0x80
 800b054:	6878      	ldr	r0, [r7, #4]
 800b056:	f001 f959 	bl	800c30c <USBD_LL_StallEP>
 800b05a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b05c:	e020      	b.n	800b0a0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b05e:	6839      	ldr	r1, [r7, #0]
 800b060:	6878      	ldr	r0, [r7, #4]
 800b062:	f000 fc7c 	bl	800b95e <USBD_CtlError>
              break;
 800b066:	e01b      	b.n	800b0a0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	885b      	ldrh	r3, [r3, #2]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d10e      	bne.n	800b08e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b070:	7bbb      	ldrb	r3, [r7, #14]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d00b      	beq.n	800b08e <USBD_StdEPReq+0xfe>
 800b076:	7bbb      	ldrb	r3, [r7, #14]
 800b078:	2b80      	cmp	r3, #128	@ 0x80
 800b07a:	d008      	beq.n	800b08e <USBD_StdEPReq+0xfe>
 800b07c:	683b      	ldr	r3, [r7, #0]
 800b07e:	88db      	ldrh	r3, [r3, #6]
 800b080:	2b00      	cmp	r3, #0
 800b082:	d104      	bne.n	800b08e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b084:	7bbb      	ldrb	r3, [r7, #14]
 800b086:	4619      	mov	r1, r3
 800b088:	6878      	ldr	r0, [r7, #4]
 800b08a:	f001 f93f 	bl	800c30c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b08e:	6878      	ldr	r0, [r7, #4]
 800b090:	f000 fd43 	bl	800bb1a <USBD_CtlSendStatus>

              break;
 800b094:	e004      	b.n	800b0a0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b096:	6839      	ldr	r1, [r7, #0]
 800b098:	6878      	ldr	r0, [r7, #4]
 800b09a:	f000 fc60 	bl	800b95e <USBD_CtlError>
              break;
 800b09e:	bf00      	nop
          }
          break;
 800b0a0:	e109      	b.n	800b2b6 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0a8:	b2db      	uxtb	r3, r3
 800b0aa:	2b02      	cmp	r3, #2
 800b0ac:	d002      	beq.n	800b0b4 <USBD_StdEPReq+0x124>
 800b0ae:	2b03      	cmp	r3, #3
 800b0b0:	d016      	beq.n	800b0e0 <USBD_StdEPReq+0x150>
 800b0b2:	e04b      	b.n	800b14c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b0b4:	7bbb      	ldrb	r3, [r7, #14]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d00d      	beq.n	800b0d6 <USBD_StdEPReq+0x146>
 800b0ba:	7bbb      	ldrb	r3, [r7, #14]
 800b0bc:	2b80      	cmp	r3, #128	@ 0x80
 800b0be:	d00a      	beq.n	800b0d6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b0c0:	7bbb      	ldrb	r3, [r7, #14]
 800b0c2:	4619      	mov	r1, r3
 800b0c4:	6878      	ldr	r0, [r7, #4]
 800b0c6:	f001 f921 	bl	800c30c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b0ca:	2180      	movs	r1, #128	@ 0x80
 800b0cc:	6878      	ldr	r0, [r7, #4]
 800b0ce:	f001 f91d 	bl	800c30c <USBD_LL_StallEP>
 800b0d2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b0d4:	e040      	b.n	800b158 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b0d6:	6839      	ldr	r1, [r7, #0]
 800b0d8:	6878      	ldr	r0, [r7, #4]
 800b0da:	f000 fc40 	bl	800b95e <USBD_CtlError>
              break;
 800b0de:	e03b      	b.n	800b158 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b0e0:	683b      	ldr	r3, [r7, #0]
 800b0e2:	885b      	ldrh	r3, [r3, #2]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d136      	bne.n	800b156 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b0e8:	7bbb      	ldrb	r3, [r7, #14]
 800b0ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d004      	beq.n	800b0fc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b0f2:	7bbb      	ldrb	r3, [r7, #14]
 800b0f4:	4619      	mov	r1, r3
 800b0f6:	6878      	ldr	r0, [r7, #4]
 800b0f8:	f001 f927 	bl	800c34a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b0fc:	6878      	ldr	r0, [r7, #4]
 800b0fe:	f000 fd0c 	bl	800bb1a <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b102:	7bbb      	ldrb	r3, [r7, #14]
 800b104:	4619      	mov	r1, r3
 800b106:	6878      	ldr	r0, [r7, #4]
 800b108:	f7ff fde5 	bl	800acd6 <USBD_CoreFindEP>
 800b10c:	4603      	mov	r3, r0
 800b10e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b110:	7b7b      	ldrb	r3, [r7, #13]
 800b112:	2bff      	cmp	r3, #255	@ 0xff
 800b114:	d01f      	beq.n	800b156 <USBD_StdEPReq+0x1c6>
 800b116:	7b7b      	ldrb	r3, [r7, #13]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d11c      	bne.n	800b156 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b11c:	7b7a      	ldrb	r2, [r7, #13]
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b124:	7b7a      	ldrb	r2, [r7, #13]
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	32ae      	adds	r2, #174	@ 0xae
 800b12a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b12e:	689b      	ldr	r3, [r3, #8]
 800b130:	2b00      	cmp	r3, #0
 800b132:	d010      	beq.n	800b156 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b134:	7b7a      	ldrb	r2, [r7, #13]
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	32ae      	adds	r2, #174	@ 0xae
 800b13a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b13e:	689b      	ldr	r3, [r3, #8]
 800b140:	6839      	ldr	r1, [r7, #0]
 800b142:	6878      	ldr	r0, [r7, #4]
 800b144:	4798      	blx	r3
 800b146:	4603      	mov	r3, r0
 800b148:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b14a:	e004      	b.n	800b156 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b14c:	6839      	ldr	r1, [r7, #0]
 800b14e:	6878      	ldr	r0, [r7, #4]
 800b150:	f000 fc05 	bl	800b95e <USBD_CtlError>
              break;
 800b154:	e000      	b.n	800b158 <USBD_StdEPReq+0x1c8>
              break;
 800b156:	bf00      	nop
          }
          break;
 800b158:	e0ad      	b.n	800b2b6 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b160:	b2db      	uxtb	r3, r3
 800b162:	2b02      	cmp	r3, #2
 800b164:	d002      	beq.n	800b16c <USBD_StdEPReq+0x1dc>
 800b166:	2b03      	cmp	r3, #3
 800b168:	d033      	beq.n	800b1d2 <USBD_StdEPReq+0x242>
 800b16a:	e099      	b.n	800b2a0 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b16c:	7bbb      	ldrb	r3, [r7, #14]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d007      	beq.n	800b182 <USBD_StdEPReq+0x1f2>
 800b172:	7bbb      	ldrb	r3, [r7, #14]
 800b174:	2b80      	cmp	r3, #128	@ 0x80
 800b176:	d004      	beq.n	800b182 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b178:	6839      	ldr	r1, [r7, #0]
 800b17a:	6878      	ldr	r0, [r7, #4]
 800b17c:	f000 fbef 	bl	800b95e <USBD_CtlError>
                break;
 800b180:	e093      	b.n	800b2aa <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b182:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b186:	2b00      	cmp	r3, #0
 800b188:	da0b      	bge.n	800b1a2 <USBD_StdEPReq+0x212>
 800b18a:	7bbb      	ldrb	r3, [r7, #14]
 800b18c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b190:	4613      	mov	r3, r2
 800b192:	009b      	lsls	r3, r3, #2
 800b194:	4413      	add	r3, r2
 800b196:	009b      	lsls	r3, r3, #2
 800b198:	3310      	adds	r3, #16
 800b19a:	687a      	ldr	r2, [r7, #4]
 800b19c:	4413      	add	r3, r2
 800b19e:	3304      	adds	r3, #4
 800b1a0:	e00b      	b.n	800b1ba <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b1a2:	7bbb      	ldrb	r3, [r7, #14]
 800b1a4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b1a8:	4613      	mov	r3, r2
 800b1aa:	009b      	lsls	r3, r3, #2
 800b1ac:	4413      	add	r3, r2
 800b1ae:	009b      	lsls	r3, r3, #2
 800b1b0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b1b4:	687a      	ldr	r2, [r7, #4]
 800b1b6:	4413      	add	r3, r2
 800b1b8:	3304      	adds	r3, #4
 800b1ba:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b1bc:	68bb      	ldr	r3, [r7, #8]
 800b1be:	2200      	movs	r2, #0
 800b1c0:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b1c2:	68bb      	ldr	r3, [r7, #8]
 800b1c4:	330e      	adds	r3, #14
 800b1c6:	2202      	movs	r2, #2
 800b1c8:	4619      	mov	r1, r3
 800b1ca:	6878      	ldr	r0, [r7, #4]
 800b1cc:	f000 fc44 	bl	800ba58 <USBD_CtlSendData>
              break;
 800b1d0:	e06b      	b.n	800b2aa <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b1d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	da11      	bge.n	800b1fe <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b1da:	7bbb      	ldrb	r3, [r7, #14]
 800b1dc:	f003 020f 	and.w	r2, r3, #15
 800b1e0:	6879      	ldr	r1, [r7, #4]
 800b1e2:	4613      	mov	r3, r2
 800b1e4:	009b      	lsls	r3, r3, #2
 800b1e6:	4413      	add	r3, r2
 800b1e8:	009b      	lsls	r3, r3, #2
 800b1ea:	440b      	add	r3, r1
 800b1ec:	3323      	adds	r3, #35	@ 0x23
 800b1ee:	781b      	ldrb	r3, [r3, #0]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d117      	bne.n	800b224 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800b1f4:	6839      	ldr	r1, [r7, #0]
 800b1f6:	6878      	ldr	r0, [r7, #4]
 800b1f8:	f000 fbb1 	bl	800b95e <USBD_CtlError>
                  break;
 800b1fc:	e055      	b.n	800b2aa <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b1fe:	7bbb      	ldrb	r3, [r7, #14]
 800b200:	f003 020f 	and.w	r2, r3, #15
 800b204:	6879      	ldr	r1, [r7, #4]
 800b206:	4613      	mov	r3, r2
 800b208:	009b      	lsls	r3, r3, #2
 800b20a:	4413      	add	r3, r2
 800b20c:	009b      	lsls	r3, r3, #2
 800b20e:	440b      	add	r3, r1
 800b210:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b214:	781b      	ldrb	r3, [r3, #0]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d104      	bne.n	800b224 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800b21a:	6839      	ldr	r1, [r7, #0]
 800b21c:	6878      	ldr	r0, [r7, #4]
 800b21e:	f000 fb9e 	bl	800b95e <USBD_CtlError>
                  break;
 800b222:	e042      	b.n	800b2aa <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b224:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	da0b      	bge.n	800b244 <USBD_StdEPReq+0x2b4>
 800b22c:	7bbb      	ldrb	r3, [r7, #14]
 800b22e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b232:	4613      	mov	r3, r2
 800b234:	009b      	lsls	r3, r3, #2
 800b236:	4413      	add	r3, r2
 800b238:	009b      	lsls	r3, r3, #2
 800b23a:	3310      	adds	r3, #16
 800b23c:	687a      	ldr	r2, [r7, #4]
 800b23e:	4413      	add	r3, r2
 800b240:	3304      	adds	r3, #4
 800b242:	e00b      	b.n	800b25c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b244:	7bbb      	ldrb	r3, [r7, #14]
 800b246:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b24a:	4613      	mov	r3, r2
 800b24c:	009b      	lsls	r3, r3, #2
 800b24e:	4413      	add	r3, r2
 800b250:	009b      	lsls	r3, r3, #2
 800b252:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b256:	687a      	ldr	r2, [r7, #4]
 800b258:	4413      	add	r3, r2
 800b25a:	3304      	adds	r3, #4
 800b25c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b25e:	7bbb      	ldrb	r3, [r7, #14]
 800b260:	2b00      	cmp	r3, #0
 800b262:	d002      	beq.n	800b26a <USBD_StdEPReq+0x2da>
 800b264:	7bbb      	ldrb	r3, [r7, #14]
 800b266:	2b80      	cmp	r3, #128	@ 0x80
 800b268:	d103      	bne.n	800b272 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800b26a:	68bb      	ldr	r3, [r7, #8]
 800b26c:	2200      	movs	r2, #0
 800b26e:	739a      	strb	r2, [r3, #14]
 800b270:	e00e      	b.n	800b290 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b272:	7bbb      	ldrb	r3, [r7, #14]
 800b274:	4619      	mov	r1, r3
 800b276:	6878      	ldr	r0, [r7, #4]
 800b278:	f001 f886 	bl	800c388 <USBD_LL_IsStallEP>
 800b27c:	4603      	mov	r3, r0
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d003      	beq.n	800b28a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800b282:	68bb      	ldr	r3, [r7, #8]
 800b284:	2201      	movs	r2, #1
 800b286:	739a      	strb	r2, [r3, #14]
 800b288:	e002      	b.n	800b290 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800b28a:	68bb      	ldr	r3, [r7, #8]
 800b28c:	2200      	movs	r2, #0
 800b28e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b290:	68bb      	ldr	r3, [r7, #8]
 800b292:	330e      	adds	r3, #14
 800b294:	2202      	movs	r2, #2
 800b296:	4619      	mov	r1, r3
 800b298:	6878      	ldr	r0, [r7, #4]
 800b29a:	f000 fbdd 	bl	800ba58 <USBD_CtlSendData>
              break;
 800b29e:	e004      	b.n	800b2aa <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800b2a0:	6839      	ldr	r1, [r7, #0]
 800b2a2:	6878      	ldr	r0, [r7, #4]
 800b2a4:	f000 fb5b 	bl	800b95e <USBD_CtlError>
              break;
 800b2a8:	bf00      	nop
          }
          break;
 800b2aa:	e004      	b.n	800b2b6 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800b2ac:	6839      	ldr	r1, [r7, #0]
 800b2ae:	6878      	ldr	r0, [r7, #4]
 800b2b0:	f000 fb55 	bl	800b95e <USBD_CtlError>
          break;
 800b2b4:	bf00      	nop
      }
      break;
 800b2b6:	e005      	b.n	800b2c4 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800b2b8:	6839      	ldr	r1, [r7, #0]
 800b2ba:	6878      	ldr	r0, [r7, #4]
 800b2bc:	f000 fb4f 	bl	800b95e <USBD_CtlError>
      break;
 800b2c0:	e000      	b.n	800b2c4 <USBD_StdEPReq+0x334>
      break;
 800b2c2:	bf00      	nop
  }

  return ret;
 800b2c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	3710      	adds	r7, #16
 800b2ca:	46bd      	mov	sp, r7
 800b2cc:	bd80      	pop	{r7, pc}
	...

0800b2d0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b2d0:	b580      	push	{r7, lr}
 800b2d2:	b084      	sub	sp, #16
 800b2d4:	af00      	add	r7, sp, #0
 800b2d6:	6078      	str	r0, [r7, #4]
 800b2d8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b2da:	2300      	movs	r3, #0
 800b2dc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b2de:	2300      	movs	r3, #0
 800b2e0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b2e6:	683b      	ldr	r3, [r7, #0]
 800b2e8:	885b      	ldrh	r3, [r3, #2]
 800b2ea:	0a1b      	lsrs	r3, r3, #8
 800b2ec:	b29b      	uxth	r3, r3
 800b2ee:	3b01      	subs	r3, #1
 800b2f0:	2b06      	cmp	r3, #6
 800b2f2:	f200 8128 	bhi.w	800b546 <USBD_GetDescriptor+0x276>
 800b2f6:	a201      	add	r2, pc, #4	@ (adr r2, 800b2fc <USBD_GetDescriptor+0x2c>)
 800b2f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2fc:	0800b319 	.word	0x0800b319
 800b300:	0800b331 	.word	0x0800b331
 800b304:	0800b371 	.word	0x0800b371
 800b308:	0800b547 	.word	0x0800b547
 800b30c:	0800b547 	.word	0x0800b547
 800b310:	0800b4e7 	.word	0x0800b4e7
 800b314:	0800b513 	.word	0x0800b513
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	687a      	ldr	r2, [r7, #4]
 800b322:	7c12      	ldrb	r2, [r2, #16]
 800b324:	f107 0108 	add.w	r1, r7, #8
 800b328:	4610      	mov	r0, r2
 800b32a:	4798      	blx	r3
 800b32c:	60f8      	str	r0, [r7, #12]
      break;
 800b32e:	e112      	b.n	800b556 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	7c1b      	ldrb	r3, [r3, #16]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d10d      	bne.n	800b354 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b33e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b340:	f107 0208 	add.w	r2, r7, #8
 800b344:	4610      	mov	r0, r2
 800b346:	4798      	blx	r3
 800b348:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	3301      	adds	r3, #1
 800b34e:	2202      	movs	r2, #2
 800b350:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b352:	e100      	b.n	800b556 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b35a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b35c:	f107 0208 	add.w	r2, r7, #8
 800b360:	4610      	mov	r0, r2
 800b362:	4798      	blx	r3
 800b364:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	3301      	adds	r3, #1
 800b36a:	2202      	movs	r2, #2
 800b36c:	701a      	strb	r2, [r3, #0]
      break;
 800b36e:	e0f2      	b.n	800b556 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	885b      	ldrh	r3, [r3, #2]
 800b374:	b2db      	uxtb	r3, r3
 800b376:	2b05      	cmp	r3, #5
 800b378:	f200 80ac 	bhi.w	800b4d4 <USBD_GetDescriptor+0x204>
 800b37c:	a201      	add	r2, pc, #4	@ (adr r2, 800b384 <USBD_GetDescriptor+0xb4>)
 800b37e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b382:	bf00      	nop
 800b384:	0800b39d 	.word	0x0800b39d
 800b388:	0800b3d1 	.word	0x0800b3d1
 800b38c:	0800b405 	.word	0x0800b405
 800b390:	0800b439 	.word	0x0800b439
 800b394:	0800b46d 	.word	0x0800b46d
 800b398:	0800b4a1 	.word	0x0800b4a1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b3a2:	685b      	ldr	r3, [r3, #4]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d00b      	beq.n	800b3c0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b3ae:	685b      	ldr	r3, [r3, #4]
 800b3b0:	687a      	ldr	r2, [r7, #4]
 800b3b2:	7c12      	ldrb	r2, [r2, #16]
 800b3b4:	f107 0108 	add.w	r1, r7, #8
 800b3b8:	4610      	mov	r0, r2
 800b3ba:	4798      	blx	r3
 800b3bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b3be:	e091      	b.n	800b4e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b3c0:	6839      	ldr	r1, [r7, #0]
 800b3c2:	6878      	ldr	r0, [r7, #4]
 800b3c4:	f000 facb 	bl	800b95e <USBD_CtlError>
            err++;
 800b3c8:	7afb      	ldrb	r3, [r7, #11]
 800b3ca:	3301      	adds	r3, #1
 800b3cc:	72fb      	strb	r3, [r7, #11]
          break;
 800b3ce:	e089      	b.n	800b4e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b3d6:	689b      	ldr	r3, [r3, #8]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d00b      	beq.n	800b3f4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b3e2:	689b      	ldr	r3, [r3, #8]
 800b3e4:	687a      	ldr	r2, [r7, #4]
 800b3e6:	7c12      	ldrb	r2, [r2, #16]
 800b3e8:	f107 0108 	add.w	r1, r7, #8
 800b3ec:	4610      	mov	r0, r2
 800b3ee:	4798      	blx	r3
 800b3f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b3f2:	e077      	b.n	800b4e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b3f4:	6839      	ldr	r1, [r7, #0]
 800b3f6:	6878      	ldr	r0, [r7, #4]
 800b3f8:	f000 fab1 	bl	800b95e <USBD_CtlError>
            err++;
 800b3fc:	7afb      	ldrb	r3, [r7, #11]
 800b3fe:	3301      	adds	r3, #1
 800b400:	72fb      	strb	r3, [r7, #11]
          break;
 800b402:	e06f      	b.n	800b4e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b40a:	68db      	ldr	r3, [r3, #12]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d00b      	beq.n	800b428 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b416:	68db      	ldr	r3, [r3, #12]
 800b418:	687a      	ldr	r2, [r7, #4]
 800b41a:	7c12      	ldrb	r2, [r2, #16]
 800b41c:	f107 0108 	add.w	r1, r7, #8
 800b420:	4610      	mov	r0, r2
 800b422:	4798      	blx	r3
 800b424:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b426:	e05d      	b.n	800b4e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b428:	6839      	ldr	r1, [r7, #0]
 800b42a:	6878      	ldr	r0, [r7, #4]
 800b42c:	f000 fa97 	bl	800b95e <USBD_CtlError>
            err++;
 800b430:	7afb      	ldrb	r3, [r7, #11]
 800b432:	3301      	adds	r3, #1
 800b434:	72fb      	strb	r3, [r7, #11]
          break;
 800b436:	e055      	b.n	800b4e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b43e:	691b      	ldr	r3, [r3, #16]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d00b      	beq.n	800b45c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b44a:	691b      	ldr	r3, [r3, #16]
 800b44c:	687a      	ldr	r2, [r7, #4]
 800b44e:	7c12      	ldrb	r2, [r2, #16]
 800b450:	f107 0108 	add.w	r1, r7, #8
 800b454:	4610      	mov	r0, r2
 800b456:	4798      	blx	r3
 800b458:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b45a:	e043      	b.n	800b4e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b45c:	6839      	ldr	r1, [r7, #0]
 800b45e:	6878      	ldr	r0, [r7, #4]
 800b460:	f000 fa7d 	bl	800b95e <USBD_CtlError>
            err++;
 800b464:	7afb      	ldrb	r3, [r7, #11]
 800b466:	3301      	adds	r3, #1
 800b468:	72fb      	strb	r3, [r7, #11]
          break;
 800b46a:	e03b      	b.n	800b4e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b472:	695b      	ldr	r3, [r3, #20]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d00b      	beq.n	800b490 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b47e:	695b      	ldr	r3, [r3, #20]
 800b480:	687a      	ldr	r2, [r7, #4]
 800b482:	7c12      	ldrb	r2, [r2, #16]
 800b484:	f107 0108 	add.w	r1, r7, #8
 800b488:	4610      	mov	r0, r2
 800b48a:	4798      	blx	r3
 800b48c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b48e:	e029      	b.n	800b4e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b490:	6839      	ldr	r1, [r7, #0]
 800b492:	6878      	ldr	r0, [r7, #4]
 800b494:	f000 fa63 	bl	800b95e <USBD_CtlError>
            err++;
 800b498:	7afb      	ldrb	r3, [r7, #11]
 800b49a:	3301      	adds	r3, #1
 800b49c:	72fb      	strb	r3, [r7, #11]
          break;
 800b49e:	e021      	b.n	800b4e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b4a6:	699b      	ldr	r3, [r3, #24]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d00b      	beq.n	800b4c4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b4b2:	699b      	ldr	r3, [r3, #24]
 800b4b4:	687a      	ldr	r2, [r7, #4]
 800b4b6:	7c12      	ldrb	r2, [r2, #16]
 800b4b8:	f107 0108 	add.w	r1, r7, #8
 800b4bc:	4610      	mov	r0, r2
 800b4be:	4798      	blx	r3
 800b4c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b4c2:	e00f      	b.n	800b4e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b4c4:	6839      	ldr	r1, [r7, #0]
 800b4c6:	6878      	ldr	r0, [r7, #4]
 800b4c8:	f000 fa49 	bl	800b95e <USBD_CtlError>
            err++;
 800b4cc:	7afb      	ldrb	r3, [r7, #11]
 800b4ce:	3301      	adds	r3, #1
 800b4d0:	72fb      	strb	r3, [r7, #11]
          break;
 800b4d2:	e007      	b.n	800b4e4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b4d4:	6839      	ldr	r1, [r7, #0]
 800b4d6:	6878      	ldr	r0, [r7, #4]
 800b4d8:	f000 fa41 	bl	800b95e <USBD_CtlError>
          err++;
 800b4dc:	7afb      	ldrb	r3, [r7, #11]
 800b4de:	3301      	adds	r3, #1
 800b4e0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b4e2:	bf00      	nop
      }
      break;
 800b4e4:	e037      	b.n	800b556 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	7c1b      	ldrb	r3, [r3, #16]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d109      	bne.n	800b502 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b4f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4f6:	f107 0208 	add.w	r2, r7, #8
 800b4fa:	4610      	mov	r0, r2
 800b4fc:	4798      	blx	r3
 800b4fe:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b500:	e029      	b.n	800b556 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b502:	6839      	ldr	r1, [r7, #0]
 800b504:	6878      	ldr	r0, [r7, #4]
 800b506:	f000 fa2a 	bl	800b95e <USBD_CtlError>
        err++;
 800b50a:	7afb      	ldrb	r3, [r7, #11]
 800b50c:	3301      	adds	r3, #1
 800b50e:	72fb      	strb	r3, [r7, #11]
      break;
 800b510:	e021      	b.n	800b556 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	7c1b      	ldrb	r3, [r3, #16]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d10d      	bne.n	800b536 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b522:	f107 0208 	add.w	r2, r7, #8
 800b526:	4610      	mov	r0, r2
 800b528:	4798      	blx	r3
 800b52a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	3301      	adds	r3, #1
 800b530:	2207      	movs	r2, #7
 800b532:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b534:	e00f      	b.n	800b556 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b536:	6839      	ldr	r1, [r7, #0]
 800b538:	6878      	ldr	r0, [r7, #4]
 800b53a:	f000 fa10 	bl	800b95e <USBD_CtlError>
        err++;
 800b53e:	7afb      	ldrb	r3, [r7, #11]
 800b540:	3301      	adds	r3, #1
 800b542:	72fb      	strb	r3, [r7, #11]
      break;
 800b544:	e007      	b.n	800b556 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b546:	6839      	ldr	r1, [r7, #0]
 800b548:	6878      	ldr	r0, [r7, #4]
 800b54a:	f000 fa08 	bl	800b95e <USBD_CtlError>
      err++;
 800b54e:	7afb      	ldrb	r3, [r7, #11]
 800b550:	3301      	adds	r3, #1
 800b552:	72fb      	strb	r3, [r7, #11]
      break;
 800b554:	bf00      	nop
  }

  if (err != 0U)
 800b556:	7afb      	ldrb	r3, [r7, #11]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d11e      	bne.n	800b59a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	88db      	ldrh	r3, [r3, #6]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d016      	beq.n	800b592 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b564:	893b      	ldrh	r3, [r7, #8]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d00e      	beq.n	800b588 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b56a:	683b      	ldr	r3, [r7, #0]
 800b56c:	88da      	ldrh	r2, [r3, #6]
 800b56e:	893b      	ldrh	r3, [r7, #8]
 800b570:	4293      	cmp	r3, r2
 800b572:	bf28      	it	cs
 800b574:	4613      	movcs	r3, r2
 800b576:	b29b      	uxth	r3, r3
 800b578:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b57a:	893b      	ldrh	r3, [r7, #8]
 800b57c:	461a      	mov	r2, r3
 800b57e:	68f9      	ldr	r1, [r7, #12]
 800b580:	6878      	ldr	r0, [r7, #4]
 800b582:	f000 fa69 	bl	800ba58 <USBD_CtlSendData>
 800b586:	e009      	b.n	800b59c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b588:	6839      	ldr	r1, [r7, #0]
 800b58a:	6878      	ldr	r0, [r7, #4]
 800b58c:	f000 f9e7 	bl	800b95e <USBD_CtlError>
 800b590:	e004      	b.n	800b59c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b592:	6878      	ldr	r0, [r7, #4]
 800b594:	f000 fac1 	bl	800bb1a <USBD_CtlSendStatus>
 800b598:	e000      	b.n	800b59c <USBD_GetDescriptor+0x2cc>
    return;
 800b59a:	bf00      	nop
  }
}
 800b59c:	3710      	adds	r7, #16
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	bd80      	pop	{r7, pc}
 800b5a2:	bf00      	nop

0800b5a4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b5a4:	b580      	push	{r7, lr}
 800b5a6:	b084      	sub	sp, #16
 800b5a8:	af00      	add	r7, sp, #0
 800b5aa:	6078      	str	r0, [r7, #4]
 800b5ac:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b5ae:	683b      	ldr	r3, [r7, #0]
 800b5b0:	889b      	ldrh	r3, [r3, #4]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d131      	bne.n	800b61a <USBD_SetAddress+0x76>
 800b5b6:	683b      	ldr	r3, [r7, #0]
 800b5b8:	88db      	ldrh	r3, [r3, #6]
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d12d      	bne.n	800b61a <USBD_SetAddress+0x76>
 800b5be:	683b      	ldr	r3, [r7, #0]
 800b5c0:	885b      	ldrh	r3, [r3, #2]
 800b5c2:	2b7f      	cmp	r3, #127	@ 0x7f
 800b5c4:	d829      	bhi.n	800b61a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b5c6:	683b      	ldr	r3, [r7, #0]
 800b5c8:	885b      	ldrh	r3, [r3, #2]
 800b5ca:	b2db      	uxtb	r3, r3
 800b5cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b5d0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b5d8:	b2db      	uxtb	r3, r3
 800b5da:	2b03      	cmp	r3, #3
 800b5dc:	d104      	bne.n	800b5e8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b5de:	6839      	ldr	r1, [r7, #0]
 800b5e0:	6878      	ldr	r0, [r7, #4]
 800b5e2:	f000 f9bc 	bl	800b95e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b5e6:	e01d      	b.n	800b624 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	7bfa      	ldrb	r2, [r7, #15]
 800b5ec:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b5f0:	7bfb      	ldrb	r3, [r7, #15]
 800b5f2:	4619      	mov	r1, r3
 800b5f4:	6878      	ldr	r0, [r7, #4]
 800b5f6:	f000 fef3 	bl	800c3e0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b5fa:	6878      	ldr	r0, [r7, #4]
 800b5fc:	f000 fa8d 	bl	800bb1a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b600:	7bfb      	ldrb	r3, [r7, #15]
 800b602:	2b00      	cmp	r3, #0
 800b604:	d004      	beq.n	800b610 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	2202      	movs	r2, #2
 800b60a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b60e:	e009      	b.n	800b624 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	2201      	movs	r2, #1
 800b614:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b618:	e004      	b.n	800b624 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b61a:	6839      	ldr	r1, [r7, #0]
 800b61c:	6878      	ldr	r0, [r7, #4]
 800b61e:	f000 f99e 	bl	800b95e <USBD_CtlError>
  }
}
 800b622:	bf00      	nop
 800b624:	bf00      	nop
 800b626:	3710      	adds	r7, #16
 800b628:	46bd      	mov	sp, r7
 800b62a:	bd80      	pop	{r7, pc}

0800b62c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b084      	sub	sp, #16
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
 800b634:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b636:	2300      	movs	r3, #0
 800b638:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b63a:	683b      	ldr	r3, [r7, #0]
 800b63c:	885b      	ldrh	r3, [r3, #2]
 800b63e:	b2da      	uxtb	r2, r3
 800b640:	4b4e      	ldr	r3, [pc, #312]	@ (800b77c <USBD_SetConfig+0x150>)
 800b642:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b644:	4b4d      	ldr	r3, [pc, #308]	@ (800b77c <USBD_SetConfig+0x150>)
 800b646:	781b      	ldrb	r3, [r3, #0]
 800b648:	2b01      	cmp	r3, #1
 800b64a:	d905      	bls.n	800b658 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b64c:	6839      	ldr	r1, [r7, #0]
 800b64e:	6878      	ldr	r0, [r7, #4]
 800b650:	f000 f985 	bl	800b95e <USBD_CtlError>
    return USBD_FAIL;
 800b654:	2303      	movs	r3, #3
 800b656:	e08c      	b.n	800b772 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b65e:	b2db      	uxtb	r3, r3
 800b660:	2b02      	cmp	r3, #2
 800b662:	d002      	beq.n	800b66a <USBD_SetConfig+0x3e>
 800b664:	2b03      	cmp	r3, #3
 800b666:	d029      	beq.n	800b6bc <USBD_SetConfig+0x90>
 800b668:	e075      	b.n	800b756 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b66a:	4b44      	ldr	r3, [pc, #272]	@ (800b77c <USBD_SetConfig+0x150>)
 800b66c:	781b      	ldrb	r3, [r3, #0]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d020      	beq.n	800b6b4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b672:	4b42      	ldr	r3, [pc, #264]	@ (800b77c <USBD_SetConfig+0x150>)
 800b674:	781b      	ldrb	r3, [r3, #0]
 800b676:	461a      	mov	r2, r3
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b67c:	4b3f      	ldr	r3, [pc, #252]	@ (800b77c <USBD_SetConfig+0x150>)
 800b67e:	781b      	ldrb	r3, [r3, #0]
 800b680:	4619      	mov	r1, r3
 800b682:	6878      	ldr	r0, [r7, #4]
 800b684:	f7fe ffcf 	bl	800a626 <USBD_SetClassConfig>
 800b688:	4603      	mov	r3, r0
 800b68a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b68c:	7bfb      	ldrb	r3, [r7, #15]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d008      	beq.n	800b6a4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b692:	6839      	ldr	r1, [r7, #0]
 800b694:	6878      	ldr	r0, [r7, #4]
 800b696:	f000 f962 	bl	800b95e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	2202      	movs	r2, #2
 800b69e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b6a2:	e065      	b.n	800b770 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b6a4:	6878      	ldr	r0, [r7, #4]
 800b6a6:	f000 fa38 	bl	800bb1a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	2203      	movs	r2, #3
 800b6ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b6b2:	e05d      	b.n	800b770 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b6b4:	6878      	ldr	r0, [r7, #4]
 800b6b6:	f000 fa30 	bl	800bb1a <USBD_CtlSendStatus>
      break;
 800b6ba:	e059      	b.n	800b770 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b6bc:	4b2f      	ldr	r3, [pc, #188]	@ (800b77c <USBD_SetConfig+0x150>)
 800b6be:	781b      	ldrb	r3, [r3, #0]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d112      	bne.n	800b6ea <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	2202      	movs	r2, #2
 800b6c8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b6cc:	4b2b      	ldr	r3, [pc, #172]	@ (800b77c <USBD_SetConfig+0x150>)
 800b6ce:	781b      	ldrb	r3, [r3, #0]
 800b6d0:	461a      	mov	r2, r3
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b6d6:	4b29      	ldr	r3, [pc, #164]	@ (800b77c <USBD_SetConfig+0x150>)
 800b6d8:	781b      	ldrb	r3, [r3, #0]
 800b6da:	4619      	mov	r1, r3
 800b6dc:	6878      	ldr	r0, [r7, #4]
 800b6de:	f7fe ffbe 	bl	800a65e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b6e2:	6878      	ldr	r0, [r7, #4]
 800b6e4:	f000 fa19 	bl	800bb1a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b6e8:	e042      	b.n	800b770 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b6ea:	4b24      	ldr	r3, [pc, #144]	@ (800b77c <USBD_SetConfig+0x150>)
 800b6ec:	781b      	ldrb	r3, [r3, #0]
 800b6ee:	461a      	mov	r2, r3
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	685b      	ldr	r3, [r3, #4]
 800b6f4:	429a      	cmp	r2, r3
 800b6f6:	d02a      	beq.n	800b74e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	685b      	ldr	r3, [r3, #4]
 800b6fc:	b2db      	uxtb	r3, r3
 800b6fe:	4619      	mov	r1, r3
 800b700:	6878      	ldr	r0, [r7, #4]
 800b702:	f7fe ffac 	bl	800a65e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b706:	4b1d      	ldr	r3, [pc, #116]	@ (800b77c <USBD_SetConfig+0x150>)
 800b708:	781b      	ldrb	r3, [r3, #0]
 800b70a:	461a      	mov	r2, r3
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b710:	4b1a      	ldr	r3, [pc, #104]	@ (800b77c <USBD_SetConfig+0x150>)
 800b712:	781b      	ldrb	r3, [r3, #0]
 800b714:	4619      	mov	r1, r3
 800b716:	6878      	ldr	r0, [r7, #4]
 800b718:	f7fe ff85 	bl	800a626 <USBD_SetClassConfig>
 800b71c:	4603      	mov	r3, r0
 800b71e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b720:	7bfb      	ldrb	r3, [r7, #15]
 800b722:	2b00      	cmp	r3, #0
 800b724:	d00f      	beq.n	800b746 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b726:	6839      	ldr	r1, [r7, #0]
 800b728:	6878      	ldr	r0, [r7, #4]
 800b72a:	f000 f918 	bl	800b95e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	685b      	ldr	r3, [r3, #4]
 800b732:	b2db      	uxtb	r3, r3
 800b734:	4619      	mov	r1, r3
 800b736:	6878      	ldr	r0, [r7, #4]
 800b738:	f7fe ff91 	bl	800a65e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	2202      	movs	r2, #2
 800b740:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b744:	e014      	b.n	800b770 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b746:	6878      	ldr	r0, [r7, #4]
 800b748:	f000 f9e7 	bl	800bb1a <USBD_CtlSendStatus>
      break;
 800b74c:	e010      	b.n	800b770 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b74e:	6878      	ldr	r0, [r7, #4]
 800b750:	f000 f9e3 	bl	800bb1a <USBD_CtlSendStatus>
      break;
 800b754:	e00c      	b.n	800b770 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b756:	6839      	ldr	r1, [r7, #0]
 800b758:	6878      	ldr	r0, [r7, #4]
 800b75a:	f000 f900 	bl	800b95e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b75e:	4b07      	ldr	r3, [pc, #28]	@ (800b77c <USBD_SetConfig+0x150>)
 800b760:	781b      	ldrb	r3, [r3, #0]
 800b762:	4619      	mov	r1, r3
 800b764:	6878      	ldr	r0, [r7, #4]
 800b766:	f7fe ff7a 	bl	800a65e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b76a:	2303      	movs	r3, #3
 800b76c:	73fb      	strb	r3, [r7, #15]
      break;
 800b76e:	bf00      	nop
  }

  return ret;
 800b770:	7bfb      	ldrb	r3, [r7, #15]
}
 800b772:	4618      	mov	r0, r3
 800b774:	3710      	adds	r7, #16
 800b776:	46bd      	mov	sp, r7
 800b778:	bd80      	pop	{r7, pc}
 800b77a:	bf00      	nop
 800b77c:	20000614 	.word	0x20000614

0800b780 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b780:	b580      	push	{r7, lr}
 800b782:	b082      	sub	sp, #8
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
 800b788:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b78a:	683b      	ldr	r3, [r7, #0]
 800b78c:	88db      	ldrh	r3, [r3, #6]
 800b78e:	2b01      	cmp	r3, #1
 800b790:	d004      	beq.n	800b79c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b792:	6839      	ldr	r1, [r7, #0]
 800b794:	6878      	ldr	r0, [r7, #4]
 800b796:	f000 f8e2 	bl	800b95e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b79a:	e023      	b.n	800b7e4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b7a2:	b2db      	uxtb	r3, r3
 800b7a4:	2b02      	cmp	r3, #2
 800b7a6:	dc02      	bgt.n	800b7ae <USBD_GetConfig+0x2e>
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	dc03      	bgt.n	800b7b4 <USBD_GetConfig+0x34>
 800b7ac:	e015      	b.n	800b7da <USBD_GetConfig+0x5a>
 800b7ae:	2b03      	cmp	r3, #3
 800b7b0:	d00b      	beq.n	800b7ca <USBD_GetConfig+0x4a>
 800b7b2:	e012      	b.n	800b7da <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	2200      	movs	r2, #0
 800b7b8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	3308      	adds	r3, #8
 800b7be:	2201      	movs	r2, #1
 800b7c0:	4619      	mov	r1, r3
 800b7c2:	6878      	ldr	r0, [r7, #4]
 800b7c4:	f000 f948 	bl	800ba58 <USBD_CtlSendData>
        break;
 800b7c8:	e00c      	b.n	800b7e4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	3304      	adds	r3, #4
 800b7ce:	2201      	movs	r2, #1
 800b7d0:	4619      	mov	r1, r3
 800b7d2:	6878      	ldr	r0, [r7, #4]
 800b7d4:	f000 f940 	bl	800ba58 <USBD_CtlSendData>
        break;
 800b7d8:	e004      	b.n	800b7e4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b7da:	6839      	ldr	r1, [r7, #0]
 800b7dc:	6878      	ldr	r0, [r7, #4]
 800b7de:	f000 f8be 	bl	800b95e <USBD_CtlError>
        break;
 800b7e2:	bf00      	nop
}
 800b7e4:	bf00      	nop
 800b7e6:	3708      	adds	r7, #8
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	bd80      	pop	{r7, pc}

0800b7ec <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b082      	sub	sp, #8
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
 800b7f4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b7fc:	b2db      	uxtb	r3, r3
 800b7fe:	3b01      	subs	r3, #1
 800b800:	2b02      	cmp	r3, #2
 800b802:	d81e      	bhi.n	800b842 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b804:	683b      	ldr	r3, [r7, #0]
 800b806:	88db      	ldrh	r3, [r3, #6]
 800b808:	2b02      	cmp	r3, #2
 800b80a:	d004      	beq.n	800b816 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b80c:	6839      	ldr	r1, [r7, #0]
 800b80e:	6878      	ldr	r0, [r7, #4]
 800b810:	f000 f8a5 	bl	800b95e <USBD_CtlError>
        break;
 800b814:	e01a      	b.n	800b84c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	2201      	movs	r2, #1
 800b81a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b822:	2b00      	cmp	r3, #0
 800b824:	d005      	beq.n	800b832 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	68db      	ldr	r3, [r3, #12]
 800b82a:	f043 0202 	orr.w	r2, r3, #2
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	330c      	adds	r3, #12
 800b836:	2202      	movs	r2, #2
 800b838:	4619      	mov	r1, r3
 800b83a:	6878      	ldr	r0, [r7, #4]
 800b83c:	f000 f90c 	bl	800ba58 <USBD_CtlSendData>
      break;
 800b840:	e004      	b.n	800b84c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b842:	6839      	ldr	r1, [r7, #0]
 800b844:	6878      	ldr	r0, [r7, #4]
 800b846:	f000 f88a 	bl	800b95e <USBD_CtlError>
      break;
 800b84a:	bf00      	nop
  }
}
 800b84c:	bf00      	nop
 800b84e:	3708      	adds	r7, #8
 800b850:	46bd      	mov	sp, r7
 800b852:	bd80      	pop	{r7, pc}

0800b854 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b854:	b580      	push	{r7, lr}
 800b856:	b082      	sub	sp, #8
 800b858:	af00      	add	r7, sp, #0
 800b85a:	6078      	str	r0, [r7, #4]
 800b85c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b85e:	683b      	ldr	r3, [r7, #0]
 800b860:	885b      	ldrh	r3, [r3, #2]
 800b862:	2b01      	cmp	r3, #1
 800b864:	d107      	bne.n	800b876 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	2201      	movs	r2, #1
 800b86a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b86e:	6878      	ldr	r0, [r7, #4]
 800b870:	f000 f953 	bl	800bb1a <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b874:	e013      	b.n	800b89e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b876:	683b      	ldr	r3, [r7, #0]
 800b878:	885b      	ldrh	r3, [r3, #2]
 800b87a:	2b02      	cmp	r3, #2
 800b87c:	d10b      	bne.n	800b896 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	889b      	ldrh	r3, [r3, #4]
 800b882:	0a1b      	lsrs	r3, r3, #8
 800b884:	b29b      	uxth	r3, r3
 800b886:	b2da      	uxtb	r2, r3
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b88e:	6878      	ldr	r0, [r7, #4]
 800b890:	f000 f943 	bl	800bb1a <USBD_CtlSendStatus>
}
 800b894:	e003      	b.n	800b89e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b896:	6839      	ldr	r1, [r7, #0]
 800b898:	6878      	ldr	r0, [r7, #4]
 800b89a:	f000 f860 	bl	800b95e <USBD_CtlError>
}
 800b89e:	bf00      	nop
 800b8a0:	3708      	adds	r7, #8
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	bd80      	pop	{r7, pc}

0800b8a6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b8a6:	b580      	push	{r7, lr}
 800b8a8:	b082      	sub	sp, #8
 800b8aa:	af00      	add	r7, sp, #0
 800b8ac:	6078      	str	r0, [r7, #4]
 800b8ae:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b8b6:	b2db      	uxtb	r3, r3
 800b8b8:	3b01      	subs	r3, #1
 800b8ba:	2b02      	cmp	r3, #2
 800b8bc:	d80b      	bhi.n	800b8d6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b8be:	683b      	ldr	r3, [r7, #0]
 800b8c0:	885b      	ldrh	r3, [r3, #2]
 800b8c2:	2b01      	cmp	r3, #1
 800b8c4:	d10c      	bne.n	800b8e0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	2200      	movs	r2, #0
 800b8ca:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b8ce:	6878      	ldr	r0, [r7, #4]
 800b8d0:	f000 f923 	bl	800bb1a <USBD_CtlSendStatus>
      }
      break;
 800b8d4:	e004      	b.n	800b8e0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b8d6:	6839      	ldr	r1, [r7, #0]
 800b8d8:	6878      	ldr	r0, [r7, #4]
 800b8da:	f000 f840 	bl	800b95e <USBD_CtlError>
      break;
 800b8de:	e000      	b.n	800b8e2 <USBD_ClrFeature+0x3c>
      break;
 800b8e0:	bf00      	nop
  }
}
 800b8e2:	bf00      	nop
 800b8e4:	3708      	adds	r7, #8
 800b8e6:	46bd      	mov	sp, r7
 800b8e8:	bd80      	pop	{r7, pc}

0800b8ea <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b8ea:	b580      	push	{r7, lr}
 800b8ec:	b084      	sub	sp, #16
 800b8ee:	af00      	add	r7, sp, #0
 800b8f0:	6078      	str	r0, [r7, #4]
 800b8f2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b8f4:	683b      	ldr	r3, [r7, #0]
 800b8f6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	781a      	ldrb	r2, [r3, #0]
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	3301      	adds	r3, #1
 800b904:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	781a      	ldrb	r2, [r3, #0]
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	3301      	adds	r3, #1
 800b912:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b914:	68f8      	ldr	r0, [r7, #12]
 800b916:	f7ff fa3f 	bl	800ad98 <SWAPBYTE>
 800b91a:	4603      	mov	r3, r0
 800b91c:	461a      	mov	r2, r3
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	3301      	adds	r3, #1
 800b926:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	3301      	adds	r3, #1
 800b92c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b92e:	68f8      	ldr	r0, [r7, #12]
 800b930:	f7ff fa32 	bl	800ad98 <SWAPBYTE>
 800b934:	4603      	mov	r3, r0
 800b936:	461a      	mov	r2, r3
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	3301      	adds	r3, #1
 800b940:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	3301      	adds	r3, #1
 800b946:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b948:	68f8      	ldr	r0, [r7, #12]
 800b94a:	f7ff fa25 	bl	800ad98 <SWAPBYTE>
 800b94e:	4603      	mov	r3, r0
 800b950:	461a      	mov	r2, r3
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	80da      	strh	r2, [r3, #6]
}
 800b956:	bf00      	nop
 800b958:	3710      	adds	r7, #16
 800b95a:	46bd      	mov	sp, r7
 800b95c:	bd80      	pop	{r7, pc}

0800b95e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b95e:	b580      	push	{r7, lr}
 800b960:	b082      	sub	sp, #8
 800b962:	af00      	add	r7, sp, #0
 800b964:	6078      	str	r0, [r7, #4]
 800b966:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b968:	2180      	movs	r1, #128	@ 0x80
 800b96a:	6878      	ldr	r0, [r7, #4]
 800b96c:	f000 fcce 	bl	800c30c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b970:	2100      	movs	r1, #0
 800b972:	6878      	ldr	r0, [r7, #4]
 800b974:	f000 fcca 	bl	800c30c <USBD_LL_StallEP>
}
 800b978:	bf00      	nop
 800b97a:	3708      	adds	r7, #8
 800b97c:	46bd      	mov	sp, r7
 800b97e:	bd80      	pop	{r7, pc}

0800b980 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b980:	b580      	push	{r7, lr}
 800b982:	b086      	sub	sp, #24
 800b984:	af00      	add	r7, sp, #0
 800b986:	60f8      	str	r0, [r7, #12]
 800b988:	60b9      	str	r1, [r7, #8]
 800b98a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b98c:	2300      	movs	r3, #0
 800b98e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	2b00      	cmp	r3, #0
 800b994:	d042      	beq.n	800ba1c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800b99a:	6938      	ldr	r0, [r7, #16]
 800b99c:	f000 f842 	bl	800ba24 <USBD_GetLen>
 800b9a0:	4603      	mov	r3, r0
 800b9a2:	3301      	adds	r3, #1
 800b9a4:	005b      	lsls	r3, r3, #1
 800b9a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b9aa:	d808      	bhi.n	800b9be <USBD_GetString+0x3e>
 800b9ac:	6938      	ldr	r0, [r7, #16]
 800b9ae:	f000 f839 	bl	800ba24 <USBD_GetLen>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	3301      	adds	r3, #1
 800b9b6:	b29b      	uxth	r3, r3
 800b9b8:	005b      	lsls	r3, r3, #1
 800b9ba:	b29a      	uxth	r2, r3
 800b9bc:	e001      	b.n	800b9c2 <USBD_GetString+0x42>
 800b9be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b9c6:	7dfb      	ldrb	r3, [r7, #23]
 800b9c8:	68ba      	ldr	r2, [r7, #8]
 800b9ca:	4413      	add	r3, r2
 800b9cc:	687a      	ldr	r2, [r7, #4]
 800b9ce:	7812      	ldrb	r2, [r2, #0]
 800b9d0:	701a      	strb	r2, [r3, #0]
  idx++;
 800b9d2:	7dfb      	ldrb	r3, [r7, #23]
 800b9d4:	3301      	adds	r3, #1
 800b9d6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b9d8:	7dfb      	ldrb	r3, [r7, #23]
 800b9da:	68ba      	ldr	r2, [r7, #8]
 800b9dc:	4413      	add	r3, r2
 800b9de:	2203      	movs	r2, #3
 800b9e0:	701a      	strb	r2, [r3, #0]
  idx++;
 800b9e2:	7dfb      	ldrb	r3, [r7, #23]
 800b9e4:	3301      	adds	r3, #1
 800b9e6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b9e8:	e013      	b.n	800ba12 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800b9ea:	7dfb      	ldrb	r3, [r7, #23]
 800b9ec:	68ba      	ldr	r2, [r7, #8]
 800b9ee:	4413      	add	r3, r2
 800b9f0:	693a      	ldr	r2, [r7, #16]
 800b9f2:	7812      	ldrb	r2, [r2, #0]
 800b9f4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b9f6:	693b      	ldr	r3, [r7, #16]
 800b9f8:	3301      	adds	r3, #1
 800b9fa:	613b      	str	r3, [r7, #16]
    idx++;
 800b9fc:	7dfb      	ldrb	r3, [r7, #23]
 800b9fe:	3301      	adds	r3, #1
 800ba00:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ba02:	7dfb      	ldrb	r3, [r7, #23]
 800ba04:	68ba      	ldr	r2, [r7, #8]
 800ba06:	4413      	add	r3, r2
 800ba08:	2200      	movs	r2, #0
 800ba0a:	701a      	strb	r2, [r3, #0]
    idx++;
 800ba0c:	7dfb      	ldrb	r3, [r7, #23]
 800ba0e:	3301      	adds	r3, #1
 800ba10:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ba12:	693b      	ldr	r3, [r7, #16]
 800ba14:	781b      	ldrb	r3, [r3, #0]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d1e7      	bne.n	800b9ea <USBD_GetString+0x6a>
 800ba1a:	e000      	b.n	800ba1e <USBD_GetString+0x9e>
    return;
 800ba1c:	bf00      	nop
  }
}
 800ba1e:	3718      	adds	r7, #24
 800ba20:	46bd      	mov	sp, r7
 800ba22:	bd80      	pop	{r7, pc}

0800ba24 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ba24:	b480      	push	{r7}
 800ba26:	b085      	sub	sp, #20
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ba2c:	2300      	movs	r3, #0
 800ba2e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ba34:	e005      	b.n	800ba42 <USBD_GetLen+0x1e>
  {
    len++;
 800ba36:	7bfb      	ldrb	r3, [r7, #15]
 800ba38:	3301      	adds	r3, #1
 800ba3a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ba3c:	68bb      	ldr	r3, [r7, #8]
 800ba3e:	3301      	adds	r3, #1
 800ba40:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ba42:	68bb      	ldr	r3, [r7, #8]
 800ba44:	781b      	ldrb	r3, [r3, #0]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d1f5      	bne.n	800ba36 <USBD_GetLen+0x12>
  }

  return len;
 800ba4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba4c:	4618      	mov	r0, r3
 800ba4e:	3714      	adds	r7, #20
 800ba50:	46bd      	mov	sp, r7
 800ba52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba56:	4770      	bx	lr

0800ba58 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	b084      	sub	sp, #16
 800ba5c:	af00      	add	r7, sp, #0
 800ba5e:	60f8      	str	r0, [r7, #12]
 800ba60:	60b9      	str	r1, [r7, #8]
 800ba62:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	2202      	movs	r2, #2
 800ba68:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	687a      	ldr	r2, [r7, #4]
 800ba70:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	68ba      	ldr	r2, [r7, #8]
 800ba76:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	687a      	ldr	r2, [r7, #4]
 800ba7c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	68ba      	ldr	r2, [r7, #8]
 800ba82:	2100      	movs	r1, #0
 800ba84:	68f8      	ldr	r0, [r7, #12]
 800ba86:	f000 fcca 	bl	800c41e <USBD_LL_Transmit>

  return USBD_OK;
 800ba8a:	2300      	movs	r3, #0
}
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	3710      	adds	r7, #16
 800ba90:	46bd      	mov	sp, r7
 800ba92:	bd80      	pop	{r7, pc}

0800ba94 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b084      	sub	sp, #16
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	60f8      	str	r0, [r7, #12]
 800ba9c:	60b9      	str	r1, [r7, #8]
 800ba9e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	68ba      	ldr	r2, [r7, #8]
 800baa4:	2100      	movs	r1, #0
 800baa6:	68f8      	ldr	r0, [r7, #12]
 800baa8:	f000 fcb9 	bl	800c41e <USBD_LL_Transmit>

  return USBD_OK;
 800baac:	2300      	movs	r3, #0
}
 800baae:	4618      	mov	r0, r3
 800bab0:	3710      	adds	r7, #16
 800bab2:	46bd      	mov	sp, r7
 800bab4:	bd80      	pop	{r7, pc}

0800bab6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800bab6:	b580      	push	{r7, lr}
 800bab8:	b084      	sub	sp, #16
 800baba:	af00      	add	r7, sp, #0
 800babc:	60f8      	str	r0, [r7, #12]
 800babe:	60b9      	str	r1, [r7, #8]
 800bac0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	2203      	movs	r2, #3
 800bac6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	687a      	ldr	r2, [r7, #4]
 800bace:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	68ba      	ldr	r2, [r7, #8]
 800bad6:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	687a      	ldr	r2, [r7, #4]
 800bade:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	68ba      	ldr	r2, [r7, #8]
 800bae6:	2100      	movs	r1, #0
 800bae8:	68f8      	ldr	r0, [r7, #12]
 800baea:	f000 fcb9 	bl	800c460 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800baee:	2300      	movs	r3, #0
}
 800baf0:	4618      	mov	r0, r3
 800baf2:	3710      	adds	r7, #16
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bd80      	pop	{r7, pc}

0800baf8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800baf8:	b580      	push	{r7, lr}
 800bafa:	b084      	sub	sp, #16
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	60f8      	str	r0, [r7, #12]
 800bb00:	60b9      	str	r1, [r7, #8]
 800bb02:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	68ba      	ldr	r2, [r7, #8]
 800bb08:	2100      	movs	r1, #0
 800bb0a:	68f8      	ldr	r0, [r7, #12]
 800bb0c:	f000 fca8 	bl	800c460 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bb10:	2300      	movs	r3, #0
}
 800bb12:	4618      	mov	r0, r3
 800bb14:	3710      	adds	r7, #16
 800bb16:	46bd      	mov	sp, r7
 800bb18:	bd80      	pop	{r7, pc}

0800bb1a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800bb1a:	b580      	push	{r7, lr}
 800bb1c:	b082      	sub	sp, #8
 800bb1e:	af00      	add	r7, sp, #0
 800bb20:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2204      	movs	r2, #4
 800bb26:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	2100      	movs	r1, #0
 800bb30:	6878      	ldr	r0, [r7, #4]
 800bb32:	f000 fc74 	bl	800c41e <USBD_LL_Transmit>

  return USBD_OK;
 800bb36:	2300      	movs	r3, #0
}
 800bb38:	4618      	mov	r0, r3
 800bb3a:	3708      	adds	r7, #8
 800bb3c:	46bd      	mov	sp, r7
 800bb3e:	bd80      	pop	{r7, pc}

0800bb40 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b082      	sub	sp, #8
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	2205      	movs	r2, #5
 800bb4c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bb50:	2300      	movs	r3, #0
 800bb52:	2200      	movs	r2, #0
 800bb54:	2100      	movs	r1, #0
 800bb56:	6878      	ldr	r0, [r7, #4]
 800bb58:	f000 fc82 	bl	800c460 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bb5c:	2300      	movs	r3, #0
}
 800bb5e:	4618      	mov	r0, r3
 800bb60:	3708      	adds	r7, #8
 800bb62:	46bd      	mov	sp, r7
 800bb64:	bd80      	pop	{r7, pc}
	...

0800bb68 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800bb68:	b580      	push	{r7, lr}
 800bb6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800bb6c:	2200      	movs	r2, #0
 800bb6e:	4912      	ldr	r1, [pc, #72]	@ (800bbb8 <MX_USB_DEVICE_Init+0x50>)
 800bb70:	4812      	ldr	r0, [pc, #72]	@ (800bbbc <MX_USB_DEVICE_Init+0x54>)
 800bb72:	f7fe fcdb 	bl	800a52c <USBD_Init>
 800bb76:	4603      	mov	r3, r0
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d001      	beq.n	800bb80 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800bb7c:	f7f6 fe89 	bl	8002892 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800bb80:	490f      	ldr	r1, [pc, #60]	@ (800bbc0 <MX_USB_DEVICE_Init+0x58>)
 800bb82:	480e      	ldr	r0, [pc, #56]	@ (800bbbc <MX_USB_DEVICE_Init+0x54>)
 800bb84:	f7fe fd02 	bl	800a58c <USBD_RegisterClass>
 800bb88:	4603      	mov	r3, r0
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d001      	beq.n	800bb92 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800bb8e:	f7f6 fe80 	bl	8002892 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800bb92:	490c      	ldr	r1, [pc, #48]	@ (800bbc4 <MX_USB_DEVICE_Init+0x5c>)
 800bb94:	4809      	ldr	r0, [pc, #36]	@ (800bbbc <MX_USB_DEVICE_Init+0x54>)
 800bb96:	f7fe fc39 	bl	800a40c <USBD_CDC_RegisterInterface>
 800bb9a:	4603      	mov	r3, r0
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d001      	beq.n	800bba4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800bba0:	f7f6 fe77 	bl	8002892 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800bba4:	4805      	ldr	r0, [pc, #20]	@ (800bbbc <MX_USB_DEVICE_Init+0x54>)
 800bba6:	f7fe fd27 	bl	800a5f8 <USBD_Start>
 800bbaa:	4603      	mov	r3, r0
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d001      	beq.n	800bbb4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800bbb0:	f7f6 fe6f 	bl	8002892 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800bbb4:	bf00      	nop
 800bbb6:	bd80      	pop	{r7, pc}
 800bbb8:	20000124 	.word	0x20000124
 800bbbc:	20000618 	.word	0x20000618
 800bbc0:	20000090 	.word	0x20000090
 800bbc4:	20000110 	.word	0x20000110

0800bbc8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800bbcc:	2200      	movs	r2, #0
 800bbce:	4905      	ldr	r1, [pc, #20]	@ (800bbe4 <CDC_Init_FS+0x1c>)
 800bbd0:	4805      	ldr	r0, [pc, #20]	@ (800bbe8 <CDC_Init_FS+0x20>)
 800bbd2:	f7fe fc35 	bl	800a440 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800bbd6:	4905      	ldr	r1, [pc, #20]	@ (800bbec <CDC_Init_FS+0x24>)
 800bbd8:	4803      	ldr	r0, [pc, #12]	@ (800bbe8 <CDC_Init_FS+0x20>)
 800bbda:	f7fe fc53 	bl	800a484 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800bbde:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	bd80      	pop	{r7, pc}
 800bbe4:	200010f4 	.word	0x200010f4
 800bbe8:	20000618 	.word	0x20000618
 800bbec:	200008f4 	.word	0x200008f4

0800bbf0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800bbf0:	b480      	push	{r7}
 800bbf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800bbf4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfe:	4770      	bx	lr

0800bc00 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800bc00:	b480      	push	{r7}
 800bc02:	b083      	sub	sp, #12
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	4603      	mov	r3, r0
 800bc08:	6039      	str	r1, [r7, #0]
 800bc0a:	71fb      	strb	r3, [r7, #7]
 800bc0c:	4613      	mov	r3, r2
 800bc0e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800bc10:	79fb      	ldrb	r3, [r7, #7]
 800bc12:	2b23      	cmp	r3, #35	@ 0x23
 800bc14:	d84a      	bhi.n	800bcac <CDC_Control_FS+0xac>
 800bc16:	a201      	add	r2, pc, #4	@ (adr r2, 800bc1c <CDC_Control_FS+0x1c>)
 800bc18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc1c:	0800bcad 	.word	0x0800bcad
 800bc20:	0800bcad 	.word	0x0800bcad
 800bc24:	0800bcad 	.word	0x0800bcad
 800bc28:	0800bcad 	.word	0x0800bcad
 800bc2c:	0800bcad 	.word	0x0800bcad
 800bc30:	0800bcad 	.word	0x0800bcad
 800bc34:	0800bcad 	.word	0x0800bcad
 800bc38:	0800bcad 	.word	0x0800bcad
 800bc3c:	0800bcad 	.word	0x0800bcad
 800bc40:	0800bcad 	.word	0x0800bcad
 800bc44:	0800bcad 	.word	0x0800bcad
 800bc48:	0800bcad 	.word	0x0800bcad
 800bc4c:	0800bcad 	.word	0x0800bcad
 800bc50:	0800bcad 	.word	0x0800bcad
 800bc54:	0800bcad 	.word	0x0800bcad
 800bc58:	0800bcad 	.word	0x0800bcad
 800bc5c:	0800bcad 	.word	0x0800bcad
 800bc60:	0800bcad 	.word	0x0800bcad
 800bc64:	0800bcad 	.word	0x0800bcad
 800bc68:	0800bcad 	.word	0x0800bcad
 800bc6c:	0800bcad 	.word	0x0800bcad
 800bc70:	0800bcad 	.word	0x0800bcad
 800bc74:	0800bcad 	.word	0x0800bcad
 800bc78:	0800bcad 	.word	0x0800bcad
 800bc7c:	0800bcad 	.word	0x0800bcad
 800bc80:	0800bcad 	.word	0x0800bcad
 800bc84:	0800bcad 	.word	0x0800bcad
 800bc88:	0800bcad 	.word	0x0800bcad
 800bc8c:	0800bcad 	.word	0x0800bcad
 800bc90:	0800bcad 	.word	0x0800bcad
 800bc94:	0800bcad 	.word	0x0800bcad
 800bc98:	0800bcad 	.word	0x0800bcad
 800bc9c:	0800bcad 	.word	0x0800bcad
 800bca0:	0800bcad 	.word	0x0800bcad
 800bca4:	0800bcad 	.word	0x0800bcad
 800bca8:	0800bcad 	.word	0x0800bcad
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800bcac:	bf00      	nop
  }

  return (USBD_OK);
 800bcae:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800bcb0:	4618      	mov	r0, r3
 800bcb2:	370c      	adds	r7, #12
 800bcb4:	46bd      	mov	sp, r7
 800bcb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcba:	4770      	bx	lr

0800bcbc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800bcbc:	b580      	push	{r7, lr}
 800bcbe:	b082      	sub	sp, #8
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	6078      	str	r0, [r7, #4]
 800bcc4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800bcc6:	6879      	ldr	r1, [r7, #4]
 800bcc8:	4805      	ldr	r0, [pc, #20]	@ (800bce0 <CDC_Receive_FS+0x24>)
 800bcca:	f7fe fbdb 	bl	800a484 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800bcce:	4804      	ldr	r0, [pc, #16]	@ (800bce0 <CDC_Receive_FS+0x24>)
 800bcd0:	f7fe fbf6 	bl	800a4c0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800bcd4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800bcd6:	4618      	mov	r0, r3
 800bcd8:	3708      	adds	r7, #8
 800bcda:	46bd      	mov	sp, r7
 800bcdc:	bd80      	pop	{r7, pc}
 800bcde:	bf00      	nop
 800bce0:	20000618 	.word	0x20000618

0800bce4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800bce4:	b480      	push	{r7}
 800bce6:	b087      	sub	sp, #28
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	60f8      	str	r0, [r7, #12]
 800bcec:	60b9      	str	r1, [r7, #8]
 800bcee:	4613      	mov	r3, r2
 800bcf0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800bcf6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	371c      	adds	r7, #28
 800bcfe:	46bd      	mov	sp, r7
 800bd00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd04:	4770      	bx	lr
	...

0800bd08 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bd08:	b480      	push	{r7}
 800bd0a:	b083      	sub	sp, #12
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	4603      	mov	r3, r0
 800bd10:	6039      	str	r1, [r7, #0]
 800bd12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800bd14:	683b      	ldr	r3, [r7, #0]
 800bd16:	2212      	movs	r2, #18
 800bd18:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800bd1a:	4b03      	ldr	r3, [pc, #12]	@ (800bd28 <USBD_FS_DeviceDescriptor+0x20>)
}
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	370c      	adds	r7, #12
 800bd20:	46bd      	mov	sp, r7
 800bd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd26:	4770      	bx	lr
 800bd28:	20000140 	.word	0x20000140

0800bd2c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bd2c:	b480      	push	{r7}
 800bd2e:	b083      	sub	sp, #12
 800bd30:	af00      	add	r7, sp, #0
 800bd32:	4603      	mov	r3, r0
 800bd34:	6039      	str	r1, [r7, #0]
 800bd36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800bd38:	683b      	ldr	r3, [r7, #0]
 800bd3a:	2204      	movs	r2, #4
 800bd3c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800bd3e:	4b03      	ldr	r3, [pc, #12]	@ (800bd4c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800bd40:	4618      	mov	r0, r3
 800bd42:	370c      	adds	r7, #12
 800bd44:	46bd      	mov	sp, r7
 800bd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd4a:	4770      	bx	lr
 800bd4c:	20000154 	.word	0x20000154

0800bd50 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bd50:	b580      	push	{r7, lr}
 800bd52:	b082      	sub	sp, #8
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	4603      	mov	r3, r0
 800bd58:	6039      	str	r1, [r7, #0]
 800bd5a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bd5c:	79fb      	ldrb	r3, [r7, #7]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d105      	bne.n	800bd6e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bd62:	683a      	ldr	r2, [r7, #0]
 800bd64:	4907      	ldr	r1, [pc, #28]	@ (800bd84 <USBD_FS_ProductStrDescriptor+0x34>)
 800bd66:	4808      	ldr	r0, [pc, #32]	@ (800bd88 <USBD_FS_ProductStrDescriptor+0x38>)
 800bd68:	f7ff fe0a 	bl	800b980 <USBD_GetString>
 800bd6c:	e004      	b.n	800bd78 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bd6e:	683a      	ldr	r2, [r7, #0]
 800bd70:	4904      	ldr	r1, [pc, #16]	@ (800bd84 <USBD_FS_ProductStrDescriptor+0x34>)
 800bd72:	4805      	ldr	r0, [pc, #20]	@ (800bd88 <USBD_FS_ProductStrDescriptor+0x38>)
 800bd74:	f7ff fe04 	bl	800b980 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bd78:	4b02      	ldr	r3, [pc, #8]	@ (800bd84 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800bd7a:	4618      	mov	r0, r3
 800bd7c:	3708      	adds	r7, #8
 800bd7e:	46bd      	mov	sp, r7
 800bd80:	bd80      	pop	{r7, pc}
 800bd82:	bf00      	nop
 800bd84:	200018f4 	.word	0x200018f4
 800bd88:	0800d108 	.word	0x0800d108

0800bd8c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	b082      	sub	sp, #8
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	4603      	mov	r3, r0
 800bd94:	6039      	str	r1, [r7, #0]
 800bd96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bd98:	683a      	ldr	r2, [r7, #0]
 800bd9a:	4904      	ldr	r1, [pc, #16]	@ (800bdac <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800bd9c:	4804      	ldr	r0, [pc, #16]	@ (800bdb0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800bd9e:	f7ff fdef 	bl	800b980 <USBD_GetString>
  return USBD_StrDesc;
 800bda2:	4b02      	ldr	r3, [pc, #8]	@ (800bdac <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800bda4:	4618      	mov	r0, r3
 800bda6:	3708      	adds	r7, #8
 800bda8:	46bd      	mov	sp, r7
 800bdaa:	bd80      	pop	{r7, pc}
 800bdac:	200018f4 	.word	0x200018f4
 800bdb0:	0800d120 	.word	0x0800d120

0800bdb4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	b082      	sub	sp, #8
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	4603      	mov	r3, r0
 800bdbc:	6039      	str	r1, [r7, #0]
 800bdbe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800bdc0:	683b      	ldr	r3, [r7, #0]
 800bdc2:	221a      	movs	r2, #26
 800bdc4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800bdc6:	f000 f843 	bl	800be50 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800bdca:	4b02      	ldr	r3, [pc, #8]	@ (800bdd4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800bdcc:	4618      	mov	r0, r3
 800bdce:	3708      	adds	r7, #8
 800bdd0:	46bd      	mov	sp, r7
 800bdd2:	bd80      	pop	{r7, pc}
 800bdd4:	20000158 	.word	0x20000158

0800bdd8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	b082      	sub	sp, #8
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	4603      	mov	r3, r0
 800bde0:	6039      	str	r1, [r7, #0]
 800bde2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800bde4:	79fb      	ldrb	r3, [r7, #7]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d105      	bne.n	800bdf6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bdea:	683a      	ldr	r2, [r7, #0]
 800bdec:	4907      	ldr	r1, [pc, #28]	@ (800be0c <USBD_FS_ConfigStrDescriptor+0x34>)
 800bdee:	4808      	ldr	r0, [pc, #32]	@ (800be10 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bdf0:	f7ff fdc6 	bl	800b980 <USBD_GetString>
 800bdf4:	e004      	b.n	800be00 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bdf6:	683a      	ldr	r2, [r7, #0]
 800bdf8:	4904      	ldr	r1, [pc, #16]	@ (800be0c <USBD_FS_ConfigStrDescriptor+0x34>)
 800bdfa:	4805      	ldr	r0, [pc, #20]	@ (800be10 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bdfc:	f7ff fdc0 	bl	800b980 <USBD_GetString>
  }
  return USBD_StrDesc;
 800be00:	4b02      	ldr	r3, [pc, #8]	@ (800be0c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800be02:	4618      	mov	r0, r3
 800be04:	3708      	adds	r7, #8
 800be06:	46bd      	mov	sp, r7
 800be08:	bd80      	pop	{r7, pc}
 800be0a:	bf00      	nop
 800be0c:	200018f4 	.word	0x200018f4
 800be10:	0800d134 	.word	0x0800d134

0800be14 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800be14:	b580      	push	{r7, lr}
 800be16:	b082      	sub	sp, #8
 800be18:	af00      	add	r7, sp, #0
 800be1a:	4603      	mov	r3, r0
 800be1c:	6039      	str	r1, [r7, #0]
 800be1e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800be20:	79fb      	ldrb	r3, [r7, #7]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d105      	bne.n	800be32 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800be26:	683a      	ldr	r2, [r7, #0]
 800be28:	4907      	ldr	r1, [pc, #28]	@ (800be48 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800be2a:	4808      	ldr	r0, [pc, #32]	@ (800be4c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800be2c:	f7ff fda8 	bl	800b980 <USBD_GetString>
 800be30:	e004      	b.n	800be3c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800be32:	683a      	ldr	r2, [r7, #0]
 800be34:	4904      	ldr	r1, [pc, #16]	@ (800be48 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800be36:	4805      	ldr	r0, [pc, #20]	@ (800be4c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800be38:	f7ff fda2 	bl	800b980 <USBD_GetString>
  }
  return USBD_StrDesc;
 800be3c:	4b02      	ldr	r3, [pc, #8]	@ (800be48 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800be3e:	4618      	mov	r0, r3
 800be40:	3708      	adds	r7, #8
 800be42:	46bd      	mov	sp, r7
 800be44:	bd80      	pop	{r7, pc}
 800be46:	bf00      	nop
 800be48:	200018f4 	.word	0x200018f4
 800be4c:	0800d140 	.word	0x0800d140

0800be50 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800be50:	b580      	push	{r7, lr}
 800be52:	b084      	sub	sp, #16
 800be54:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800be56:	4b0f      	ldr	r3, [pc, #60]	@ (800be94 <Get_SerialNum+0x44>)
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800be5c:	4b0e      	ldr	r3, [pc, #56]	@ (800be98 <Get_SerialNum+0x48>)
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800be62:	4b0e      	ldr	r3, [pc, #56]	@ (800be9c <Get_SerialNum+0x4c>)
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800be68:	68fa      	ldr	r2, [r7, #12]
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	4413      	add	r3, r2
 800be6e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	2b00      	cmp	r3, #0
 800be74:	d009      	beq.n	800be8a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800be76:	2208      	movs	r2, #8
 800be78:	4909      	ldr	r1, [pc, #36]	@ (800bea0 <Get_SerialNum+0x50>)
 800be7a:	68f8      	ldr	r0, [r7, #12]
 800be7c:	f000 f814 	bl	800bea8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800be80:	2204      	movs	r2, #4
 800be82:	4908      	ldr	r1, [pc, #32]	@ (800bea4 <Get_SerialNum+0x54>)
 800be84:	68b8      	ldr	r0, [r7, #8]
 800be86:	f000 f80f 	bl	800bea8 <IntToUnicode>
  }
}
 800be8a:	bf00      	nop
 800be8c:	3710      	adds	r7, #16
 800be8e:	46bd      	mov	sp, r7
 800be90:	bd80      	pop	{r7, pc}
 800be92:	bf00      	nop
 800be94:	1fff7a10 	.word	0x1fff7a10
 800be98:	1fff7a14 	.word	0x1fff7a14
 800be9c:	1fff7a18 	.word	0x1fff7a18
 800bea0:	2000015a 	.word	0x2000015a
 800bea4:	2000016a 	.word	0x2000016a

0800bea8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bea8:	b480      	push	{r7}
 800beaa:	b087      	sub	sp, #28
 800beac:	af00      	add	r7, sp, #0
 800beae:	60f8      	str	r0, [r7, #12]
 800beb0:	60b9      	str	r1, [r7, #8]
 800beb2:	4613      	mov	r3, r2
 800beb4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800beb6:	2300      	movs	r3, #0
 800beb8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800beba:	2300      	movs	r3, #0
 800bebc:	75fb      	strb	r3, [r7, #23]
 800bebe:	e027      	b.n	800bf10 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	0f1b      	lsrs	r3, r3, #28
 800bec4:	2b09      	cmp	r3, #9
 800bec6:	d80b      	bhi.n	800bee0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	0f1b      	lsrs	r3, r3, #28
 800becc:	b2da      	uxtb	r2, r3
 800bece:	7dfb      	ldrb	r3, [r7, #23]
 800bed0:	005b      	lsls	r3, r3, #1
 800bed2:	4619      	mov	r1, r3
 800bed4:	68bb      	ldr	r3, [r7, #8]
 800bed6:	440b      	add	r3, r1
 800bed8:	3230      	adds	r2, #48	@ 0x30
 800beda:	b2d2      	uxtb	r2, r2
 800bedc:	701a      	strb	r2, [r3, #0]
 800bede:	e00a      	b.n	800bef6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	0f1b      	lsrs	r3, r3, #28
 800bee4:	b2da      	uxtb	r2, r3
 800bee6:	7dfb      	ldrb	r3, [r7, #23]
 800bee8:	005b      	lsls	r3, r3, #1
 800beea:	4619      	mov	r1, r3
 800beec:	68bb      	ldr	r3, [r7, #8]
 800beee:	440b      	add	r3, r1
 800bef0:	3237      	adds	r2, #55	@ 0x37
 800bef2:	b2d2      	uxtb	r2, r2
 800bef4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	011b      	lsls	r3, r3, #4
 800befa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800befc:	7dfb      	ldrb	r3, [r7, #23]
 800befe:	005b      	lsls	r3, r3, #1
 800bf00:	3301      	adds	r3, #1
 800bf02:	68ba      	ldr	r2, [r7, #8]
 800bf04:	4413      	add	r3, r2
 800bf06:	2200      	movs	r2, #0
 800bf08:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bf0a:	7dfb      	ldrb	r3, [r7, #23]
 800bf0c:	3301      	adds	r3, #1
 800bf0e:	75fb      	strb	r3, [r7, #23]
 800bf10:	7dfa      	ldrb	r2, [r7, #23]
 800bf12:	79fb      	ldrb	r3, [r7, #7]
 800bf14:	429a      	cmp	r2, r3
 800bf16:	d3d3      	bcc.n	800bec0 <IntToUnicode+0x18>
  }
}
 800bf18:	bf00      	nop
 800bf1a:	bf00      	nop
 800bf1c:	371c      	adds	r7, #28
 800bf1e:	46bd      	mov	sp, r7
 800bf20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf24:	4770      	bx	lr
	...

0800bf28 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b08a      	sub	sp, #40	@ 0x28
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bf30:	f107 0314 	add.w	r3, r7, #20
 800bf34:	2200      	movs	r2, #0
 800bf36:	601a      	str	r2, [r3, #0]
 800bf38:	605a      	str	r2, [r3, #4]
 800bf3a:	609a      	str	r2, [r3, #8]
 800bf3c:	60da      	str	r2, [r3, #12]
 800bf3e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bf48:	d13a      	bne.n	800bfc0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	613b      	str	r3, [r7, #16]
 800bf4e:	4b1e      	ldr	r3, [pc, #120]	@ (800bfc8 <HAL_PCD_MspInit+0xa0>)
 800bf50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf52:	4a1d      	ldr	r2, [pc, #116]	@ (800bfc8 <HAL_PCD_MspInit+0xa0>)
 800bf54:	f043 0301 	orr.w	r3, r3, #1
 800bf58:	6313      	str	r3, [r2, #48]	@ 0x30
 800bf5a:	4b1b      	ldr	r3, [pc, #108]	@ (800bfc8 <HAL_PCD_MspInit+0xa0>)
 800bf5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf5e:	f003 0301 	and.w	r3, r3, #1
 800bf62:	613b      	str	r3, [r7, #16]
 800bf64:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800bf66:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800bf6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bf6c:	2302      	movs	r3, #2
 800bf6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bf70:	2300      	movs	r3, #0
 800bf72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bf74:	2303      	movs	r3, #3
 800bf76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bf78:	230a      	movs	r3, #10
 800bf7a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bf7c:	f107 0314 	add.w	r3, r7, #20
 800bf80:	4619      	mov	r1, r3
 800bf82:	4812      	ldr	r0, [pc, #72]	@ (800bfcc <HAL_PCD_MspInit+0xa4>)
 800bf84:	f7f7 fe92 	bl	8003cac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bf88:	4b0f      	ldr	r3, [pc, #60]	@ (800bfc8 <HAL_PCD_MspInit+0xa0>)
 800bf8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf8c:	4a0e      	ldr	r2, [pc, #56]	@ (800bfc8 <HAL_PCD_MspInit+0xa0>)
 800bf8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf92:	6353      	str	r3, [r2, #52]	@ 0x34
 800bf94:	2300      	movs	r3, #0
 800bf96:	60fb      	str	r3, [r7, #12]
 800bf98:	4b0b      	ldr	r3, [pc, #44]	@ (800bfc8 <HAL_PCD_MspInit+0xa0>)
 800bf9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf9c:	4a0a      	ldr	r2, [pc, #40]	@ (800bfc8 <HAL_PCD_MspInit+0xa0>)
 800bf9e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bfa2:	6453      	str	r3, [r2, #68]	@ 0x44
 800bfa4:	4b08      	ldr	r3, [pc, #32]	@ (800bfc8 <HAL_PCD_MspInit+0xa0>)
 800bfa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bfa8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bfac:	60fb      	str	r3, [r7, #12]
 800bfae:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 2, 0);
 800bfb0:	2200      	movs	r2, #0
 800bfb2:	2102      	movs	r1, #2
 800bfb4:	2043      	movs	r0, #67	@ 0x43
 800bfb6:	f7f7 fa40 	bl	800343a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bfba:	2043      	movs	r0, #67	@ 0x43
 800bfbc:	f7f7 fa59 	bl	8003472 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bfc0:	bf00      	nop
 800bfc2:	3728      	adds	r7, #40	@ 0x28
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	bd80      	pop	{r7, pc}
 800bfc8:	40023800 	.word	0x40023800
 800bfcc:	40020000 	.word	0x40020000

0800bfd0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bfd0:	b580      	push	{r7, lr}
 800bfd2:	b082      	sub	sp, #8
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bfe4:	4619      	mov	r1, r3
 800bfe6:	4610      	mov	r0, r2
 800bfe8:	f7fe fb53 	bl	800a692 <USBD_LL_SetupStage>
}
 800bfec:	bf00      	nop
 800bfee:	3708      	adds	r7, #8
 800bff0:	46bd      	mov	sp, r7
 800bff2:	bd80      	pop	{r7, pc}

0800bff4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b082      	sub	sp, #8
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
 800bffc:	460b      	mov	r3, r1
 800bffe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c006:	78fa      	ldrb	r2, [r7, #3]
 800c008:	6879      	ldr	r1, [r7, #4]
 800c00a:	4613      	mov	r3, r2
 800c00c:	00db      	lsls	r3, r3, #3
 800c00e:	4413      	add	r3, r2
 800c010:	009b      	lsls	r3, r3, #2
 800c012:	440b      	add	r3, r1
 800c014:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c018:	681a      	ldr	r2, [r3, #0]
 800c01a:	78fb      	ldrb	r3, [r7, #3]
 800c01c:	4619      	mov	r1, r3
 800c01e:	f7fe fb8d 	bl	800a73c <USBD_LL_DataOutStage>
}
 800c022:	bf00      	nop
 800c024:	3708      	adds	r7, #8
 800c026:	46bd      	mov	sp, r7
 800c028:	bd80      	pop	{r7, pc}

0800c02a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c02a:	b580      	push	{r7, lr}
 800c02c:	b082      	sub	sp, #8
 800c02e:	af00      	add	r7, sp, #0
 800c030:	6078      	str	r0, [r7, #4]
 800c032:	460b      	mov	r3, r1
 800c034:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c03c:	78fa      	ldrb	r2, [r7, #3]
 800c03e:	6879      	ldr	r1, [r7, #4]
 800c040:	4613      	mov	r3, r2
 800c042:	00db      	lsls	r3, r3, #3
 800c044:	4413      	add	r3, r2
 800c046:	009b      	lsls	r3, r3, #2
 800c048:	440b      	add	r3, r1
 800c04a:	3320      	adds	r3, #32
 800c04c:	681a      	ldr	r2, [r3, #0]
 800c04e:	78fb      	ldrb	r3, [r7, #3]
 800c050:	4619      	mov	r1, r3
 800c052:	f7fe fc2f 	bl	800a8b4 <USBD_LL_DataInStage>
}
 800c056:	bf00      	nop
 800c058:	3708      	adds	r7, #8
 800c05a:	46bd      	mov	sp, r7
 800c05c:	bd80      	pop	{r7, pc}

0800c05e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c05e:	b580      	push	{r7, lr}
 800c060:	b082      	sub	sp, #8
 800c062:	af00      	add	r7, sp, #0
 800c064:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c06c:	4618      	mov	r0, r3
 800c06e:	f7fe fd73 	bl	800ab58 <USBD_LL_SOF>
}
 800c072:	bf00      	nop
 800c074:	3708      	adds	r7, #8
 800c076:	46bd      	mov	sp, r7
 800c078:	bd80      	pop	{r7, pc}

0800c07a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c07a:	b580      	push	{r7, lr}
 800c07c:	b084      	sub	sp, #16
 800c07e:	af00      	add	r7, sp, #0
 800c080:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c082:	2301      	movs	r3, #1
 800c084:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	79db      	ldrb	r3, [r3, #7]
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d102      	bne.n	800c094 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800c08e:	2300      	movs	r3, #0
 800c090:	73fb      	strb	r3, [r7, #15]
 800c092:	e008      	b.n	800c0a6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	79db      	ldrb	r3, [r3, #7]
 800c098:	2b02      	cmp	r3, #2
 800c09a:	d102      	bne.n	800c0a2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800c09c:	2301      	movs	r3, #1
 800c09e:	73fb      	strb	r3, [r7, #15]
 800c0a0:	e001      	b.n	800c0a6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800c0a2:	f7f6 fbf6 	bl	8002892 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c0ac:	7bfa      	ldrb	r2, [r7, #15]
 800c0ae:	4611      	mov	r1, r2
 800c0b0:	4618      	mov	r0, r3
 800c0b2:	f7fe fd0d 	bl	800aad0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c0bc:	4618      	mov	r0, r3
 800c0be:	f7fe fcb4 	bl	800aa2a <USBD_LL_Reset>
}
 800c0c2:	bf00      	nop
 800c0c4:	3710      	adds	r7, #16
 800c0c6:	46bd      	mov	sp, r7
 800c0c8:	bd80      	pop	{r7, pc}
	...

0800c0cc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c0cc:	b580      	push	{r7, lr}
 800c0ce:	b082      	sub	sp, #8
 800c0d0:	af00      	add	r7, sp, #0
 800c0d2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c0da:	4618      	mov	r0, r3
 800c0dc:	f7fe fd08 	bl	800aaf0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	687a      	ldr	r2, [r7, #4]
 800c0ec:	6812      	ldr	r2, [r2, #0]
 800c0ee:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c0f2:	f043 0301 	orr.w	r3, r3, #1
 800c0f6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	7adb      	ldrb	r3, [r3, #11]
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d005      	beq.n	800c10c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c100:	4b04      	ldr	r3, [pc, #16]	@ (800c114 <HAL_PCD_SuspendCallback+0x48>)
 800c102:	691b      	ldr	r3, [r3, #16]
 800c104:	4a03      	ldr	r2, [pc, #12]	@ (800c114 <HAL_PCD_SuspendCallback+0x48>)
 800c106:	f043 0306 	orr.w	r3, r3, #6
 800c10a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c10c:	bf00      	nop
 800c10e:	3708      	adds	r7, #8
 800c110:	46bd      	mov	sp, r7
 800c112:	bd80      	pop	{r7, pc}
 800c114:	e000ed00 	.word	0xe000ed00

0800c118 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b082      	sub	sp, #8
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c126:	4618      	mov	r0, r3
 800c128:	f7fe fcfe 	bl	800ab28 <USBD_LL_Resume>
}
 800c12c:	bf00      	nop
 800c12e:	3708      	adds	r7, #8
 800c130:	46bd      	mov	sp, r7
 800c132:	bd80      	pop	{r7, pc}

0800c134 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b082      	sub	sp, #8
 800c138:	af00      	add	r7, sp, #0
 800c13a:	6078      	str	r0, [r7, #4]
 800c13c:	460b      	mov	r3, r1
 800c13e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c146:	78fa      	ldrb	r2, [r7, #3]
 800c148:	4611      	mov	r1, r2
 800c14a:	4618      	mov	r0, r3
 800c14c:	f7fe fd56 	bl	800abfc <USBD_LL_IsoOUTIncomplete>
}
 800c150:	bf00      	nop
 800c152:	3708      	adds	r7, #8
 800c154:	46bd      	mov	sp, r7
 800c156:	bd80      	pop	{r7, pc}

0800c158 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c158:	b580      	push	{r7, lr}
 800c15a:	b082      	sub	sp, #8
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	6078      	str	r0, [r7, #4]
 800c160:	460b      	mov	r3, r1
 800c162:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c16a:	78fa      	ldrb	r2, [r7, #3]
 800c16c:	4611      	mov	r1, r2
 800c16e:	4618      	mov	r0, r3
 800c170:	f7fe fd12 	bl	800ab98 <USBD_LL_IsoINIncomplete>
}
 800c174:	bf00      	nop
 800c176:	3708      	adds	r7, #8
 800c178:	46bd      	mov	sp, r7
 800c17a:	bd80      	pop	{r7, pc}

0800c17c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c17c:	b580      	push	{r7, lr}
 800c17e:	b082      	sub	sp, #8
 800c180:	af00      	add	r7, sp, #0
 800c182:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c18a:	4618      	mov	r0, r3
 800c18c:	f7fe fd68 	bl	800ac60 <USBD_LL_DevConnected>
}
 800c190:	bf00      	nop
 800c192:	3708      	adds	r7, #8
 800c194:	46bd      	mov	sp, r7
 800c196:	bd80      	pop	{r7, pc}

0800c198 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c198:	b580      	push	{r7, lr}
 800c19a:	b082      	sub	sp, #8
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	f7fe fd65 	bl	800ac76 <USBD_LL_DevDisconnected>
}
 800c1ac:	bf00      	nop
 800c1ae:	3708      	adds	r7, #8
 800c1b0:	46bd      	mov	sp, r7
 800c1b2:	bd80      	pop	{r7, pc}

0800c1b4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c1b4:	b580      	push	{r7, lr}
 800c1b6:	b082      	sub	sp, #8
 800c1b8:	af00      	add	r7, sp, #0
 800c1ba:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	781b      	ldrb	r3, [r3, #0]
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d13c      	bne.n	800c23e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c1c4:	4a20      	ldr	r2, [pc, #128]	@ (800c248 <USBD_LL_Init+0x94>)
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	4a1e      	ldr	r2, [pc, #120]	@ (800c248 <USBD_LL_Init+0x94>)
 800c1d0:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c1d4:	4b1c      	ldr	r3, [pc, #112]	@ (800c248 <USBD_LL_Init+0x94>)
 800c1d6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c1da:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800c1dc:	4b1a      	ldr	r3, [pc, #104]	@ (800c248 <USBD_LL_Init+0x94>)
 800c1de:	2204      	movs	r2, #4
 800c1e0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c1e2:	4b19      	ldr	r3, [pc, #100]	@ (800c248 <USBD_LL_Init+0x94>)
 800c1e4:	2202      	movs	r2, #2
 800c1e6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c1e8:	4b17      	ldr	r3, [pc, #92]	@ (800c248 <USBD_LL_Init+0x94>)
 800c1ea:	2200      	movs	r2, #0
 800c1ec:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c1ee:	4b16      	ldr	r3, [pc, #88]	@ (800c248 <USBD_LL_Init+0x94>)
 800c1f0:	2202      	movs	r2, #2
 800c1f2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c1f4:	4b14      	ldr	r3, [pc, #80]	@ (800c248 <USBD_LL_Init+0x94>)
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c1fa:	4b13      	ldr	r3, [pc, #76]	@ (800c248 <USBD_LL_Init+0x94>)
 800c1fc:	2200      	movs	r2, #0
 800c1fe:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c200:	4b11      	ldr	r3, [pc, #68]	@ (800c248 <USBD_LL_Init+0x94>)
 800c202:	2200      	movs	r2, #0
 800c204:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800c206:	4b10      	ldr	r3, [pc, #64]	@ (800c248 <USBD_LL_Init+0x94>)
 800c208:	2200      	movs	r2, #0
 800c20a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c20c:	4b0e      	ldr	r3, [pc, #56]	@ (800c248 <USBD_LL_Init+0x94>)
 800c20e:	2200      	movs	r2, #0
 800c210:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c212:	480d      	ldr	r0, [pc, #52]	@ (800c248 <USBD_LL_Init+0x94>)
 800c214:	f7f7 ff30 	bl	8004078 <HAL_PCD_Init>
 800c218:	4603      	mov	r3, r0
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d001      	beq.n	800c222 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800c21e:	f7f6 fb38 	bl	8002892 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c222:	2180      	movs	r1, #128	@ 0x80
 800c224:	4808      	ldr	r0, [pc, #32]	@ (800c248 <USBD_LL_Init+0x94>)
 800c226:	f7f9 f95c 	bl	80054e2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c22a:	2240      	movs	r2, #64	@ 0x40
 800c22c:	2100      	movs	r1, #0
 800c22e:	4806      	ldr	r0, [pc, #24]	@ (800c248 <USBD_LL_Init+0x94>)
 800c230:	f7f9 f910 	bl	8005454 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c234:	2280      	movs	r2, #128	@ 0x80
 800c236:	2101      	movs	r1, #1
 800c238:	4803      	ldr	r0, [pc, #12]	@ (800c248 <USBD_LL_Init+0x94>)
 800c23a:	f7f9 f90b 	bl	8005454 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c23e:	2300      	movs	r3, #0
}
 800c240:	4618      	mov	r0, r3
 800c242:	3708      	adds	r7, #8
 800c244:	46bd      	mov	sp, r7
 800c246:	bd80      	pop	{r7, pc}
 800c248:	20001af4 	.word	0x20001af4

0800c24c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c24c:	b580      	push	{r7, lr}
 800c24e:	b084      	sub	sp, #16
 800c250:	af00      	add	r7, sp, #0
 800c252:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c254:	2300      	movs	r3, #0
 800c256:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c258:	2300      	movs	r3, #0
 800c25a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c262:	4618      	mov	r0, r3
 800c264:	f7f8 f817 	bl	8004296 <HAL_PCD_Start>
 800c268:	4603      	mov	r3, r0
 800c26a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c26c:	7bfb      	ldrb	r3, [r7, #15]
 800c26e:	4618      	mov	r0, r3
 800c270:	f000 f942 	bl	800c4f8 <USBD_Get_USB_Status>
 800c274:	4603      	mov	r3, r0
 800c276:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c278:	7bbb      	ldrb	r3, [r7, #14]
}
 800c27a:	4618      	mov	r0, r3
 800c27c:	3710      	adds	r7, #16
 800c27e:	46bd      	mov	sp, r7
 800c280:	bd80      	pop	{r7, pc}

0800c282 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c282:	b580      	push	{r7, lr}
 800c284:	b084      	sub	sp, #16
 800c286:	af00      	add	r7, sp, #0
 800c288:	6078      	str	r0, [r7, #4]
 800c28a:	4608      	mov	r0, r1
 800c28c:	4611      	mov	r1, r2
 800c28e:	461a      	mov	r2, r3
 800c290:	4603      	mov	r3, r0
 800c292:	70fb      	strb	r3, [r7, #3]
 800c294:	460b      	mov	r3, r1
 800c296:	70bb      	strb	r3, [r7, #2]
 800c298:	4613      	mov	r3, r2
 800c29a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c29c:	2300      	movs	r3, #0
 800c29e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c2a0:	2300      	movs	r3, #0
 800c2a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c2aa:	78bb      	ldrb	r3, [r7, #2]
 800c2ac:	883a      	ldrh	r2, [r7, #0]
 800c2ae:	78f9      	ldrb	r1, [r7, #3]
 800c2b0:	f7f8 fceb 	bl	8004c8a <HAL_PCD_EP_Open>
 800c2b4:	4603      	mov	r3, r0
 800c2b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c2b8:	7bfb      	ldrb	r3, [r7, #15]
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	f000 f91c 	bl	800c4f8 <USBD_Get_USB_Status>
 800c2c0:	4603      	mov	r3, r0
 800c2c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c2c4:	7bbb      	ldrb	r3, [r7, #14]
}
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	3710      	adds	r7, #16
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	bd80      	pop	{r7, pc}

0800c2ce <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c2ce:	b580      	push	{r7, lr}
 800c2d0:	b084      	sub	sp, #16
 800c2d2:	af00      	add	r7, sp, #0
 800c2d4:	6078      	str	r0, [r7, #4]
 800c2d6:	460b      	mov	r3, r1
 800c2d8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c2da:	2300      	movs	r3, #0
 800c2dc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c2de:	2300      	movs	r3, #0
 800c2e0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c2e8:	78fa      	ldrb	r2, [r7, #3]
 800c2ea:	4611      	mov	r1, r2
 800c2ec:	4618      	mov	r0, r3
 800c2ee:	f7f8 fd36 	bl	8004d5e <HAL_PCD_EP_Close>
 800c2f2:	4603      	mov	r3, r0
 800c2f4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c2f6:	7bfb      	ldrb	r3, [r7, #15]
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	f000 f8fd 	bl	800c4f8 <USBD_Get_USB_Status>
 800c2fe:	4603      	mov	r3, r0
 800c300:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c302:	7bbb      	ldrb	r3, [r7, #14]
}
 800c304:	4618      	mov	r0, r3
 800c306:	3710      	adds	r7, #16
 800c308:	46bd      	mov	sp, r7
 800c30a:	bd80      	pop	{r7, pc}

0800c30c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c30c:	b580      	push	{r7, lr}
 800c30e:	b084      	sub	sp, #16
 800c310:	af00      	add	r7, sp, #0
 800c312:	6078      	str	r0, [r7, #4]
 800c314:	460b      	mov	r3, r1
 800c316:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c318:	2300      	movs	r3, #0
 800c31a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c31c:	2300      	movs	r3, #0
 800c31e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c326:	78fa      	ldrb	r2, [r7, #3]
 800c328:	4611      	mov	r1, r2
 800c32a:	4618      	mov	r0, r3
 800c32c:	f7f8 fdee 	bl	8004f0c <HAL_PCD_EP_SetStall>
 800c330:	4603      	mov	r3, r0
 800c332:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c334:	7bfb      	ldrb	r3, [r7, #15]
 800c336:	4618      	mov	r0, r3
 800c338:	f000 f8de 	bl	800c4f8 <USBD_Get_USB_Status>
 800c33c:	4603      	mov	r3, r0
 800c33e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c340:	7bbb      	ldrb	r3, [r7, #14]
}
 800c342:	4618      	mov	r0, r3
 800c344:	3710      	adds	r7, #16
 800c346:	46bd      	mov	sp, r7
 800c348:	bd80      	pop	{r7, pc}

0800c34a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c34a:	b580      	push	{r7, lr}
 800c34c:	b084      	sub	sp, #16
 800c34e:	af00      	add	r7, sp, #0
 800c350:	6078      	str	r0, [r7, #4]
 800c352:	460b      	mov	r3, r1
 800c354:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c356:	2300      	movs	r3, #0
 800c358:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c35a:	2300      	movs	r3, #0
 800c35c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c364:	78fa      	ldrb	r2, [r7, #3]
 800c366:	4611      	mov	r1, r2
 800c368:	4618      	mov	r0, r3
 800c36a:	f7f8 fe32 	bl	8004fd2 <HAL_PCD_EP_ClrStall>
 800c36e:	4603      	mov	r3, r0
 800c370:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c372:	7bfb      	ldrb	r3, [r7, #15]
 800c374:	4618      	mov	r0, r3
 800c376:	f000 f8bf 	bl	800c4f8 <USBD_Get_USB_Status>
 800c37a:	4603      	mov	r3, r0
 800c37c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c37e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c380:	4618      	mov	r0, r3
 800c382:	3710      	adds	r7, #16
 800c384:	46bd      	mov	sp, r7
 800c386:	bd80      	pop	{r7, pc}

0800c388 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c388:	b480      	push	{r7}
 800c38a:	b085      	sub	sp, #20
 800c38c:	af00      	add	r7, sp, #0
 800c38e:	6078      	str	r0, [r7, #4]
 800c390:	460b      	mov	r3, r1
 800c392:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c39a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c39c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	da0b      	bge.n	800c3bc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c3a4:	78fb      	ldrb	r3, [r7, #3]
 800c3a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c3aa:	68f9      	ldr	r1, [r7, #12]
 800c3ac:	4613      	mov	r3, r2
 800c3ae:	00db      	lsls	r3, r3, #3
 800c3b0:	4413      	add	r3, r2
 800c3b2:	009b      	lsls	r3, r3, #2
 800c3b4:	440b      	add	r3, r1
 800c3b6:	3316      	adds	r3, #22
 800c3b8:	781b      	ldrb	r3, [r3, #0]
 800c3ba:	e00b      	b.n	800c3d4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c3bc:	78fb      	ldrb	r3, [r7, #3]
 800c3be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c3c2:	68f9      	ldr	r1, [r7, #12]
 800c3c4:	4613      	mov	r3, r2
 800c3c6:	00db      	lsls	r3, r3, #3
 800c3c8:	4413      	add	r3, r2
 800c3ca:	009b      	lsls	r3, r3, #2
 800c3cc:	440b      	add	r3, r1
 800c3ce:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c3d2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c3d4:	4618      	mov	r0, r3
 800c3d6:	3714      	adds	r7, #20
 800c3d8:	46bd      	mov	sp, r7
 800c3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3de:	4770      	bx	lr

0800c3e0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c3e0:	b580      	push	{r7, lr}
 800c3e2:	b084      	sub	sp, #16
 800c3e4:	af00      	add	r7, sp, #0
 800c3e6:	6078      	str	r0, [r7, #4]
 800c3e8:	460b      	mov	r3, r1
 800c3ea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c3ec:	2300      	movs	r3, #0
 800c3ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c3fa:	78fa      	ldrb	r2, [r7, #3]
 800c3fc:	4611      	mov	r1, r2
 800c3fe:	4618      	mov	r0, r3
 800c400:	f7f8 fc1f 	bl	8004c42 <HAL_PCD_SetAddress>
 800c404:	4603      	mov	r3, r0
 800c406:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c408:	7bfb      	ldrb	r3, [r7, #15]
 800c40a:	4618      	mov	r0, r3
 800c40c:	f000 f874 	bl	800c4f8 <USBD_Get_USB_Status>
 800c410:	4603      	mov	r3, r0
 800c412:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c414:	7bbb      	ldrb	r3, [r7, #14]
}
 800c416:	4618      	mov	r0, r3
 800c418:	3710      	adds	r7, #16
 800c41a:	46bd      	mov	sp, r7
 800c41c:	bd80      	pop	{r7, pc}

0800c41e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c41e:	b580      	push	{r7, lr}
 800c420:	b086      	sub	sp, #24
 800c422:	af00      	add	r7, sp, #0
 800c424:	60f8      	str	r0, [r7, #12]
 800c426:	607a      	str	r2, [r7, #4]
 800c428:	603b      	str	r3, [r7, #0]
 800c42a:	460b      	mov	r3, r1
 800c42c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c42e:	2300      	movs	r3, #0
 800c430:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c432:	2300      	movs	r3, #0
 800c434:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c43c:	7af9      	ldrb	r1, [r7, #11]
 800c43e:	683b      	ldr	r3, [r7, #0]
 800c440:	687a      	ldr	r2, [r7, #4]
 800c442:	f7f8 fd29 	bl	8004e98 <HAL_PCD_EP_Transmit>
 800c446:	4603      	mov	r3, r0
 800c448:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c44a:	7dfb      	ldrb	r3, [r7, #23]
 800c44c:	4618      	mov	r0, r3
 800c44e:	f000 f853 	bl	800c4f8 <USBD_Get_USB_Status>
 800c452:	4603      	mov	r3, r0
 800c454:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c456:	7dbb      	ldrb	r3, [r7, #22]
}
 800c458:	4618      	mov	r0, r3
 800c45a:	3718      	adds	r7, #24
 800c45c:	46bd      	mov	sp, r7
 800c45e:	bd80      	pop	{r7, pc}

0800c460 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c460:	b580      	push	{r7, lr}
 800c462:	b086      	sub	sp, #24
 800c464:	af00      	add	r7, sp, #0
 800c466:	60f8      	str	r0, [r7, #12]
 800c468:	607a      	str	r2, [r7, #4]
 800c46a:	603b      	str	r3, [r7, #0]
 800c46c:	460b      	mov	r3, r1
 800c46e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c470:	2300      	movs	r3, #0
 800c472:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c474:	2300      	movs	r3, #0
 800c476:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c47e:	7af9      	ldrb	r1, [r7, #11]
 800c480:	683b      	ldr	r3, [r7, #0]
 800c482:	687a      	ldr	r2, [r7, #4]
 800c484:	f7f8 fcb5 	bl	8004df2 <HAL_PCD_EP_Receive>
 800c488:	4603      	mov	r3, r0
 800c48a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c48c:	7dfb      	ldrb	r3, [r7, #23]
 800c48e:	4618      	mov	r0, r3
 800c490:	f000 f832 	bl	800c4f8 <USBD_Get_USB_Status>
 800c494:	4603      	mov	r3, r0
 800c496:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c498:	7dbb      	ldrb	r3, [r7, #22]
}
 800c49a:	4618      	mov	r0, r3
 800c49c:	3718      	adds	r7, #24
 800c49e:	46bd      	mov	sp, r7
 800c4a0:	bd80      	pop	{r7, pc}

0800c4a2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c4a2:	b580      	push	{r7, lr}
 800c4a4:	b082      	sub	sp, #8
 800c4a6:	af00      	add	r7, sp, #0
 800c4a8:	6078      	str	r0, [r7, #4]
 800c4aa:	460b      	mov	r3, r1
 800c4ac:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c4b4:	78fa      	ldrb	r2, [r7, #3]
 800c4b6:	4611      	mov	r1, r2
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	f7f8 fcd5 	bl	8004e68 <HAL_PCD_EP_GetRxCount>
 800c4be:	4603      	mov	r3, r0
}
 800c4c0:	4618      	mov	r0, r3
 800c4c2:	3708      	adds	r7, #8
 800c4c4:	46bd      	mov	sp, r7
 800c4c6:	bd80      	pop	{r7, pc}

0800c4c8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c4c8:	b480      	push	{r7}
 800c4ca:	b083      	sub	sp, #12
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c4d0:	4b03      	ldr	r3, [pc, #12]	@ (800c4e0 <USBD_static_malloc+0x18>)
}
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	370c      	adds	r7, #12
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4dc:	4770      	bx	lr
 800c4de:	bf00      	nop
 800c4e0:	20001fd8 	.word	0x20001fd8

0800c4e4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c4e4:	b480      	push	{r7}
 800c4e6:	b083      	sub	sp, #12
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	6078      	str	r0, [r7, #4]

}
 800c4ec:	bf00      	nop
 800c4ee:	370c      	adds	r7, #12
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f6:	4770      	bx	lr

0800c4f8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c4f8:	b480      	push	{r7}
 800c4fa:	b085      	sub	sp, #20
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	4603      	mov	r3, r0
 800c500:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c502:	2300      	movs	r3, #0
 800c504:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c506:	79fb      	ldrb	r3, [r7, #7]
 800c508:	2b03      	cmp	r3, #3
 800c50a:	d817      	bhi.n	800c53c <USBD_Get_USB_Status+0x44>
 800c50c:	a201      	add	r2, pc, #4	@ (adr r2, 800c514 <USBD_Get_USB_Status+0x1c>)
 800c50e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c512:	bf00      	nop
 800c514:	0800c525 	.word	0x0800c525
 800c518:	0800c52b 	.word	0x0800c52b
 800c51c:	0800c531 	.word	0x0800c531
 800c520:	0800c537 	.word	0x0800c537
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c524:	2300      	movs	r3, #0
 800c526:	73fb      	strb	r3, [r7, #15]
    break;
 800c528:	e00b      	b.n	800c542 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c52a:	2303      	movs	r3, #3
 800c52c:	73fb      	strb	r3, [r7, #15]
    break;
 800c52e:	e008      	b.n	800c542 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c530:	2301      	movs	r3, #1
 800c532:	73fb      	strb	r3, [r7, #15]
    break;
 800c534:	e005      	b.n	800c542 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c536:	2303      	movs	r3, #3
 800c538:	73fb      	strb	r3, [r7, #15]
    break;
 800c53a:	e002      	b.n	800c542 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c53c:	2303      	movs	r3, #3
 800c53e:	73fb      	strb	r3, [r7, #15]
    break;
 800c540:	bf00      	nop
  }
  return usb_status;
 800c542:	7bfb      	ldrb	r3, [r7, #15]
}
 800c544:	4618      	mov	r0, r3
 800c546:	3714      	adds	r7, #20
 800c548:	46bd      	mov	sp, r7
 800c54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54e:	4770      	bx	lr

0800c550 <HMI_Init>:

Axis_Config_t *Axis_Config = (Axis_Config_t *)&Holding_Registers_Database[0];


void HMI_Init(void)
{
 800c550:	b580      	push	{r7, lr}
 800c552:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
 800c554:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c558:	4903      	ldr	r1, [pc, #12]	@ (800c568 <HMI_Init+0x18>)
 800c55a:	4804      	ldr	r0, [pc, #16]	@ (800c56c <HMI_Init+0x1c>)
 800c55c:	f7fa fea9 	bl	80072b2 <HAL_UARTEx_ReceiveToIdle_DMA>
	Init_hmi();
 800c560:	f7f6 f99d 	bl	800289e <Init_hmi>
}
 800c564:	bf00      	nop
 800c566:	bd80      	pop	{r7, pc}
 800c568:	200021f8 	.word	0x200021f8
 800c56c:	20000518 	.word	0x20000518

0800c570 <DecodeModbusRtu>:
uint8_t DecodeModbusRtu(const uint8_t *data, uint16_t length )
{
 800c570:	b580      	push	{r7, lr}
 800c572:	b084      	sub	sp, #16
 800c574:	af00      	add	r7, sp, #0
 800c576:	6078      	str	r0, [r7, #4]
 800c578:	460b      	mov	r3, r1
 800c57a:	807b      	strh	r3, [r7, #2]
	uint8_t crc_low_byte = data[length - 2]; // Byte thấp được gửi trước
 800c57c:	887b      	ldrh	r3, [r7, #2]
 800c57e:	3b02      	subs	r3, #2
 800c580:	687a      	ldr	r2, [r7, #4]
 800c582:	4413      	add	r3, r2
 800c584:	781b      	ldrb	r3, [r3, #0]
 800c586:	73fb      	strb	r3, [r7, #15]
	uint8_t crc_high_byte = data[length - 1]; // Byte cao được gửi sau
 800c588:	887b      	ldrh	r3, [r7, #2]
 800c58a:	3b01      	subs	r3, #1
 800c58c:	687a      	ldr	r2, [r7, #4]
 800c58e:	4413      	add	r3, r2
 800c590:	781b      	ldrb	r3, [r3, #0]
 800c592:	73bb      	strb	r3, [r7, #14]
	// Tái tạo giá trị CRC-16 (16-bit)
	uint16_t received_crc = (uint16_t) (crc_high_byte << 8) | (uint16_t)crc_low_byte;
 800c594:	7bbb      	ldrb	r3, [r7, #14]
 800c596:	b29b      	uxth	r3, r3
 800c598:	021b      	lsls	r3, r3, #8
 800c59a:	b29a      	uxth	r2, r3
 800c59c:	7bfb      	ldrb	r3, [r7, #15]
 800c59e:	b29b      	uxth	r3, r3
 800c5a0:	4313      	orrs	r3, r2
 800c5a2:	81bb      	strh	r3, [r7, #12]
	if(received_crc==crc16((uint8_t *)data,length-2))
 800c5a4:	887b      	ldrh	r3, [r7, #2]
 800c5a6:	3b02      	subs	r3, #2
 800c5a8:	b29b      	uxth	r3, r3
 800c5aa:	4619      	mov	r1, r3
 800c5ac:	6878      	ldr	r0, [r7, #4]
 800c5ae:	f000 fd3d 	bl	800d02c <crc16>
 800c5b2:	4603      	mov	r3, r0
 800c5b4:	461a      	mov	r2, r3
 800c5b6:	89bb      	ldrh	r3, [r7, #12]
 800c5b8:	4293      	cmp	r3, r2
 800c5ba:	d105      	bne.n	800c5c8 <DecodeModbusRtu+0x58>
	{
		if(data[0]==SLAVE_ID)
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	781b      	ldrb	r3, [r3, #0]
 800c5c0:	2b01      	cmp	r3, #1
 800c5c2:	d101      	bne.n	800c5c8 <DecodeModbusRtu+0x58>
		{
			return 0x01;
 800c5c4:	2301      	movs	r3, #1
 800c5c6:	e000      	b.n	800c5ca <DecodeModbusRtu+0x5a>
		}
	}
	return 0x00;
 800c5c8:	2300      	movs	r3, #0
}
 800c5ca:	4618      	mov	r0, r3
 800c5cc:	3710      	adds	r7, #16
 800c5ce:	46bd      	mov	sp, r7
 800c5d0:	bd80      	pop	{r7, pc}
	...

0800c5d4 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c5d4:	b580      	push	{r7, lr}
 800c5d6:	b082      	sub	sp, #8
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	6078      	str	r0, [r7, #4]
 800c5dc:	460b      	mov	r3, r1
 800c5de:	807b      	strh	r3, [r7, #2]
	if(huart-> Instance == USART2){
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	4a2c      	ldr	r2, [pc, #176]	@ (800c698 <HAL_UARTEx_RxEventCallback+0xc4>)
 800c5e6:	4293      	cmp	r3, r2
 800c5e8:	d152      	bne.n	800c690 <HAL_UARTEx_RxEventCallback+0xbc>
		if (DecodeModbusRtu(RxData, Size))
 800c5ea:	887b      	ldrh	r3, [r7, #2]
 800c5ec:	4619      	mov	r1, r3
 800c5ee:	482b      	ldr	r0, [pc, #172]	@ (800c69c <HAL_UARTEx_RxEventCallback+0xc8>)
 800c5f0:	f7ff ffbe 	bl	800c570 <DecodeModbusRtu>
 800c5f4:	4603      	mov	r3, r0
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d044      	beq.n	800c684 <HAL_UARTEx_RxEventCallback+0xb0>
				{
					switch (RxData[1]){
 800c5fa:	4b28      	ldr	r3, [pc, #160]	@ (800c69c <HAL_UARTEx_RxEventCallback+0xc8>)
 800c5fc:	785b      	ldrb	r3, [r3, #1]
 800c5fe:	3b01      	subs	r3, #1
 800c600:	2b0f      	cmp	r3, #15
 800c602:	d83b      	bhi.n	800c67c <HAL_UARTEx_RxEventCallback+0xa8>
 800c604:	a201      	add	r2, pc, #4	@ (adr r2, 800c60c <HAL_UARTEx_RxEventCallback+0x38>)
 800c606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c60a:	bf00      	nop
 800c60c:	0800c659 	.word	0x0800c659
 800c610:	0800c65f 	.word	0x0800c65f
 800c614:	0800c64d 	.word	0x0800c64d
 800c618:	0800c653 	.word	0x0800c653
 800c61c:	0800c671 	.word	0x0800c671
 800c620:	0800c665 	.word	0x0800c665
 800c624:	0800c67d 	.word	0x0800c67d
 800c628:	0800c67d 	.word	0x0800c67d
 800c62c:	0800c67d 	.word	0x0800c67d
 800c630:	0800c67d 	.word	0x0800c67d
 800c634:	0800c67d 	.word	0x0800c67d
 800c638:	0800c67d 	.word	0x0800c67d
 800c63c:	0800c67d 	.word	0x0800c67d
 800c640:	0800c67d 	.word	0x0800c67d
 800c644:	0800c677 	.word	0x0800c677
 800c648:	0800c66b 	.word	0x0800c66b
					case 0x03:
						readHoldingRegs();
 800c64c:	f000 f8b0 	bl	800c7b0 <readHoldingRegs>
						break;
 800c650:	e018      	b.n	800c684 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x04:
						readInputRegs();
 800c652:	f000 f91f 	bl	800c894 <readInputRegs>
						break;
 800c656:	e015      	b.n	800c684 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x01:
						readCoils();
 800c658:	f000 f98e 	bl	800c978 <readCoils>
						break;
 800c65c:	e012      	b.n	800c684 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x02:
						readInputs();
 800c65e:	f000 fa3b 	bl	800cad8 <readInputs>
						break;
 800c662:	e00f      	b.n	800c684 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x06:
						writeSingleReg();
 800c664:	f000 fb64 	bl	800cd30 <writeSingleReg>
						break;
 800c668:	e00c      	b.n	800c684 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x10:
						writeHoldingRegs();
 800c66a:	f000 fae5 	bl	800cc38 <writeHoldingRegs>
						break;
 800c66e:	e009      	b.n	800c684 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x05:
						writeSingleCoil();
 800c670:	f000 fba8 	bl	800cdc4 <writeSingleCoil>
						break;
 800c674:	e006      	b.n	800c684 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x0F:
						writeMultiCoils();
 800c676:	f000 fc21 	bl	800cebc <writeMultiCoils>
						break;
 800c67a:	e003      	b.n	800c684 <HAL_UARTEx_RxEventCallback+0xb0>
					default:
						modbusException(ILLEGAL_FUNCTION);
 800c67c:	2001      	movs	r0, #1
 800c67e:	f000 f877 	bl	800c770 <modbusException>
						break;
 800c682:	bf00      	nop
					}
				}
			//uart2_receive_IDLE_DMA();
			HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
 800c684:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c688:	4904      	ldr	r1, [pc, #16]	@ (800c69c <HAL_UARTEx_RxEventCallback+0xc8>)
 800c68a:	4805      	ldr	r0, [pc, #20]	@ (800c6a0 <HAL_UARTEx_RxEventCallback+0xcc>)
 800c68c:	f7fa fe11 	bl	80072b2 <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 800c690:	bf00      	nop
 800c692:	3708      	adds	r7, #8
 800c694:	46bd      	mov	sp, r7
 800c696:	bd80      	pop	{r7, pc}
 800c698:	40004400 	.word	0x40004400
 800c69c:	200021f8 	.word	0x200021f8
 800c6a0:	20000518 	.word	0x20000518

0800c6a4 <Update_Input_Register>:
uint8_t Coils_Database[50]={0,};
uint8_t Inputs_Database[50]  = {0,};
uint16_t Input_Registers_Database[50]={0,};

void Update_Input_Register(uint8_t index, uint16_t toa_do,uint16_t toc_do, uint16_t state )
{
 800c6a4:	b490      	push	{r4, r7}
 800c6a6:	b082      	sub	sp, #8
 800c6a8:	af00      	add	r7, sp, #0
 800c6aa:	4604      	mov	r4, r0
 800c6ac:	4608      	mov	r0, r1
 800c6ae:	4611      	mov	r1, r2
 800c6b0:	461a      	mov	r2, r3
 800c6b2:	4623      	mov	r3, r4
 800c6b4:	71fb      	strb	r3, [r7, #7]
 800c6b6:	4603      	mov	r3, r0
 800c6b8:	80bb      	strh	r3, [r7, #4]
 800c6ba:	460b      	mov	r3, r1
 800c6bc:	807b      	strh	r3, [r7, #2]
 800c6be:	4613      	mov	r3, r2
 800c6c0:	803b      	strh	r3, [r7, #0]
	Input_Registers_Database[index]=toa_do;
 800c6c2:	79fb      	ldrb	r3, [r7, #7]
 800c6c4:	490a      	ldr	r1, [pc, #40]	@ (800c6f0 <Update_Input_Register+0x4c>)
 800c6c6:	88ba      	ldrh	r2, [r7, #4]
 800c6c8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	Input_Registers_Database[index + 1]=toc_do;
 800c6cc:	79fb      	ldrb	r3, [r7, #7]
 800c6ce:	3301      	adds	r3, #1
 800c6d0:	4907      	ldr	r1, [pc, #28]	@ (800c6f0 <Update_Input_Register+0x4c>)
 800c6d2:	887a      	ldrh	r2, [r7, #2]
 800c6d4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	Input_Registers_Database[index + 2]=state;
 800c6d8:	79fb      	ldrb	r3, [r7, #7]
 800c6da:	3302      	adds	r3, #2
 800c6dc:	4904      	ldr	r1, [pc, #16]	@ (800c6f0 <Update_Input_Register+0x4c>)
 800c6de:	883a      	ldrh	r2, [r7, #0]
 800c6e0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 800c6e4:	bf00      	nop
 800c6e6:	3708      	adds	r7, #8
 800c6e8:	46bd      	mov	sp, r7
 800c6ea:	bc90      	pop	{r4, r7}
 800c6ec:	4770      	bx	lr
 800c6ee:	bf00      	nop
 800c6f0:	200024c4 	.word	0x200024c4

0800c6f4 <Reset_Oxis>:
{
	if(index>50) return 0x00U;
	return Holding_Registers_Database[index];
}
void Reset_Oxis(void)
{
 800c6f4:	b480      	push	{r7}
 800c6f6:	af00      	add	r7, sp, #0
	Holding_Registers_Database[0]=0x00U;
 800c6f8:	4b06      	ldr	r3, [pc, #24]	@ (800c714 <Reset_Oxis+0x20>)
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	801a      	strh	r2, [r3, #0]
	Holding_Registers_Database[1]=0x00U;
 800c6fe:	4b05      	ldr	r3, [pc, #20]	@ (800c714 <Reset_Oxis+0x20>)
 800c700:	2200      	movs	r2, #0
 800c702:	805a      	strh	r2, [r3, #2]
	Holding_Registers_Database[2]=0x00U;
 800c704:	4b03      	ldr	r3, [pc, #12]	@ (800c714 <Reset_Oxis+0x20>)
 800c706:	2200      	movs	r2, #0
 800c708:	809a      	strh	r2, [r3, #4]
}
 800c70a:	bf00      	nop
 800c70c:	46bd      	mov	sp, r7
 800c70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c712:	4770      	bx	lr
 800c714:	200023f8 	.word	0x200023f8

0800c718 <sendData>:
void Reset_Tray(uint8_t index)
{
	Coils_Database[index] = 0x00U;
}
void sendData (uint8_t *data, int size)
{
 800c718:	b580      	push	{r7, lr}
 800c71a:	b084      	sub	sp, #16
 800c71c:	af00      	add	r7, sp, #0
 800c71e:	6078      	str	r0, [r7, #4]
 800c720:	6039      	str	r1, [r7, #0]
	// we will calculate the CRC in this function itself
	uint16_t crc = crc16(data, size);
 800c722:	683b      	ldr	r3, [r7, #0]
 800c724:	b29b      	uxth	r3, r3
 800c726:	4619      	mov	r1, r3
 800c728:	6878      	ldr	r0, [r7, #4]
 800c72a:	f000 fc7f 	bl	800d02c <crc16>
 800c72e:	4603      	mov	r3, r0
 800c730:	81fb      	strh	r3, [r7, #14]
	data[size] = crc&0xFF;   // CRC LOW
 800c732:	683b      	ldr	r3, [r7, #0]
 800c734:	687a      	ldr	r2, [r7, #4]
 800c736:	4413      	add	r3, r2
 800c738:	89fa      	ldrh	r2, [r7, #14]
 800c73a:	b2d2      	uxtb	r2, r2
 800c73c:	701a      	strb	r2, [r3, #0]
	data[size+1] = (crc>>8)&0xFF;  // CRC HIGH
 800c73e:	89fb      	ldrh	r3, [r7, #14]
 800c740:	0a1b      	lsrs	r3, r3, #8
 800c742:	b299      	uxth	r1, r3
 800c744:	683b      	ldr	r3, [r7, #0]
 800c746:	3301      	adds	r3, #1
 800c748:	687a      	ldr	r2, [r7, #4]
 800c74a:	4413      	add	r3, r2
 800c74c:	b2ca      	uxtb	r2, r1
 800c74e:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart2, data, size+2, 1000);
 800c750:	683b      	ldr	r3, [r7, #0]
 800c752:	b29b      	uxth	r3, r3
 800c754:	3302      	adds	r3, #2
 800c756:	b29a      	uxth	r2, r3
 800c758:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800c75c:	6879      	ldr	r1, [r7, #4]
 800c75e:	4803      	ldr	r0, [pc, #12]	@ (800c76c <sendData+0x54>)
 800c760:	f7fa fd1c 	bl	800719c <HAL_UART_Transmit>
}
 800c764:	bf00      	nop
 800c766:	3710      	adds	r7, #16
 800c768:	46bd      	mov	sp, r7
 800c76a:	bd80      	pop	{r7, pc}
 800c76c:	20000518 	.word	0x20000518

0800c770 <modbusException>:

void modbusException (uint8_t exceptioncode)
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b082      	sub	sp, #8
 800c774:	af00      	add	r7, sp, #0
 800c776:	4603      	mov	r3, r0
 800c778:	71fb      	strb	r3, [r7, #7]
	//| SLAVE_ID | FUNCTION_CODE | Exception code | CRC     |
	//| 1 BYTE   |  1 BYTE       |    1 BYTE      | 2 BYTES |

	TxData[0] = RxData[0];       // slave ID
 800c77a:	4b0b      	ldr	r3, [pc, #44]	@ (800c7a8 <modbusException+0x38>)
 800c77c:	781a      	ldrb	r2, [r3, #0]
 800c77e:	4b0b      	ldr	r3, [pc, #44]	@ (800c7ac <modbusException+0x3c>)
 800c780:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1]|0x80;  // adding 1 to the MSB of the function code
 800c782:	4b09      	ldr	r3, [pc, #36]	@ (800c7a8 <modbusException+0x38>)
 800c784:	785b      	ldrb	r3, [r3, #1]
 800c786:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c78a:	b2da      	uxtb	r2, r3
 800c78c:	4b07      	ldr	r3, [pc, #28]	@ (800c7ac <modbusException+0x3c>)
 800c78e:	705a      	strb	r2, [r3, #1]
	TxData[2] = exceptioncode;   // Load the Exception code
 800c790:	4a06      	ldr	r2, [pc, #24]	@ (800c7ac <modbusException+0x3c>)
 800c792:	79fb      	ldrb	r3, [r7, #7]
 800c794:	7093      	strb	r3, [r2, #2]
	sendData(TxData, 3);         // send Data... CRC will be calculated in the function
 800c796:	2103      	movs	r1, #3
 800c798:	4804      	ldr	r0, [pc, #16]	@ (800c7ac <modbusException+0x3c>)
 800c79a:	f7ff ffbd 	bl	800c718 <sendData>
}
 800c79e:	bf00      	nop
 800c7a0:	3708      	adds	r7, #8
 800c7a2:	46bd      	mov	sp, r7
 800c7a4:	bd80      	pop	{r7, pc}
 800c7a6:	bf00      	nop
 800c7a8:	200021f8 	.word	0x200021f8
 800c7ac:	200022f8 	.word	0x200022f8

0800c7b0 <readHoldingRegs>:


uint8_t readHoldingRegs (void)
{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b084      	sub	sp, #16
 800c7b4:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800c7b6:	4b34      	ldr	r3, [pc, #208]	@ (800c888 <readHoldingRegs+0xd8>)
 800c7b8:	789b      	ldrb	r3, [r3, #2]
 800c7ba:	021b      	lsls	r3, r3, #8
 800c7bc:	b21a      	sxth	r2, r3
 800c7be:	4b32      	ldr	r3, [pc, #200]	@ (800c888 <readHoldingRegs+0xd8>)
 800c7c0:	78db      	ldrb	r3, [r3, #3]
 800c7c2:	b21b      	sxth	r3, r3
 800c7c4:	4313      	orrs	r3, r2
 800c7c6:	b21b      	sxth	r3, r3
 800c7c8:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800c7ca:	4b2f      	ldr	r3, [pc, #188]	@ (800c888 <readHoldingRegs+0xd8>)
 800c7cc:	791b      	ldrb	r3, [r3, #4]
 800c7ce:	021b      	lsls	r3, r3, #8
 800c7d0:	b21a      	sxth	r2, r3
 800c7d2:	4b2d      	ldr	r3, [pc, #180]	@ (800c888 <readHoldingRegs+0xd8>)
 800c7d4:	795b      	ldrb	r3, [r3, #5]
 800c7d6:	b21b      	sxth	r3, r3
 800c7d8:	4313      	orrs	r3, r2
 800c7da:	b21b      	sxth	r3, r3
 800c7dc:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 800c7de:	887b      	ldrh	r3, [r7, #2]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d002      	beq.n	800c7ea <readHoldingRegs+0x3a>
 800c7e4:	887b      	ldrh	r3, [r7, #2]
 800c7e6:	2b7d      	cmp	r3, #125	@ 0x7d
 800c7e8:	d904      	bls.n	800c7f4 <readHoldingRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800c7ea:	2003      	movs	r0, #3
 800c7ec:	f7ff ffc0 	bl	800c770 <modbusException>
		return 0;
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	e044      	b.n	800c87e <readHoldingRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800c7f4:	89fa      	ldrh	r2, [r7, #14]
 800c7f6:	887b      	ldrh	r3, [r7, #2]
 800c7f8:	4413      	add	r3, r2
 800c7fa:	b29b      	uxth	r3, r3
 800c7fc:	3b01      	subs	r3, #1
 800c7fe:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800c800:	883b      	ldrh	r3, [r7, #0]
 800c802:	2b31      	cmp	r3, #49	@ 0x31
 800c804:	d904      	bls.n	800c810 <readHoldingRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800c806:	2002      	movs	r0, #2
 800c808:	f7ff ffb2 	bl	800c770 <modbusException>
		return 0;
 800c80c:	2300      	movs	r3, #0
 800c80e:	e036      	b.n	800c87e <readHoldingRegs+0xce>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800c810:	4b1e      	ldr	r3, [pc, #120]	@ (800c88c <readHoldingRegs+0xdc>)
 800c812:	2201      	movs	r2, #1
 800c814:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800c816:	4b1c      	ldr	r3, [pc, #112]	@ (800c888 <readHoldingRegs+0xd8>)
 800c818:	785a      	ldrb	r2, [r3, #1]
 800c81a:	4b1c      	ldr	r3, [pc, #112]	@ (800c88c <readHoldingRegs+0xdc>)
 800c81c:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800c81e:	887b      	ldrh	r3, [r7, #2]
 800c820:	b2db      	uxtb	r3, r3
 800c822:	005b      	lsls	r3, r3, #1
 800c824:	b2da      	uxtb	r2, r3
 800c826:	4b19      	ldr	r3, [pc, #100]	@ (800c88c <readHoldingRegs+0xdc>)
 800c828:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800c82a:	2303      	movs	r3, #3
 800c82c:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800c82e:	2300      	movs	r3, #0
 800c830:	607b      	str	r3, [r7, #4]
 800c832:	e01b      	b.n	800c86c <readHoldingRegs+0xbc>
	{
		TxData[indx++] = (Holding_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800c834:	89fb      	ldrh	r3, [r7, #14]
 800c836:	4a16      	ldr	r2, [pc, #88]	@ (800c890 <readHoldingRegs+0xe0>)
 800c838:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c83c:	0a1b      	lsrs	r3, r3, #8
 800c83e:	b299      	uxth	r1, r3
 800c840:	68bb      	ldr	r3, [r7, #8]
 800c842:	1c5a      	adds	r2, r3, #1
 800c844:	60ba      	str	r2, [r7, #8]
 800c846:	b2c9      	uxtb	r1, r1
 800c848:	4a10      	ldr	r2, [pc, #64]	@ (800c88c <readHoldingRegs+0xdc>)
 800c84a:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Holding_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 800c84c:	89fb      	ldrh	r3, [r7, #14]
 800c84e:	4a10      	ldr	r2, [pc, #64]	@ (800c890 <readHoldingRegs+0xe0>)
 800c850:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800c854:	68bb      	ldr	r3, [r7, #8]
 800c856:	1c5a      	adds	r2, r3, #1
 800c858:	60ba      	str	r2, [r7, #8]
 800c85a:	b2c9      	uxtb	r1, r1
 800c85c:	4a0b      	ldr	r2, [pc, #44]	@ (800c88c <readHoldingRegs+0xdc>)
 800c85e:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800c860:	89fb      	ldrh	r3, [r7, #14]
 800c862:	3301      	adds	r3, #1
 800c864:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	3301      	adds	r3, #1
 800c86a:	607b      	str	r3, [r7, #4]
 800c86c:	887b      	ldrh	r3, [r7, #2]
 800c86e:	687a      	ldr	r2, [r7, #4]
 800c870:	429a      	cmp	r2, r3
 800c872:	dbdf      	blt.n	800c834 <readHoldingRegs+0x84>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800c874:	68b9      	ldr	r1, [r7, #8]
 800c876:	4805      	ldr	r0, [pc, #20]	@ (800c88c <readHoldingRegs+0xdc>)
 800c878:	f7ff ff4e 	bl	800c718 <sendData>
	return 1;   // success
 800c87c:	2301      	movs	r3, #1
}
 800c87e:	4618      	mov	r0, r3
 800c880:	3710      	adds	r7, #16
 800c882:	46bd      	mov	sp, r7
 800c884:	bd80      	pop	{r7, pc}
 800c886:	bf00      	nop
 800c888:	200021f8 	.word	0x200021f8
 800c88c:	200022f8 	.word	0x200022f8
 800c890:	200023f8 	.word	0x200023f8

0800c894 <readInputRegs>:

uint8_t readInputRegs (void)
{
 800c894:	b580      	push	{r7, lr}
 800c896:	b084      	sub	sp, #16
 800c898:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800c89a:	4b34      	ldr	r3, [pc, #208]	@ (800c96c <readInputRegs+0xd8>)
 800c89c:	789b      	ldrb	r3, [r3, #2]
 800c89e:	021b      	lsls	r3, r3, #8
 800c8a0:	b21a      	sxth	r2, r3
 800c8a2:	4b32      	ldr	r3, [pc, #200]	@ (800c96c <readInputRegs+0xd8>)
 800c8a4:	78db      	ldrb	r3, [r3, #3]
 800c8a6:	b21b      	sxth	r3, r3
 800c8a8:	4313      	orrs	r3, r2
 800c8aa:	b21b      	sxth	r3, r3
 800c8ac:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800c8ae:	4b2f      	ldr	r3, [pc, #188]	@ (800c96c <readInputRegs+0xd8>)
 800c8b0:	791b      	ldrb	r3, [r3, #4]
 800c8b2:	021b      	lsls	r3, r3, #8
 800c8b4:	b21a      	sxth	r2, r3
 800c8b6:	4b2d      	ldr	r3, [pc, #180]	@ (800c96c <readInputRegs+0xd8>)
 800c8b8:	795b      	ldrb	r3, [r3, #5]
 800c8ba:	b21b      	sxth	r3, r3
 800c8bc:	4313      	orrs	r3, r2
 800c8be:	b21b      	sxth	r3, r3
 800c8c0:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 800c8c2:	887b      	ldrh	r3, [r7, #2]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d002      	beq.n	800c8ce <readInputRegs+0x3a>
 800c8c8:	887b      	ldrh	r3, [r7, #2]
 800c8ca:	2b7d      	cmp	r3, #125	@ 0x7d
 800c8cc:	d904      	bls.n	800c8d8 <readInputRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800c8ce:	2003      	movs	r0, #3
 800c8d0:	f7ff ff4e 	bl	800c770 <modbusException>
		return 0;
 800c8d4:	2300      	movs	r3, #0
 800c8d6:	e044      	b.n	800c962 <readInputRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800c8d8:	89fa      	ldrh	r2, [r7, #14]
 800c8da:	887b      	ldrh	r3, [r7, #2]
 800c8dc:	4413      	add	r3, r2
 800c8de:	b29b      	uxth	r3, r3
 800c8e0:	3b01      	subs	r3, #1
 800c8e2:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800c8e4:	883b      	ldrh	r3, [r7, #0]
 800c8e6:	2b31      	cmp	r3, #49	@ 0x31
 800c8e8:	d904      	bls.n	800c8f4 <readInputRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800c8ea:	2002      	movs	r0, #2
 800c8ec:	f7ff ff40 	bl	800c770 <modbusException>
		return 0;
 800c8f0:	2300      	movs	r3, #0
 800c8f2:	e036      	b.n	800c962 <readInputRegs+0xce>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800c8f4:	4b1e      	ldr	r3, [pc, #120]	@ (800c970 <readInputRegs+0xdc>)
 800c8f6:	2201      	movs	r2, #1
 800c8f8:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800c8fa:	4b1c      	ldr	r3, [pc, #112]	@ (800c96c <readInputRegs+0xd8>)
 800c8fc:	785a      	ldrb	r2, [r3, #1]
 800c8fe:	4b1c      	ldr	r3, [pc, #112]	@ (800c970 <readInputRegs+0xdc>)
 800c900:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800c902:	887b      	ldrh	r3, [r7, #2]
 800c904:	b2db      	uxtb	r3, r3
 800c906:	005b      	lsls	r3, r3, #1
 800c908:	b2da      	uxtb	r2, r3
 800c90a:	4b19      	ldr	r3, [pc, #100]	@ (800c970 <readInputRegs+0xdc>)
 800c90c:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800c90e:	2303      	movs	r3, #3
 800c910:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800c912:	2300      	movs	r3, #0
 800c914:	607b      	str	r3, [r7, #4]
 800c916:	e01b      	b.n	800c950 <readInputRegs+0xbc>
	{
		TxData[indx++] = (Input_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800c918:	89fb      	ldrh	r3, [r7, #14]
 800c91a:	4a16      	ldr	r2, [pc, #88]	@ (800c974 <readInputRegs+0xe0>)
 800c91c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c920:	0a1b      	lsrs	r3, r3, #8
 800c922:	b299      	uxth	r1, r3
 800c924:	68bb      	ldr	r3, [r7, #8]
 800c926:	1c5a      	adds	r2, r3, #1
 800c928:	60ba      	str	r2, [r7, #8]
 800c92a:	b2c9      	uxtb	r1, r1
 800c92c:	4a10      	ldr	r2, [pc, #64]	@ (800c970 <readInputRegs+0xdc>)
 800c92e:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Input_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 800c930:	89fb      	ldrh	r3, [r7, #14]
 800c932:	4a10      	ldr	r2, [pc, #64]	@ (800c974 <readInputRegs+0xe0>)
 800c934:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800c938:	68bb      	ldr	r3, [r7, #8]
 800c93a:	1c5a      	adds	r2, r3, #1
 800c93c:	60ba      	str	r2, [r7, #8]
 800c93e:	b2c9      	uxtb	r1, r1
 800c940:	4a0b      	ldr	r2, [pc, #44]	@ (800c970 <readInputRegs+0xdc>)
 800c942:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800c944:	89fb      	ldrh	r3, [r7, #14]
 800c946:	3301      	adds	r3, #1
 800c948:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	3301      	adds	r3, #1
 800c94e:	607b      	str	r3, [r7, #4]
 800c950:	887b      	ldrh	r3, [r7, #2]
 800c952:	687a      	ldr	r2, [r7, #4]
 800c954:	429a      	cmp	r2, r3
 800c956:	dbdf      	blt.n	800c918 <readInputRegs+0x84>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800c958:	68b9      	ldr	r1, [r7, #8]
 800c95a:	4805      	ldr	r0, [pc, #20]	@ (800c970 <readInputRegs+0xdc>)
 800c95c:	f7ff fedc 	bl	800c718 <sendData>
	return 1;   // success
 800c960:	2301      	movs	r3, #1
}
 800c962:	4618      	mov	r0, r3
 800c964:	3710      	adds	r7, #16
 800c966:	46bd      	mov	sp, r7
 800c968:	bd80      	pop	{r7, pc}
 800c96a:	bf00      	nop
 800c96c:	200021f8 	.word	0x200021f8
 800c970:	200022f8 	.word	0x200022f8
 800c974:	200024c4 	.word	0x200024c4

0800c978 <readCoils>:

uint8_t readCoils (void)
{
 800c978:	b580      	push	{r7, lr}
 800c97a:	b088      	sub	sp, #32
 800c97c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800c97e:	4b53      	ldr	r3, [pc, #332]	@ (800cacc <readCoils+0x154>)
 800c980:	789b      	ldrb	r3, [r3, #2]
 800c982:	021b      	lsls	r3, r3, #8
 800c984:	b21a      	sxth	r2, r3
 800c986:	4b51      	ldr	r3, [pc, #324]	@ (800cacc <readCoils+0x154>)
 800c988:	78db      	ldrb	r3, [r3, #3]
 800c98a:	b21b      	sxth	r3, r3
 800c98c:	4313      	orrs	r3, r2
 800c98e:	b21b      	sxth	r3, r3
 800c990:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800c992:	4b4e      	ldr	r3, [pc, #312]	@ (800cacc <readCoils+0x154>)
 800c994:	791b      	ldrb	r3, [r3, #4]
 800c996:	021b      	lsls	r3, r3, #8
 800c998:	b21a      	sxth	r2, r3
 800c99a:	4b4c      	ldr	r3, [pc, #304]	@ (800cacc <readCoils+0x154>)
 800c99c:	795b      	ldrb	r3, [r3, #5]
 800c99e:	b21b      	sxth	r3, r3
 800c9a0:	4313      	orrs	r3, r2
 800c9a2:	b21b      	sxth	r3, r3
 800c9a4:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800c9a6:	893b      	ldrh	r3, [r7, #8]
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d003      	beq.n	800c9b4 <readCoils+0x3c>
 800c9ac:	893b      	ldrh	r3, [r7, #8]
 800c9ae:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800c9b2:	d904      	bls.n	800c9be <readCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800c9b4:	2003      	movs	r0, #3
 800c9b6:	f7ff fedb 	bl	800c770 <modbusException>
		return 0;
 800c9ba:	2300      	movs	r3, #0
 800c9bc:	e081      	b.n	800cac2 <readCoils+0x14a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800c9be:	897a      	ldrh	r2, [r7, #10]
 800c9c0:	893b      	ldrh	r3, [r7, #8]
 800c9c2:	4413      	add	r3, r2
 800c9c4:	b29b      	uxth	r3, r3
 800c9c6:	3b01      	subs	r3, #1
 800c9c8:	80fb      	strh	r3, [r7, #6]
	if (endAddr>499)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800c9ca:	88fb      	ldrh	r3, [r7, #6]
 800c9cc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800c9d0:	d304      	bcc.n	800c9dc <readCoils+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800c9d2:	2002      	movs	r0, #2
 800c9d4:	f7ff fecc 	bl	800c770 <modbusException>
		return 0;
 800c9d8:	2300      	movs	r3, #0
 800c9da:	e072      	b.n	800cac2 <readCoils+0x14a>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800c9dc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c9e0:	2100      	movs	r1, #0
 800c9e2:	483b      	ldr	r0, [pc, #236]	@ (800cad0 <readCoils+0x158>)
 800c9e4:	f000 fb58 	bl	800d098 <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800c9e8:	4b39      	ldr	r3, [pc, #228]	@ (800cad0 <readCoils+0x158>)
 800c9ea:	2201      	movs	r2, #1
 800c9ec:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800c9ee:	4b37      	ldr	r3, [pc, #220]	@ (800cacc <readCoils+0x154>)
 800c9f0:	785a      	ldrb	r2, [r3, #1]
 800c9f2:	4b37      	ldr	r3, [pc, #220]	@ (800cad0 <readCoils+0x158>)
 800c9f4:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 800c9f6:	893b      	ldrh	r3, [r7, #8]
 800c9f8:	08db      	lsrs	r3, r3, #3
 800c9fa:	b29b      	uxth	r3, r3
 800c9fc:	b2db      	uxtb	r3, r3
 800c9fe:	893a      	ldrh	r2, [r7, #8]
 800ca00:	f002 0207 	and.w	r2, r2, #7
 800ca04:	b292      	uxth	r2, r2
 800ca06:	2a00      	cmp	r2, #0
 800ca08:	bf14      	ite	ne
 800ca0a:	2201      	movne	r2, #1
 800ca0c:	2200      	moveq	r2, #0
 800ca0e:	b2d2      	uxtb	r2, r2
 800ca10:	4413      	add	r3, r2
 800ca12:	b2da      	uxtb	r2, r3
 800ca14:	4b2e      	ldr	r3, [pc, #184]	@ (800cad0 <readCoils+0x158>)
 800ca16:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800ca18:	2303      	movs	r3, #3
 800ca1a:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 800ca1c:	897b      	ldrh	r3, [r7, #10]
 800ca1e:	08db      	lsrs	r3, r3, #3
 800ca20:	b29b      	uxth	r3, r3
 800ca22:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800ca24:	897b      	ldrh	r3, [r7, #10]
 800ca26:	f003 0307 	and.w	r3, r3, #7
 800ca2a:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 800ca30:	2300      	movs	r3, #0
 800ca32:	60fb      	str	r3, [r7, #12]
 800ca34:	e033      	b.n	800ca9e <readCoils+0x126>
	{
		TxData[indx] |= ((Coils_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800ca36:	4a26      	ldr	r2, [pc, #152]	@ (800cad0 <readCoils+0x158>)
 800ca38:	69fb      	ldr	r3, [r7, #28]
 800ca3a:	4413      	add	r3, r2
 800ca3c:	781b      	ldrb	r3, [r3, #0]
 800ca3e:	b25a      	sxtb	r2, r3
 800ca40:	4924      	ldr	r1, [pc, #144]	@ (800cad4 <readCoils+0x15c>)
 800ca42:	69bb      	ldr	r3, [r7, #24]
 800ca44:	440b      	add	r3, r1
 800ca46:	781b      	ldrb	r3, [r3, #0]
 800ca48:	4619      	mov	r1, r3
 800ca4a:	8afb      	ldrh	r3, [r7, #22]
 800ca4c:	fa41 f303 	asr.w	r3, r1, r3
 800ca50:	f003 0101 	and.w	r1, r3, #1
 800ca54:	693b      	ldr	r3, [r7, #16]
 800ca56:	fa01 f303 	lsl.w	r3, r1, r3
 800ca5a:	b25b      	sxtb	r3, r3
 800ca5c:	4313      	orrs	r3, r2
 800ca5e:	b25b      	sxtb	r3, r3
 800ca60:	b2d9      	uxtb	r1, r3
 800ca62:	4a1b      	ldr	r2, [pc, #108]	@ (800cad0 <readCoils+0x158>)
 800ca64:	69fb      	ldr	r3, [r7, #28]
 800ca66:	4413      	add	r3, r2
 800ca68:	460a      	mov	r2, r1
 800ca6a:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 800ca6c:	693b      	ldr	r3, [r7, #16]
 800ca6e:	3301      	adds	r3, #1
 800ca70:	613b      	str	r3, [r7, #16]
 800ca72:	8afb      	ldrh	r3, [r7, #22]
 800ca74:	3301      	adds	r3, #1
 800ca76:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800ca78:	693b      	ldr	r3, [r7, #16]
 800ca7a:	2b07      	cmp	r3, #7
 800ca7c:	dd04      	ble.n	800ca88 <readCoils+0x110>
		{
			indxPosition = 0;
 800ca7e:	2300      	movs	r3, #0
 800ca80:	613b      	str	r3, [r7, #16]
			indx++;
 800ca82:	69fb      	ldr	r3, [r7, #28]
 800ca84:	3301      	adds	r3, #1
 800ca86:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800ca88:	8afb      	ldrh	r3, [r7, #22]
 800ca8a:	2b07      	cmp	r3, #7
 800ca8c:	d904      	bls.n	800ca98 <readCoils+0x120>
		{
			bitPosition=0;
 800ca8e:	2300      	movs	r3, #0
 800ca90:	82fb      	strh	r3, [r7, #22]
			startByte++;
 800ca92:	69bb      	ldr	r3, [r7, #24]
 800ca94:	3301      	adds	r3, #1
 800ca96:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	3301      	adds	r3, #1
 800ca9c:	60fb      	str	r3, [r7, #12]
 800ca9e:	893b      	ldrh	r3, [r7, #8]
 800caa0:	68fa      	ldr	r2, [r7, #12]
 800caa2:	429a      	cmp	r2, r3
 800caa4:	dbc7      	blt.n	800ca36 <readCoils+0xbe>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800caa6:	893b      	ldrh	r3, [r7, #8]
 800caa8:	f003 0307 	and.w	r3, r3, #7
 800caac:	b29b      	uxth	r3, r3
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d002      	beq.n	800cab8 <readCoils+0x140>
 800cab2:	69fb      	ldr	r3, [r7, #28]
 800cab4:	3301      	adds	r3, #1
 800cab6:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800cab8:	69f9      	ldr	r1, [r7, #28]
 800caba:	4805      	ldr	r0, [pc, #20]	@ (800cad0 <readCoils+0x158>)
 800cabc:	f7ff fe2c 	bl	800c718 <sendData>
	return 1;   // success
 800cac0:	2301      	movs	r3, #1
}
 800cac2:	4618      	mov	r0, r3
 800cac4:	3720      	adds	r7, #32
 800cac6:	46bd      	mov	sp, r7
 800cac8:	bd80      	pop	{r7, pc}
 800caca:	bf00      	nop
 800cacc:	200021f8 	.word	0x200021f8
 800cad0:	200022f8 	.word	0x200022f8
 800cad4:	2000245c 	.word	0x2000245c

0800cad8 <readInputs>:

uint8_t readInputs (void)
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	b088      	sub	sp, #32
 800cadc:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800cade:	4b53      	ldr	r3, [pc, #332]	@ (800cc2c <readInputs+0x154>)
 800cae0:	789b      	ldrb	r3, [r3, #2]
 800cae2:	021b      	lsls	r3, r3, #8
 800cae4:	b21a      	sxth	r2, r3
 800cae6:	4b51      	ldr	r3, [pc, #324]	@ (800cc2c <readInputs+0x154>)
 800cae8:	78db      	ldrb	r3, [r3, #3]
 800caea:	b21b      	sxth	r3, r3
 800caec:	4313      	orrs	r3, r2
 800caee:	b21b      	sxth	r3, r3
 800caf0:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800caf2:	4b4e      	ldr	r3, [pc, #312]	@ (800cc2c <readInputs+0x154>)
 800caf4:	791b      	ldrb	r3, [r3, #4]
 800caf6:	021b      	lsls	r3, r3, #8
 800caf8:	b21a      	sxth	r2, r3
 800cafa:	4b4c      	ldr	r3, [pc, #304]	@ (800cc2c <readInputs+0x154>)
 800cafc:	795b      	ldrb	r3, [r3, #5]
 800cafe:	b21b      	sxth	r3, r3
 800cb00:	4313      	orrs	r3, r2
 800cb02:	b21b      	sxth	r3, r3
 800cb04:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800cb06:	893b      	ldrh	r3, [r7, #8]
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d003      	beq.n	800cb14 <readInputs+0x3c>
 800cb0c:	893b      	ldrh	r3, [r7, #8]
 800cb0e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800cb12:	d904      	bls.n	800cb1e <readInputs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800cb14:	2003      	movs	r0, #3
 800cb16:	f7ff fe2b 	bl	800c770 <modbusException>
		return 0;
 800cb1a:	2300      	movs	r3, #0
 800cb1c:	e081      	b.n	800cc22 <readInputs+0x14a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800cb1e:	897a      	ldrh	r2, [r7, #10]
 800cb20:	893b      	ldrh	r3, [r7, #8]
 800cb22:	4413      	add	r3, r2
 800cb24:	b29b      	uxth	r3, r3
 800cb26:	3b01      	subs	r3, #1
 800cb28:	80fb      	strh	r3, [r7, #6]
	if (endAddr>599)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800cb2a:	88fb      	ldrh	r3, [r7, #6]
 800cb2c:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 800cb30:	d304      	bcc.n	800cb3c <readInputs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800cb32:	2002      	movs	r0, #2
 800cb34:	f7ff fe1c 	bl	800c770 <modbusException>
		return 0;
 800cb38:	2300      	movs	r3, #0
 800cb3a:	e072      	b.n	800cc22 <readInputs+0x14a>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800cb3c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cb40:	2100      	movs	r1, #0
 800cb42:	483b      	ldr	r0, [pc, #236]	@ (800cc30 <readInputs+0x158>)
 800cb44:	f000 faa8 	bl	800d098 <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800cb48:	4b39      	ldr	r3, [pc, #228]	@ (800cc30 <readInputs+0x158>)
 800cb4a:	2201      	movs	r2, #1
 800cb4c:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800cb4e:	4b37      	ldr	r3, [pc, #220]	@ (800cc2c <readInputs+0x154>)
 800cb50:	785a      	ldrb	r2, [r3, #1]
 800cb52:	4b37      	ldr	r3, [pc, #220]	@ (800cc30 <readInputs+0x158>)
 800cb54:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 800cb56:	893b      	ldrh	r3, [r7, #8]
 800cb58:	08db      	lsrs	r3, r3, #3
 800cb5a:	b29b      	uxth	r3, r3
 800cb5c:	b2db      	uxtb	r3, r3
 800cb5e:	893a      	ldrh	r2, [r7, #8]
 800cb60:	f002 0207 	and.w	r2, r2, #7
 800cb64:	b292      	uxth	r2, r2
 800cb66:	2a00      	cmp	r2, #0
 800cb68:	bf14      	ite	ne
 800cb6a:	2201      	movne	r2, #1
 800cb6c:	2200      	moveq	r2, #0
 800cb6e:	b2d2      	uxtb	r2, r2
 800cb70:	4413      	add	r3, r2
 800cb72:	b2da      	uxtb	r2, r3
 800cb74:	4b2e      	ldr	r3, [pc, #184]	@ (800cc30 <readInputs+0x158>)
 800cb76:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800cb78:	2303      	movs	r3, #3
 800cb7a:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 800cb7c:	897b      	ldrh	r3, [r7, #10]
 800cb7e:	08db      	lsrs	r3, r3, #3
 800cb80:	b29b      	uxth	r3, r3
 800cb82:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800cb84:	897b      	ldrh	r3, [r7, #10]
 800cb86:	f003 0307 	and.w	r3, r3, #7
 800cb8a:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 800cb8c:	2300      	movs	r3, #0
 800cb8e:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 800cb90:	2300      	movs	r3, #0
 800cb92:	60fb      	str	r3, [r7, #12]
 800cb94:	e033      	b.n	800cbfe <readInputs+0x126>
	{
		TxData[indx] |= ((Inputs_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800cb96:	4a26      	ldr	r2, [pc, #152]	@ (800cc30 <readInputs+0x158>)
 800cb98:	69fb      	ldr	r3, [r7, #28]
 800cb9a:	4413      	add	r3, r2
 800cb9c:	781b      	ldrb	r3, [r3, #0]
 800cb9e:	b25a      	sxtb	r2, r3
 800cba0:	4924      	ldr	r1, [pc, #144]	@ (800cc34 <readInputs+0x15c>)
 800cba2:	69bb      	ldr	r3, [r7, #24]
 800cba4:	440b      	add	r3, r1
 800cba6:	781b      	ldrb	r3, [r3, #0]
 800cba8:	4619      	mov	r1, r3
 800cbaa:	8afb      	ldrh	r3, [r7, #22]
 800cbac:	fa41 f303 	asr.w	r3, r1, r3
 800cbb0:	f003 0101 	and.w	r1, r3, #1
 800cbb4:	693b      	ldr	r3, [r7, #16]
 800cbb6:	fa01 f303 	lsl.w	r3, r1, r3
 800cbba:	b25b      	sxtb	r3, r3
 800cbbc:	4313      	orrs	r3, r2
 800cbbe:	b25b      	sxtb	r3, r3
 800cbc0:	b2d9      	uxtb	r1, r3
 800cbc2:	4a1b      	ldr	r2, [pc, #108]	@ (800cc30 <readInputs+0x158>)
 800cbc4:	69fb      	ldr	r3, [r7, #28]
 800cbc6:	4413      	add	r3, r2
 800cbc8:	460a      	mov	r2, r1
 800cbca:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 800cbcc:	693b      	ldr	r3, [r7, #16]
 800cbce:	3301      	adds	r3, #1
 800cbd0:	613b      	str	r3, [r7, #16]
 800cbd2:	8afb      	ldrh	r3, [r7, #22]
 800cbd4:	3301      	adds	r3, #1
 800cbd6:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800cbd8:	693b      	ldr	r3, [r7, #16]
 800cbda:	2b07      	cmp	r3, #7
 800cbdc:	dd04      	ble.n	800cbe8 <readInputs+0x110>
		{
			indxPosition = 0;
 800cbde:	2300      	movs	r3, #0
 800cbe0:	613b      	str	r3, [r7, #16]
			indx++;
 800cbe2:	69fb      	ldr	r3, [r7, #28]
 800cbe4:	3301      	adds	r3, #1
 800cbe6:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800cbe8:	8afb      	ldrh	r3, [r7, #22]
 800cbea:	2b07      	cmp	r3, #7
 800cbec:	d904      	bls.n	800cbf8 <readInputs+0x120>
		{
			bitPosition=0;
 800cbee:	2300      	movs	r3, #0
 800cbf0:	82fb      	strh	r3, [r7, #22]
			startByte++;
 800cbf2:	69bb      	ldr	r3, [r7, #24]
 800cbf4:	3301      	adds	r3, #1
 800cbf6:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	3301      	adds	r3, #1
 800cbfc:	60fb      	str	r3, [r7, #12]
 800cbfe:	893b      	ldrh	r3, [r7, #8]
 800cc00:	68fa      	ldr	r2, [r7, #12]
 800cc02:	429a      	cmp	r2, r3
 800cc04:	dbc7      	blt.n	800cb96 <readInputs+0xbe>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800cc06:	893b      	ldrh	r3, [r7, #8]
 800cc08:	f003 0307 	and.w	r3, r3, #7
 800cc0c:	b29b      	uxth	r3, r3
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d002      	beq.n	800cc18 <readInputs+0x140>
 800cc12:	69fb      	ldr	r3, [r7, #28]
 800cc14:	3301      	adds	r3, #1
 800cc16:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800cc18:	69f9      	ldr	r1, [r7, #28]
 800cc1a:	4805      	ldr	r0, [pc, #20]	@ (800cc30 <readInputs+0x158>)
 800cc1c:	f7ff fd7c 	bl	800c718 <sendData>
	return 1;   // success
 800cc20:	2301      	movs	r3, #1
}
 800cc22:	4618      	mov	r0, r3
 800cc24:	3720      	adds	r7, #32
 800cc26:	46bd      	mov	sp, r7
 800cc28:	bd80      	pop	{r7, pc}
 800cc2a:	bf00      	nop
 800cc2c:	200021f8 	.word	0x200021f8
 800cc30:	200022f8 	.word	0x200022f8
 800cc34:	20002490 	.word	0x20002490

0800cc38 <writeHoldingRegs>:

uint8_t writeHoldingRegs (void)
{
 800cc38:	b580      	push	{r7, lr}
 800cc3a:	b084      	sub	sp, #16
 800cc3c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800cc3e:	4b39      	ldr	r3, [pc, #228]	@ (800cd24 <writeHoldingRegs+0xec>)
 800cc40:	789b      	ldrb	r3, [r3, #2]
 800cc42:	021b      	lsls	r3, r3, #8
 800cc44:	b21a      	sxth	r2, r3
 800cc46:	4b37      	ldr	r3, [pc, #220]	@ (800cd24 <writeHoldingRegs+0xec>)
 800cc48:	78db      	ldrb	r3, [r3, #3]
 800cc4a:	b21b      	sxth	r3, r3
 800cc4c:	4313      	orrs	r3, r2
 800cc4e:	b21b      	sxth	r3, r3
 800cc50:	81fb      	strh	r3, [r7, #14]
    uint8_t indx = 7;  // we need to keep track of index in RxData
 800cc52:	2307      	movs	r3, #7
 800cc54:	737b      	strb	r3, [r7, #13]
	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800cc56:	4b33      	ldr	r3, [pc, #204]	@ (800cd24 <writeHoldingRegs+0xec>)
 800cc58:	791b      	ldrb	r3, [r3, #4]
 800cc5a:	021b      	lsls	r3, r3, #8
 800cc5c:	b21a      	sxth	r2, r3
 800cc5e:	4b31      	ldr	r3, [pc, #196]	@ (800cd24 <writeHoldingRegs+0xec>)
 800cc60:	795b      	ldrb	r3, [r3, #5]
 800cc62:	b21b      	sxth	r3, r3
 800cc64:	4313      	orrs	r3, r2
 800cc66:	b21b      	sxth	r3, r3
 800cc68:	80fb      	strh	r3, [r7, #6]
	if ((numRegs<1)||(numRegs>123))  // maximum no. of Registers as per the PDF
 800cc6a:	88fb      	ldrh	r3, [r7, #6]
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d002      	beq.n	800cc76 <writeHoldingRegs+0x3e>
 800cc70:	88fb      	ldrh	r3, [r7, #6]
 800cc72:	2b7b      	cmp	r3, #123	@ 0x7b
 800cc74:	d904      	bls.n	800cc80 <writeHoldingRegs+0x48>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800cc76:	2003      	movs	r0, #3
 800cc78:	f7ff fd7a 	bl	800c770 <modbusException>
		return 0;
 800cc7c:	2300      	movs	r3, #0
 800cc7e:	e04c      	b.n	800cd1a <writeHoldingRegs+0xe2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800cc80:	89fa      	ldrh	r2, [r7, #14]
 800cc82:	88fb      	ldrh	r3, [r7, #6]
 800cc84:	4413      	add	r3, r2
 800cc86:	b29b      	uxth	r3, r3
 800cc88:	3b01      	subs	r3, #1
 800cc8a:	80bb      	strh	r3, [r7, #4]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800cc8c:	88bb      	ldrh	r3, [r7, #4]
 800cc8e:	2b31      	cmp	r3, #49	@ 0x31
 800cc90:	d904      	bls.n	800cc9c <writeHoldingRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800cc92:	2002      	movs	r0, #2
 800cc94:	f7ff fd6c 	bl	800c770 <modbusException>
		return 0;
 800cc98:	2300      	movs	r3, #0
 800cc9a:	e03e      	b.n	800cd1a <writeHoldingRegs+0xe2>
	/* start saving 16 bit data
	 * Data starts from RxData[7] and we need to combine 2 bytes together
	 * 16 bit Data = firstByte<<8|secondByte
	 */

	for (int i=0; i<numRegs; i++)
 800cc9c:	2300      	movs	r3, #0
 800cc9e:	60bb      	str	r3, [r7, #8]
 800cca0:	e01b      	b.n	800ccda <writeHoldingRegs+0xa2>
	{
		Holding_Registers_Database[startAddr++] = (RxData[indx++]<<8)|RxData[indx++];
 800cca2:	7b7b      	ldrb	r3, [r7, #13]
 800cca4:	1c5a      	adds	r2, r3, #1
 800cca6:	737a      	strb	r2, [r7, #13]
 800cca8:	461a      	mov	r2, r3
 800ccaa:	4b1e      	ldr	r3, [pc, #120]	@ (800cd24 <writeHoldingRegs+0xec>)
 800ccac:	5c9b      	ldrb	r3, [r3, r2]
 800ccae:	021b      	lsls	r3, r3, #8
 800ccb0:	b21a      	sxth	r2, r3
 800ccb2:	7b7b      	ldrb	r3, [r7, #13]
 800ccb4:	1c59      	adds	r1, r3, #1
 800ccb6:	7379      	strb	r1, [r7, #13]
 800ccb8:	4619      	mov	r1, r3
 800ccba:	4b1a      	ldr	r3, [pc, #104]	@ (800cd24 <writeHoldingRegs+0xec>)
 800ccbc:	5c5b      	ldrb	r3, [r3, r1]
 800ccbe:	b21b      	sxth	r3, r3
 800ccc0:	4313      	orrs	r3, r2
 800ccc2:	b219      	sxth	r1, r3
 800ccc4:	89fb      	ldrh	r3, [r7, #14]
 800ccc6:	1c5a      	adds	r2, r3, #1
 800ccc8:	81fa      	strh	r2, [r7, #14]
 800ccca:	461a      	mov	r2, r3
 800cccc:	b289      	uxth	r1, r1
 800ccce:	4b16      	ldr	r3, [pc, #88]	@ (800cd28 <writeHoldingRegs+0xf0>)
 800ccd0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i=0; i<numRegs; i++)
 800ccd4:	68bb      	ldr	r3, [r7, #8]
 800ccd6:	3301      	adds	r3, #1
 800ccd8:	60bb      	str	r3, [r7, #8]
 800ccda:	88fb      	ldrh	r3, [r7, #6]
 800ccdc:	68ba      	ldr	r2, [r7, #8]
 800ccde:	429a      	cmp	r2, r3
 800cce0:	dbdf      	blt.n	800cca2 <writeHoldingRegs+0x6a>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | num of Regs    | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES      | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800cce2:	4b12      	ldr	r3, [pc, #72]	@ (800cd2c <writeHoldingRegs+0xf4>)
 800cce4:	2201      	movs	r2, #1
 800cce6:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800cce8:	4b0e      	ldr	r3, [pc, #56]	@ (800cd24 <writeHoldingRegs+0xec>)
 800ccea:	785a      	ldrb	r2, [r3, #1]
 800ccec:	4b0f      	ldr	r3, [pc, #60]	@ (800cd2c <writeHoldingRegs+0xf4>)
 800ccee:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800ccf0:	4b0c      	ldr	r3, [pc, #48]	@ (800cd24 <writeHoldingRegs+0xec>)
 800ccf2:	789a      	ldrb	r2, [r3, #2]
 800ccf4:	4b0d      	ldr	r3, [pc, #52]	@ (800cd2c <writeHoldingRegs+0xf4>)
 800ccf6:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800ccf8:	4b0a      	ldr	r3, [pc, #40]	@ (800cd24 <writeHoldingRegs+0xec>)
 800ccfa:	78da      	ldrb	r2, [r3, #3]
 800ccfc:	4b0b      	ldr	r3, [pc, #44]	@ (800cd2c <writeHoldingRegs+0xf4>)
 800ccfe:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of Regs HIGH Byte
 800cd00:	4b08      	ldr	r3, [pc, #32]	@ (800cd24 <writeHoldingRegs+0xec>)
 800cd02:	791a      	ldrb	r2, [r3, #4]
 800cd04:	4b09      	ldr	r3, [pc, #36]	@ (800cd2c <writeHoldingRegs+0xf4>)
 800cd06:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of Regs LOW Byte
 800cd08:	4b06      	ldr	r3, [pc, #24]	@ (800cd24 <writeHoldingRegs+0xec>)
 800cd0a:	795a      	ldrb	r2, [r3, #5]
 800cd0c:	4b07      	ldr	r3, [pc, #28]	@ (800cd2c <writeHoldingRegs+0xf4>)
 800cd0e:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800cd10:	2106      	movs	r1, #6
 800cd12:	4806      	ldr	r0, [pc, #24]	@ (800cd2c <writeHoldingRegs+0xf4>)
 800cd14:	f7ff fd00 	bl	800c718 <sendData>
	return 1;   // success
 800cd18:	2301      	movs	r3, #1
}
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	3710      	adds	r7, #16
 800cd1e:	46bd      	mov	sp, r7
 800cd20:	bd80      	pop	{r7, pc}
 800cd22:	bf00      	nop
 800cd24:	200021f8 	.word	0x200021f8
 800cd28:	200023f8 	.word	0x200023f8
 800cd2c:	200022f8 	.word	0x200022f8

0800cd30 <writeSingleReg>:

uint8_t writeSingleReg (void)
{
 800cd30:	b580      	push	{r7, lr}
 800cd32:	b082      	sub	sp, #8
 800cd34:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800cd36:	4b20      	ldr	r3, [pc, #128]	@ (800cdb8 <writeSingleReg+0x88>)
 800cd38:	789b      	ldrb	r3, [r3, #2]
 800cd3a:	021b      	lsls	r3, r3, #8
 800cd3c:	b21a      	sxth	r2, r3
 800cd3e:	4b1e      	ldr	r3, [pc, #120]	@ (800cdb8 <writeSingleReg+0x88>)
 800cd40:	78db      	ldrb	r3, [r3, #3]
 800cd42:	b21b      	sxth	r3, r3
 800cd44:	4313      	orrs	r3, r2
 800cd46:	b21b      	sxth	r3, r3
 800cd48:	80fb      	strh	r3, [r7, #6]

	if (startAddr>49)  // The Register Address can not be more than 49 as we only have record of 50 Registers in total
 800cd4a:	88fb      	ldrh	r3, [r7, #6]
 800cd4c:	2b31      	cmp	r3, #49	@ 0x31
 800cd4e:	d904      	bls.n	800cd5a <writeSingleReg+0x2a>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800cd50:	2002      	movs	r0, #2
 800cd52:	f7ff fd0d 	bl	800c770 <modbusException>
		return 0;
 800cd56:	2300      	movs	r3, #0
 800cd58:	e029      	b.n	800cdae <writeSingleReg+0x7e>

	/* Save the 16 bit data
	 * Data is the combination of 2 bytes, RxData[4] and RxData[5]
	 */

	Holding_Registers_Database[startAddr] = (RxData[4]<<8)|RxData[5];
 800cd5a:	4b17      	ldr	r3, [pc, #92]	@ (800cdb8 <writeSingleReg+0x88>)
 800cd5c:	791b      	ldrb	r3, [r3, #4]
 800cd5e:	021b      	lsls	r3, r3, #8
 800cd60:	b21a      	sxth	r2, r3
 800cd62:	4b15      	ldr	r3, [pc, #84]	@ (800cdb8 <writeSingleReg+0x88>)
 800cd64:	795b      	ldrb	r3, [r3, #5]
 800cd66:	b21b      	sxth	r3, r3
 800cd68:	4313      	orrs	r3, r2
 800cd6a:	b21a      	sxth	r2, r3
 800cd6c:	88fb      	ldrh	r3, [r7, #6]
 800cd6e:	b291      	uxth	r1, r2
 800cd70:	4a12      	ldr	r2, [pc, #72]	@ (800cdbc <writeSingleReg+0x8c>)
 800cd72:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800cd76:	4b12      	ldr	r3, [pc, #72]	@ (800cdc0 <writeSingleReg+0x90>)
 800cd78:	2201      	movs	r2, #1
 800cd7a:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800cd7c:	4b0e      	ldr	r3, [pc, #56]	@ (800cdb8 <writeSingleReg+0x88>)
 800cd7e:	785a      	ldrb	r2, [r3, #1]
 800cd80:	4b0f      	ldr	r3, [pc, #60]	@ (800cdc0 <writeSingleReg+0x90>)
 800cd82:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800cd84:	4b0c      	ldr	r3, [pc, #48]	@ (800cdb8 <writeSingleReg+0x88>)
 800cd86:	789a      	ldrb	r2, [r3, #2]
 800cd88:	4b0d      	ldr	r3, [pc, #52]	@ (800cdc0 <writeSingleReg+0x90>)
 800cd8a:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800cd8c:	4b0a      	ldr	r3, [pc, #40]	@ (800cdb8 <writeSingleReg+0x88>)
 800cd8e:	78da      	ldrb	r2, [r3, #3]
 800cd90:	4b0b      	ldr	r3, [pc, #44]	@ (800cdc0 <writeSingleReg+0x90>)
 800cd92:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Reg Data HIGH Byte
 800cd94:	4b08      	ldr	r3, [pc, #32]	@ (800cdb8 <writeSingleReg+0x88>)
 800cd96:	791a      	ldrb	r2, [r3, #4]
 800cd98:	4b09      	ldr	r3, [pc, #36]	@ (800cdc0 <writeSingleReg+0x90>)
 800cd9a:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Reg Data LOW  Byte
 800cd9c:	4b06      	ldr	r3, [pc, #24]	@ (800cdb8 <writeSingleReg+0x88>)
 800cd9e:	795a      	ldrb	r2, [r3, #5]
 800cda0:	4b07      	ldr	r3, [pc, #28]	@ (800cdc0 <writeSingleReg+0x90>)
 800cda2:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800cda4:	2106      	movs	r1, #6
 800cda6:	4806      	ldr	r0, [pc, #24]	@ (800cdc0 <writeSingleReg+0x90>)
 800cda8:	f7ff fcb6 	bl	800c718 <sendData>
	return 1;   // success
 800cdac:	2301      	movs	r3, #1
}
 800cdae:	4618      	mov	r0, r3
 800cdb0:	3708      	adds	r7, #8
 800cdb2:	46bd      	mov	sp, r7
 800cdb4:	bd80      	pop	{r7, pc}
 800cdb6:	bf00      	nop
 800cdb8:	200021f8 	.word	0x200021f8
 800cdbc:	200023f8 	.word	0x200023f8
 800cdc0:	200022f8 	.word	0x200022f8

0800cdc4 <writeSingleCoil>:

uint8_t writeSingleCoil (void)
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b084      	sub	sp, #16
 800cdc8:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800cdca:	4b39      	ldr	r3, [pc, #228]	@ (800ceb0 <writeSingleCoil+0xec>)
 800cdcc:	789b      	ldrb	r3, [r3, #2]
 800cdce:	021b      	lsls	r3, r3, #8
 800cdd0:	b21a      	sxth	r2, r3
 800cdd2:	4b37      	ldr	r3, [pc, #220]	@ (800ceb0 <writeSingleCoil+0xec>)
 800cdd4:	78db      	ldrb	r3, [r3, #3]
 800cdd6:	b21b      	sxth	r3, r3
 800cdd8:	4313      	orrs	r3, r2
 800cdda:	b21b      	sxth	r3, r3
 800cddc:	81fb      	strh	r3, [r7, #14]

	if (startAddr>499)  // The Coil Address can not be more than 199 as we only have record of 200 Coils in total
 800cdde:	89fb      	ldrh	r3, [r7, #14]
 800cde0:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800cde4:	d304      	bcc.n	800cdf0 <writeSingleCoil+0x2c>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800cde6:	2002      	movs	r0, #2
 800cde8:	f7ff fcc2 	bl	800c770 <modbusException>
		return 0;
 800cdec:	2300      	movs	r3, #0
 800cdee:	e05a      	b.n	800cea6 <writeSingleCoil+0xe2>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 800cdf0:	89fb      	ldrh	r3, [r7, #14]
 800cdf2:	08db      	lsrs	r3, r3, #3
 800cdf4:	b29b      	uxth	r3, r3
 800cdf6:	60bb      	str	r3, [r7, #8]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800cdf8:	89fb      	ldrh	r3, [r7, #14]
 800cdfa:	f003 0307 	and.w	r3, r3, #7
 800cdfe:	80fb      	strh	r3, [r7, #6]
	 * A value of FF 00 hex requests the coil to be ON.
	 * A value of 00 00 requests it to be OFF.
	 * All other values are illegal and will not affect the coil.
	 */

	if ((RxData[4] == 0xFF) && (RxData[5] == 0x00))
 800ce00:	4b2b      	ldr	r3, [pc, #172]	@ (800ceb0 <writeSingleCoil+0xec>)
 800ce02:	791b      	ldrb	r3, [r3, #4]
 800ce04:	2bff      	cmp	r3, #255	@ 0xff
 800ce06:	d116      	bne.n	800ce36 <writeSingleCoil+0x72>
 800ce08:	4b29      	ldr	r3, [pc, #164]	@ (800ceb0 <writeSingleCoil+0xec>)
 800ce0a:	795b      	ldrb	r3, [r3, #5]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d112      	bne.n	800ce36 <writeSingleCoil+0x72>
	{
		Coils_Database[startByte] |= 1<<bitPosition; // Replace that bit with 1
 800ce10:	4a28      	ldr	r2, [pc, #160]	@ (800ceb4 <writeSingleCoil+0xf0>)
 800ce12:	68bb      	ldr	r3, [r7, #8]
 800ce14:	4413      	add	r3, r2
 800ce16:	781b      	ldrb	r3, [r3, #0]
 800ce18:	b25a      	sxtb	r2, r3
 800ce1a:	88fb      	ldrh	r3, [r7, #6]
 800ce1c:	2101      	movs	r1, #1
 800ce1e:	fa01 f303 	lsl.w	r3, r1, r3
 800ce22:	b25b      	sxtb	r3, r3
 800ce24:	4313      	orrs	r3, r2
 800ce26:	b25b      	sxtb	r3, r3
 800ce28:	b2d9      	uxtb	r1, r3
 800ce2a:	4a22      	ldr	r2, [pc, #136]	@ (800ceb4 <writeSingleCoil+0xf0>)
 800ce2c:	68bb      	ldr	r3, [r7, #8]
 800ce2e:	4413      	add	r3, r2
 800ce30:	460a      	mov	r2, r1
 800ce32:	701a      	strb	r2, [r3, #0]
 800ce34:	e01b      	b.n	800ce6e <writeSingleCoil+0xaa>
	}

	else if ((RxData[4] == 0x00) && (RxData[5] == 0x00))
 800ce36:	4b1e      	ldr	r3, [pc, #120]	@ (800ceb0 <writeSingleCoil+0xec>)
 800ce38:	791b      	ldrb	r3, [r3, #4]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d117      	bne.n	800ce6e <writeSingleCoil+0xaa>
 800ce3e:	4b1c      	ldr	r3, [pc, #112]	@ (800ceb0 <writeSingleCoil+0xec>)
 800ce40:	795b      	ldrb	r3, [r3, #5]
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d113      	bne.n	800ce6e <writeSingleCoil+0xaa>
	{
		Coils_Database[startByte] &= ~(1<<bitPosition); // Replace that bit with 0
 800ce46:	4a1b      	ldr	r2, [pc, #108]	@ (800ceb4 <writeSingleCoil+0xf0>)
 800ce48:	68bb      	ldr	r3, [r7, #8]
 800ce4a:	4413      	add	r3, r2
 800ce4c:	781b      	ldrb	r3, [r3, #0]
 800ce4e:	b25a      	sxtb	r2, r3
 800ce50:	88fb      	ldrh	r3, [r7, #6]
 800ce52:	2101      	movs	r1, #1
 800ce54:	fa01 f303 	lsl.w	r3, r1, r3
 800ce58:	b25b      	sxtb	r3, r3
 800ce5a:	43db      	mvns	r3, r3
 800ce5c:	b25b      	sxtb	r3, r3
 800ce5e:	4013      	ands	r3, r2
 800ce60:	b25b      	sxtb	r3, r3
 800ce62:	b2d9      	uxtb	r1, r3
 800ce64:	4a13      	ldr	r2, [pc, #76]	@ (800ceb4 <writeSingleCoil+0xf0>)
 800ce66:	68bb      	ldr	r3, [r7, #8]
 800ce68:	4413      	add	r3, r2
 800ce6a:	460a      	mov	r2, r1
 800ce6c:	701a      	strb	r2, [r3, #0]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800ce6e:	4b12      	ldr	r3, [pc, #72]	@ (800ceb8 <writeSingleCoil+0xf4>)
 800ce70:	2201      	movs	r2, #1
 800ce72:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800ce74:	4b0e      	ldr	r3, [pc, #56]	@ (800ceb0 <writeSingleCoil+0xec>)
 800ce76:	785a      	ldrb	r2, [r3, #1]
 800ce78:	4b0f      	ldr	r3, [pc, #60]	@ (800ceb8 <writeSingleCoil+0xf4>)
 800ce7a:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800ce7c:	4b0c      	ldr	r3, [pc, #48]	@ (800ceb0 <writeSingleCoil+0xec>)
 800ce7e:	789a      	ldrb	r2, [r3, #2]
 800ce80:	4b0d      	ldr	r3, [pc, #52]	@ (800ceb8 <writeSingleCoil+0xf4>)
 800ce82:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800ce84:	4b0a      	ldr	r3, [pc, #40]	@ (800ceb0 <writeSingleCoil+0xec>)
 800ce86:	78da      	ldrb	r2, [r3, #3]
 800ce88:	4b0b      	ldr	r3, [pc, #44]	@ (800ceb8 <writeSingleCoil+0xf4>)
 800ce8a:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Coil Data HIGH Byte
 800ce8c:	4b08      	ldr	r3, [pc, #32]	@ (800ceb0 <writeSingleCoil+0xec>)
 800ce8e:	791a      	ldrb	r2, [r3, #4]
 800ce90:	4b09      	ldr	r3, [pc, #36]	@ (800ceb8 <writeSingleCoil+0xf4>)
 800ce92:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Coil Data LOW  Byte
 800ce94:	4b06      	ldr	r3, [pc, #24]	@ (800ceb0 <writeSingleCoil+0xec>)
 800ce96:	795a      	ldrb	r2, [r3, #5]
 800ce98:	4b07      	ldr	r3, [pc, #28]	@ (800ceb8 <writeSingleCoil+0xf4>)
 800ce9a:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800ce9c:	2106      	movs	r1, #6
 800ce9e:	4806      	ldr	r0, [pc, #24]	@ (800ceb8 <writeSingleCoil+0xf4>)
 800cea0:	f7ff fc3a 	bl	800c718 <sendData>
	return 1;   // success
 800cea4:	2301      	movs	r3, #1
}
 800cea6:	4618      	mov	r0, r3
 800cea8:	3710      	adds	r7, #16
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	bd80      	pop	{r7, pc}
 800ceae:	bf00      	nop
 800ceb0:	200021f8 	.word	0x200021f8
 800ceb4:	2000245c 	.word	0x2000245c
 800ceb8:	200022f8 	.word	0x200022f8

0800cebc <writeMultiCoils>:

uint8_t writeMultiCoils (void)
{
 800cebc:	b580      	push	{r7, lr}
 800cebe:	b088      	sub	sp, #32
 800cec0:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800cec2:	4b57      	ldr	r3, [pc, #348]	@ (800d020 <writeMultiCoils+0x164>)
 800cec4:	789b      	ldrb	r3, [r3, #2]
 800cec6:	021b      	lsls	r3, r3, #8
 800cec8:	b21a      	sxth	r2, r3
 800ceca:	4b55      	ldr	r3, [pc, #340]	@ (800d020 <writeMultiCoils+0x164>)
 800cecc:	78db      	ldrb	r3, [r3, #3]
 800cece:	b21b      	sxth	r3, r3
 800ced0:	4313      	orrs	r3, r2
 800ced2:	b21b      	sxth	r3, r3
 800ced4:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800ced6:	4b52      	ldr	r3, [pc, #328]	@ (800d020 <writeMultiCoils+0x164>)
 800ced8:	791b      	ldrb	r3, [r3, #4]
 800ceda:	021b      	lsls	r3, r3, #8
 800cedc:	b21a      	sxth	r2, r3
 800cede:	4b50      	ldr	r3, [pc, #320]	@ (800d020 <writeMultiCoils+0x164>)
 800cee0:	795b      	ldrb	r3, [r3, #5]
 800cee2:	b21b      	sxth	r3, r3
 800cee4:	4313      	orrs	r3, r2
 800cee6:	b21b      	sxth	r3, r3
 800cee8:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>1968))  // maximum no. of coils as per the PDF
 800ceea:	893b      	ldrh	r3, [r7, #8]
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d003      	beq.n	800cef8 <writeMultiCoils+0x3c>
 800cef0:	893b      	ldrh	r3, [r7, #8]
 800cef2:	f5b3 6ff6 	cmp.w	r3, #1968	@ 0x7b0
 800cef6:	d904      	bls.n	800cf02 <writeMultiCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800cef8:	2003      	movs	r0, #3
 800cefa:	f7ff fc39 	bl	800c770 <modbusException>
		return 0;
 800cefe:	2300      	movs	r3, #0
 800cf00:	e089      	b.n	800d016 <writeMultiCoils+0x15a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800cf02:	897a      	ldrh	r2, [r7, #10]
 800cf04:	893b      	ldrh	r3, [r7, #8]
 800cf06:	4413      	add	r3, r2
 800cf08:	b29b      	uxth	r3, r3
 800cf0a:	3b01      	subs	r3, #1
 800cf0c:	80fb      	strh	r3, [r7, #6]
	if (endAddr>499)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800cf0e:	88fb      	ldrh	r3, [r7, #6]
 800cf10:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800cf14:	d304      	bcc.n	800cf20 <writeMultiCoils+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800cf16:	2002      	movs	r0, #2
 800cf18:	f7ff fc2a 	bl	800c770 <modbusException>
		return 0;
 800cf1c:	2300      	movs	r3, #0
 800cf1e:	e07a      	b.n	800d016 <writeMultiCoils+0x15a>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 800cf20:	897b      	ldrh	r3, [r7, #10]
 800cf22:	08db      	lsrs	r3, r3, #3
 800cf24:	b29b      	uxth	r3, r3
 800cf26:	61fb      	str	r3, [r7, #28]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800cf28:	897b      	ldrh	r3, [r7, #10]
 800cf2a:	f003 0307 	and.w	r3, r3, #7
 800cf2e:	837b      	strh	r3, [r7, #26]
	int indxPosition = 0;  // The shift position in the current indx of the RxData buffer
 800cf30:	2300      	movs	r3, #0
 800cf32:	617b      	str	r3, [r7, #20]

	int indx = 7;  // we need to keep track of index in RxData
 800cf34:	2307      	movs	r3, #7
 800cf36:	613b      	str	r3, [r7, #16]
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy from the next byte of the RxData
	 * This keeps going until the number of coils required have been modified
	 */

	// Modify the bits as per the Byte received
	for (int i=0; i<numCoils; i++)
 800cf38:	2300      	movs	r3, #0
 800cf3a:	60fb      	str	r3, [r7, #12]
 800cf3c:	e04b      	b.n	800cfd6 <writeMultiCoils+0x11a>
	{
		if (((RxData[indx]>>indxPosition)&0x01) == 1)
 800cf3e:	4a38      	ldr	r2, [pc, #224]	@ (800d020 <writeMultiCoils+0x164>)
 800cf40:	693b      	ldr	r3, [r7, #16]
 800cf42:	4413      	add	r3, r2
 800cf44:	781b      	ldrb	r3, [r3, #0]
 800cf46:	461a      	mov	r2, r3
 800cf48:	697b      	ldr	r3, [r7, #20]
 800cf4a:	fa42 f303 	asr.w	r3, r2, r3
 800cf4e:	f003 0301 	and.w	r3, r3, #1
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d012      	beq.n	800cf7c <writeMultiCoils+0xc0>
		{
			Coils_Database[startByte] |= 1<<bitPosition;  // replace that bit with 1
 800cf56:	4a33      	ldr	r2, [pc, #204]	@ (800d024 <writeMultiCoils+0x168>)
 800cf58:	69fb      	ldr	r3, [r7, #28]
 800cf5a:	4413      	add	r3, r2
 800cf5c:	781b      	ldrb	r3, [r3, #0]
 800cf5e:	b25a      	sxtb	r2, r3
 800cf60:	8b7b      	ldrh	r3, [r7, #26]
 800cf62:	2101      	movs	r1, #1
 800cf64:	fa01 f303 	lsl.w	r3, r1, r3
 800cf68:	b25b      	sxtb	r3, r3
 800cf6a:	4313      	orrs	r3, r2
 800cf6c:	b25b      	sxtb	r3, r3
 800cf6e:	b2d9      	uxtb	r1, r3
 800cf70:	4a2c      	ldr	r2, [pc, #176]	@ (800d024 <writeMultiCoils+0x168>)
 800cf72:	69fb      	ldr	r3, [r7, #28]
 800cf74:	4413      	add	r3, r2
 800cf76:	460a      	mov	r2, r1
 800cf78:	701a      	strb	r2, [r3, #0]
 800cf7a:	e013      	b.n	800cfa4 <writeMultiCoils+0xe8>
		}
		else
		{
			Coils_Database[startByte] &= ~(1<<bitPosition);  // replace that bit with 0
 800cf7c:	4a29      	ldr	r2, [pc, #164]	@ (800d024 <writeMultiCoils+0x168>)
 800cf7e:	69fb      	ldr	r3, [r7, #28]
 800cf80:	4413      	add	r3, r2
 800cf82:	781b      	ldrb	r3, [r3, #0]
 800cf84:	b25a      	sxtb	r2, r3
 800cf86:	8b7b      	ldrh	r3, [r7, #26]
 800cf88:	2101      	movs	r1, #1
 800cf8a:	fa01 f303 	lsl.w	r3, r1, r3
 800cf8e:	b25b      	sxtb	r3, r3
 800cf90:	43db      	mvns	r3, r3
 800cf92:	b25b      	sxtb	r3, r3
 800cf94:	4013      	ands	r3, r2
 800cf96:	b25b      	sxtb	r3, r3
 800cf98:	b2d9      	uxtb	r1, r3
 800cf9a:	4a22      	ldr	r2, [pc, #136]	@ (800d024 <writeMultiCoils+0x168>)
 800cf9c:	69fb      	ldr	r3, [r7, #28]
 800cf9e:	4413      	add	r3, r2
 800cfa0:	460a      	mov	r2, r1
 800cfa2:	701a      	strb	r2, [r3, #0]
		}

		bitPosition++; indxPosition++;
 800cfa4:	8b7b      	ldrh	r3, [r7, #26]
 800cfa6:	3301      	adds	r3, #1
 800cfa8:	837b      	strh	r3, [r7, #26]
 800cfaa:	697b      	ldr	r3, [r7, #20]
 800cfac:	3301      	adds	r3, #1
 800cfae:	617b      	str	r3, [r7, #20]

		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800cfb0:	697b      	ldr	r3, [r7, #20]
 800cfb2:	2b07      	cmp	r3, #7
 800cfb4:	dd04      	ble.n	800cfc0 <writeMultiCoils+0x104>
		{
			indxPosition = 0;
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	617b      	str	r3, [r7, #20]
			indx++;
 800cfba:	693b      	ldr	r3, [r7, #16]
 800cfbc:	3301      	adds	r3, #1
 800cfbe:	613b      	str	r3, [r7, #16]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800cfc0:	8b7b      	ldrh	r3, [r7, #26]
 800cfc2:	2b07      	cmp	r3, #7
 800cfc4:	d904      	bls.n	800cfd0 <writeMultiCoils+0x114>
		{
			bitPosition=0;
 800cfc6:	2300      	movs	r3, #0
 800cfc8:	837b      	strh	r3, [r7, #26]
			startByte++;
 800cfca:	69fb      	ldr	r3, [r7, #28]
 800cfcc:	3301      	adds	r3, #1
 800cfce:	61fb      	str	r3, [r7, #28]
	for (int i=0; i<numCoils; i++)
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	3301      	adds	r3, #1
 800cfd4:	60fb      	str	r3, [r7, #12]
 800cfd6:	893b      	ldrh	r3, [r7, #8]
 800cfd8:	68fa      	ldr	r2, [r7, #12]
 800cfda:	429a      	cmp	r2, r3
 800cfdc:	dbaf      	blt.n	800cf3e <writeMultiCoils+0x82>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800cfde:	4b12      	ldr	r3, [pc, #72]	@ (800d028 <writeMultiCoils+0x16c>)
 800cfe0:	2201      	movs	r2, #1
 800cfe2:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800cfe4:	4b0e      	ldr	r3, [pc, #56]	@ (800d020 <writeMultiCoils+0x164>)
 800cfe6:	785a      	ldrb	r2, [r3, #1]
 800cfe8:	4b0f      	ldr	r3, [pc, #60]	@ (800d028 <writeMultiCoils+0x16c>)
 800cfea:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800cfec:	4b0c      	ldr	r3, [pc, #48]	@ (800d020 <writeMultiCoils+0x164>)
 800cfee:	789a      	ldrb	r2, [r3, #2]
 800cff0:	4b0d      	ldr	r3, [pc, #52]	@ (800d028 <writeMultiCoils+0x16c>)
 800cff2:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800cff4:	4b0a      	ldr	r3, [pc, #40]	@ (800d020 <writeMultiCoils+0x164>)
 800cff6:	78da      	ldrb	r2, [r3, #3]
 800cff8:	4b0b      	ldr	r3, [pc, #44]	@ (800d028 <writeMultiCoils+0x16c>)
 800cffa:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of coils HIGH Byte
 800cffc:	4b08      	ldr	r3, [pc, #32]	@ (800d020 <writeMultiCoils+0x164>)
 800cffe:	791a      	ldrb	r2, [r3, #4]
 800d000:	4b09      	ldr	r3, [pc, #36]	@ (800d028 <writeMultiCoils+0x16c>)
 800d002:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of coils LOW  Byte
 800d004:	4b06      	ldr	r3, [pc, #24]	@ (800d020 <writeMultiCoils+0x164>)
 800d006:	795a      	ldrb	r2, [r3, #5]
 800d008:	4b07      	ldr	r3, [pc, #28]	@ (800d028 <writeMultiCoils+0x16c>)
 800d00a:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800d00c:	2106      	movs	r1, #6
 800d00e:	4806      	ldr	r0, [pc, #24]	@ (800d028 <writeMultiCoils+0x16c>)
 800d010:	f7ff fb82 	bl	800c718 <sendData>
	return 1;   // success
 800d014:	2301      	movs	r3, #1
}
 800d016:	4618      	mov	r0, r3
 800d018:	3720      	adds	r7, #32
 800d01a:	46bd      	mov	sp, r7
 800d01c:	bd80      	pop	{r7, pc}
 800d01e:	bf00      	nop
 800d020:	200021f8 	.word	0x200021f8
 800d024:	2000245c 	.word	0x2000245c
 800d028:	200022f8 	.word	0x200022f8

0800d02c <crc16>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
    0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};

uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 800d02c:	b480      	push	{r7}
 800d02e:	b085      	sub	sp, #20
 800d030:	af00      	add	r7, sp, #0
 800d032:	6078      	str	r0, [r7, #4]
 800d034:	460b      	mov	r3, r1
 800d036:	807b      	strh	r3, [r7, #2]
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 800d038:	23ff      	movs	r3, #255	@ 0xff
 800d03a:	73fb      	strb	r3, [r7, #15]
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 800d03c:	23ff      	movs	r3, #255	@ 0xff
 800d03e:	73bb      	strb	r3, [r7, #14]
    unsigned int i; /* will index into CRC lookup */

    /* pass through message buffer */
    while (buffer_length--) {
 800d040:	e013      	b.n	800d06a <crc16+0x3e>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	1c5a      	adds	r2, r3, #1
 800d046:	607a      	str	r2, [r7, #4]
 800d048:	781a      	ldrb	r2, [r3, #0]
 800d04a:	7bbb      	ldrb	r3, [r7, #14]
 800d04c:	4053      	eors	r3, r2
 800d04e:	b2db      	uxtb	r3, r3
 800d050:	60bb      	str	r3, [r7, #8]
        crc_lo = crc_hi ^ table_crc_hi[i];
 800d052:	4a0f      	ldr	r2, [pc, #60]	@ (800d090 <crc16+0x64>)
 800d054:	68bb      	ldr	r3, [r7, #8]
 800d056:	4413      	add	r3, r2
 800d058:	781a      	ldrb	r2, [r3, #0]
 800d05a:	7bfb      	ldrb	r3, [r7, #15]
 800d05c:	4053      	eors	r3, r2
 800d05e:	73bb      	strb	r3, [r7, #14]
        crc_hi = table_crc_lo[i];
 800d060:	4a0c      	ldr	r2, [pc, #48]	@ (800d094 <crc16+0x68>)
 800d062:	68bb      	ldr	r3, [r7, #8]
 800d064:	4413      	add	r3, r2
 800d066:	781b      	ldrb	r3, [r3, #0]
 800d068:	73fb      	strb	r3, [r7, #15]
    while (buffer_length--) {
 800d06a:	887b      	ldrh	r3, [r7, #2]
 800d06c:	1e5a      	subs	r2, r3, #1
 800d06e:	807a      	strh	r2, [r7, #2]
 800d070:	2b00      	cmp	r3, #0
 800d072:	d1e6      	bne.n	800d042 <crc16+0x16>
    }

    return (crc_hi << 8 | crc_lo);
 800d074:	7bfb      	ldrb	r3, [r7, #15]
 800d076:	021b      	lsls	r3, r3, #8
 800d078:	b21a      	sxth	r2, r3
 800d07a:	7bbb      	ldrb	r3, [r7, #14]
 800d07c:	b21b      	sxth	r3, r3
 800d07e:	4313      	orrs	r3, r2
 800d080:	b21b      	sxth	r3, r3
 800d082:	b29b      	uxth	r3, r3
}
 800d084:	4618      	mov	r0, r3
 800d086:	3714      	adds	r7, #20
 800d088:	46bd      	mov	sp, r7
 800d08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d08e:	4770      	bx	lr
 800d090:	0800d3cc 	.word	0x0800d3cc
 800d094:	0800d4cc 	.word	0x0800d4cc

0800d098 <memset>:
 800d098:	4402      	add	r2, r0
 800d09a:	4603      	mov	r3, r0
 800d09c:	4293      	cmp	r3, r2
 800d09e:	d100      	bne.n	800d0a2 <memset+0xa>
 800d0a0:	4770      	bx	lr
 800d0a2:	f803 1b01 	strb.w	r1, [r3], #1
 800d0a6:	e7f9      	b.n	800d09c <memset+0x4>

0800d0a8 <__libc_init_array>:
 800d0a8:	b570      	push	{r4, r5, r6, lr}
 800d0aa:	4d0d      	ldr	r5, [pc, #52]	@ (800d0e0 <__libc_init_array+0x38>)
 800d0ac:	4c0d      	ldr	r4, [pc, #52]	@ (800d0e4 <__libc_init_array+0x3c>)
 800d0ae:	1b64      	subs	r4, r4, r5
 800d0b0:	10a4      	asrs	r4, r4, #2
 800d0b2:	2600      	movs	r6, #0
 800d0b4:	42a6      	cmp	r6, r4
 800d0b6:	d109      	bne.n	800d0cc <__libc_init_array+0x24>
 800d0b8:	4d0b      	ldr	r5, [pc, #44]	@ (800d0e8 <__libc_init_array+0x40>)
 800d0ba:	4c0c      	ldr	r4, [pc, #48]	@ (800d0ec <__libc_init_array+0x44>)
 800d0bc:	f000 f818 	bl	800d0f0 <_init>
 800d0c0:	1b64      	subs	r4, r4, r5
 800d0c2:	10a4      	asrs	r4, r4, #2
 800d0c4:	2600      	movs	r6, #0
 800d0c6:	42a6      	cmp	r6, r4
 800d0c8:	d105      	bne.n	800d0d6 <__libc_init_array+0x2e>
 800d0ca:	bd70      	pop	{r4, r5, r6, pc}
 800d0cc:	f855 3b04 	ldr.w	r3, [r5], #4
 800d0d0:	4798      	blx	r3
 800d0d2:	3601      	adds	r6, #1
 800d0d4:	e7ee      	b.n	800d0b4 <__libc_init_array+0xc>
 800d0d6:	f855 3b04 	ldr.w	r3, [r5], #4
 800d0da:	4798      	blx	r3
 800d0dc:	3601      	adds	r6, #1
 800d0de:	e7f2      	b.n	800d0c6 <__libc_init_array+0x1e>
 800d0e0:	0800d5d4 	.word	0x0800d5d4
 800d0e4:	0800d5d4 	.word	0x0800d5d4
 800d0e8:	0800d5d4 	.word	0x0800d5d4
 800d0ec:	0800d5d8 	.word	0x0800d5d8

0800d0f0 <_init>:
 800d0f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0f2:	bf00      	nop
 800d0f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0f6:	bc08      	pop	{r3}
 800d0f8:	469e      	mov	lr, r3
 800d0fa:	4770      	bx	lr

0800d0fc <_fini>:
 800d0fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0fe:	bf00      	nop
 800d100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d102:	bc08      	pop	{r3}
 800d104:	469e      	mov	lr, r3
 800d106:	4770      	bx	lr
