;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP -7, @-20
	JMP -7, @-20
	SUB @129, 109
	SUB @532, 100
	SUB @127, 106
	JMP -7, @-20
	SUB @127, 106
	CMP #1, @-32
	ADD <171, 90
	JMP <121, 106
	MOV -1, <-25
	ADD <171, 90
	JMP <121, 106
	ADD 200, 60
	JMP -1, @-25
	JMP @12, #250
	SUB #1, @-32
	CMP @532, 100
	ADD <171, 90
	SUB -2, -820
	JMZ 0, 0
	SUB 0, 40
	SLT 0, @42
	SLT 0, @42
	JMP -7, @-20
	SUB -7, <-420
	MOV -7, <-20
	MOV -7, <-20
	CMP -7, <-420
	SUB @120, 6
	SUB @127, 100
	SUB @127, 100
	SLT 130, 9
	ADD 132, 9
	SUB 801, @-0
	CMP -7, <-420
	CMP -7, <-420
	ADD @10, 0
	SUB 771, 240
	CMP @127, 100
	SPL 0, <-2
	SPL 0, <-2
	SUB 3, -802
	SPL 0, <-2
	SUB -7, <-420
	SUB -7, <-420
	SPL 0, <-2
