// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Gsm_LPC_Analysis_Reflection_coefficients (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        L_ACF_address0,
        L_ACF_ce0,
        L_ACF_q0,
        LARc_address0,
        LARc_ce0,
        LARc_we0,
        LARc_d0,
        grp_gsm_add_fu_310_p_din1,
        grp_gsm_add_fu_310_p_din2,
        grp_gsm_add_fu_310_p_dout0,
        grp_gsm_add_fu_310_p_ready,
        grp_gsm_mult_r_fu_300_p_din1,
        grp_gsm_mult_r_fu_300_p_din2,
        grp_gsm_mult_r_fu_300_p_dout0,
        grp_gsm_mult_r_fu_300_p_start,
        grp_gsm_mult_r_fu_300_p_ready,
        grp_gsm_mult_r_fu_300_p_done,
        grp_gsm_mult_r_fu_300_p_idle,
        grp_gsm_norm_fu_305_p_din1,
        grp_gsm_norm_fu_305_p_dout0,
        grp_gsm_norm_fu_305_p_start,
        grp_gsm_norm_fu_305_p_ready,
        grp_gsm_norm_fu_305_p_done,
        grp_gsm_norm_fu_305_p_idle,
        temp_37_gsm_abs_fu_120_p_din1,
        temp_37_gsm_abs_fu_120_p_dout0,
        temp_37_gsm_abs_fu_120_p_ready,
        tmp_6_gsm_add_fu_315_p_din1,
        tmp_6_gsm_add_fu_315_p_din2,
        tmp_6_gsm_add_fu_315_p_dout0,
        tmp_6_gsm_add_fu_315_p_ready
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] L_ACF_address0;
output   L_ACF_ce0;
input  [63:0] L_ACF_q0;
output  [2:0] LARc_address0;
output   LARc_ce0;
output   LARc_we0;
output  [15:0] LARc_d0;
output  [15:0] grp_gsm_add_fu_310_p_din1;
output  [15:0] grp_gsm_add_fu_310_p_din2;
input  [15:0] grp_gsm_add_fu_310_p_dout0;
input   grp_gsm_add_fu_310_p_ready;
output  [15:0] grp_gsm_mult_r_fu_300_p_din1;
output  [15:0] grp_gsm_mult_r_fu_300_p_din2;
input  [15:0] grp_gsm_mult_r_fu_300_p_dout0;
output   grp_gsm_mult_r_fu_300_p_start;
input   grp_gsm_mult_r_fu_300_p_ready;
input   grp_gsm_mult_r_fu_300_p_done;
input   grp_gsm_mult_r_fu_300_p_idle;
output  [63:0] grp_gsm_norm_fu_305_p_din1;
input  [5:0] grp_gsm_norm_fu_305_p_dout0;
output   grp_gsm_norm_fu_305_p_start;
input   grp_gsm_norm_fu_305_p_ready;
input   grp_gsm_norm_fu_305_p_done;
input   grp_gsm_norm_fu_305_p_idle;
output  [15:0] temp_37_gsm_abs_fu_120_p_din1;
input  [15:0] temp_37_gsm_abs_fu_120_p_dout0;
input   temp_37_gsm_abs_fu_120_p_ready;
output  [15:0] tmp_6_gsm_add_fu_315_p_din1;
output  [15:0] tmp_6_gsm_add_fu_315_p_din2;
input  [15:0] tmp_6_gsm_add_fu_315_p_dout0;
input   tmp_6_gsm_add_fu_315_p_ready;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] L_ACF_address0;
reg L_ACF_ce0;
reg[2:0] LARc_address0;
reg LARc_ce0;
reg LARc_we0;
reg[15:0] LARc_d0;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [63:0] L_ACF_load_reg_662;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln172_fu_340_p2;
reg   [0:0] icmp_ln172_reg_667;
wire   [63:0] sh_prom_cast_cast_cast_cast_fu_360_p1;
reg   [63:0] sh_prom_cast_cast_cast_cast_reg_671;
wire    ap_CS_fsm_state3;
wire   [63:0] zext_ln184_fu_370_p1;
reg   [63:0] zext_ln184_reg_679;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln191_fu_410_p1;
reg   [63:0] zext_ln191_reg_699;
wire    ap_CS_fsm_state6;
wire   [63:0] zext_ln197_fu_446_p1;
reg   [63:0] zext_ln197_reg_719;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln204_fu_482_p2;
reg   [0:0] icmp_ln204_reg_774;
wire    ap_CS_fsm_state10;
wire   [3:0] add_ln204_1_fu_488_p2;
reg   [3:0] add_ln204_1_reg_778;
wire   [63:0] zext_ln204_fu_494_p1;
reg   [63:0] zext_ln204_reg_783;
wire    ap_CS_fsm_state11;
wire   [15:0] P_q1;
reg   [15:0] temp_1_reg_788;
reg   [15:0] temp_2_reg_794;
wire   [15:0] P_q0;
reg   [15:0] P_load_reg_799;
wire   [0:0] icmp_ln208_fu_497_p2;
reg   [0:0] icmp_ln208_reg_805;
wire   [2:0] trunc_ln204_fu_503_p1;
reg   [2:0] trunc_ln204_reg_816;
wire   [15:0] select_ln219_fu_522_p3;
reg   [15:0] select_ln219_reg_821;
wire    ap_CS_fsm_state12;
wire   [63:0] zext_ln229_fu_580_p1;
reg   [63:0] zext_ln229_reg_836;
wire    ap_CS_fsm_state14;
reg   [3:0] K_addr_1_reg_841;
wire   [3:0] add_ln232_fu_585_p2;
reg   [3:0] add_ln232_reg_846;
wire   [15:0] K_q0;
reg   [15:0] K_load_reg_856;
wire    ap_CS_fsm_state15;
reg   [15:0] P_load_1_reg_862;
reg   [3:0] ACF_address0;
reg    ACF_ce0;
reg    ACF_we0;
wire   [15:0] ACF_d0;
wire   [15:0] ACF_q0;
reg   [3:0] P_address0;
reg    P_ce0;
reg    P_we0;
reg   [3:0] P_address1;
reg    P_ce1;
reg    P_we1;
reg   [3:0] K_address0;
reg    K_ce0;
reg    K_we0;
reg   [15:0] K_d0;
wire    grp_gsm_norm_fu_276_ap_done;
wire    grp_gsm_norm_fu_276_ap_ready;
wire    grp_gsm_div_fu_290_ap_start;
wire    grp_gsm_div_fu_290_ap_done;
wire    grp_gsm_div_fu_290_ap_idle;
wire    grp_gsm_div_fu_290_ap_ready;
wire   [15:0] grp_gsm_div_fu_290_ap_return;
wire    grp_gsm_mult_r_fu_298_ap_done;
wire    grp_gsm_mult_r_fu_298_ap_ready;
reg   [15:0] grp_gsm_mult_r_fu_298_a;
wire    grp_gsm_mult_r_fu_305_ap_start;
wire    grp_gsm_mult_r_fu_305_ap_done;
wire    grp_gsm_mult_r_fu_305_ap_idle;
wire    grp_gsm_mult_r_fu_305_ap_ready;
wire   [15:0] grp_gsm_mult_r_fu_305_ap_return;
reg   [15:0] grp_gsm_add_fu_312_a;
reg   [3:0] m_reg_265;
wire    ap_CS_fsm_state16;
reg    ap_block_state16_on_subcall_done;
wire    ap_CS_fsm_state13;
reg    grp_gsm_norm_fu_276_ap_start_reg;
reg    grp_gsm_div_fu_290_ap_start_reg;
reg    grp_gsm_mult_r_fu_298_ap_start_reg;
reg    ap_predicate_op118_call_state12;
reg    ap_block_state12_on_subcall_done;
wire   [0:0] icmp_ln221_fu_532_p2;
reg    grp_gsm_mult_r_fu_305_ap_start_reg;
wire   [0:0] icmp_ln184_fu_364_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln191_fu_404_p2;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln197_fu_434_p2;
wire    ap_CS_fsm_state9;
wire   [63:0] zext_ln165_fu_561_p1;
wire   [0:0] icmp_ln210_fu_540_p2;
wire   [0:0] icmp_ln229_fu_574_p2;
wire   [63:0] zext_ln232_fu_591_p1;
wire   [63:0] zext_ln174_fu_638_p1;
wire    ap_CS_fsm_state17;
wire   [0:0] icmp_ln174_fu_632_p2;
reg   [3:0] i_fu_90;
wire   [3:0] grp_fu_331_p2;
reg   [3:0] i_1_fu_94;
wire   [3:0] add_ln191_fu_415_p2;
reg   [3:0] i_2_fu_98;
wire   [3:0] add_ln197_fu_440_p2;
reg   [3:0] idx_fu_102;
reg   [3:0] i_5_fu_106;
wire   [3:0] add_ln204_fu_596_p2;
reg   [3:0] indvars_iv_fu_110;
wire   [3:0] add_ln204_2_fu_601_p2;
reg   [3:0] indvars_iv3_fu_114;
wire   [3:0] add_ln204_3_fu_607_p2;
reg   [3:0] idx47_fu_118;
wire   [3:0] add_ln210_fu_546_p2;
wire  signed [31:0] sh_prom_cast_cast_cast_fu_356_p1;
wire   [63:0] shl_ln186_fu_385_p2;
wire   [0:0] icmp_ln219_fu_511_p2;
wire   [15:0] sub_ln220_fu_516_p2;
wire   [2:0] trunc_ln210_fu_552_p1;
wire   [2:0] add_ln165_fu_556_p2;
reg   [16:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 grp_gsm_norm_fu_276_ap_start_reg = 1'b0;
#0 grp_gsm_div_fu_290_ap_start_reg = 1'b0;
#0 grp_gsm_mult_r_fu_298_ap_start_reg = 1'b0;
#0 grp_gsm_mult_r_fu_305_ap_start_reg = 1'b0;
#0 i_fu_90 = 4'd0;
#0 i_1_fu_94 = 4'd0;
#0 i_2_fu_98 = 4'd0;
#0 idx_fu_102 = 4'd0;
#0 i_5_fu_106 = 4'd0;
#0 indvars_iv_fu_110 = 4'd0;
#0 indvars_iv3_fu_114 = 4'd0;
#0 idx47_fu_118 = 4'd0;
end

Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
ACF_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ACF_address0),
    .ce0(ACF_ce0),
    .we0(ACF_we0),
    .d0(ACF_d0),
    .q0(ACF_q0)
);

Gsm_LPC_Analysis_Reflection_coefficients_P_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
P_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(P_address0),
    .ce0(P_ce0),
    .we0(P_we0),
    .d0(ACF_q0),
    .q0(P_q0),
    .address1(P_address1),
    .ce1(P_ce1),
    .we1(P_we1),
    .d1(grp_gsm_add_fu_310_p_dout0),
    .q1(P_q1)
);

Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
K_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(K_address0),
    .ce0(K_ce0),
    .we0(K_we0),
    .d0(K_d0),
    .q0(K_q0)
);

Gsm_LPC_Analysis_gsm_div grp_gsm_div_fu_290(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gsm_div_fu_290_ap_start),
    .ap_done(grp_gsm_div_fu_290_ap_done),
    .ap_idle(grp_gsm_div_fu_290_ap_idle),
    .ap_ready(grp_gsm_div_fu_290_ap_ready),
    .num(temp_2_reg_794),
    .denum(P_load_reg_799),
    .ap_return(grp_gsm_div_fu_290_ap_return)
);

Gsm_LPC_Analysis_gsm_mult_r grp_gsm_mult_r_fu_305(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gsm_mult_r_fu_305_ap_start),
    .ap_done(grp_gsm_mult_r_fu_305_ap_done),
    .ap_idle(grp_gsm_mult_r_fu_305_ap_idle),
    .ap_ready(grp_gsm_mult_r_fu_305_ap_ready),
    .a(P_load_1_reg_862),
    .b(select_ln219_reg_821),
    .ap_return(grp_gsm_mult_r_fu_305_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gsm_div_fu_290_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln208_fu_497_p2 == 1'd0))) begin
            grp_gsm_div_fu_290_ap_start_reg <= 1'b1;
        end else if ((grp_gsm_div_fu_290_ap_ready == 1'b1)) begin
            grp_gsm_div_fu_290_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gsm_mult_r_fu_298_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state15) | ((icmp_ln204_reg_774 == 1'd1) & (icmp_ln172_reg_667 == 1'd0) & (icmp_ln221_fu_532_p2 == 1'd0) & (1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln208_reg_805 == 1'd0)))) begin
            grp_gsm_mult_r_fu_298_ap_start_reg <= 1'b1;
        end else if ((grp_gsm_mult_r_fu_298_ap_ready == 1'b1)) begin
            grp_gsm_mult_r_fu_298_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gsm_mult_r_fu_305_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_gsm_mult_r_fu_305_ap_start_reg <= 1'b1;
        end else if ((grp_gsm_mult_r_fu_305_ap_ready == 1'b1)) begin
            grp_gsm_mult_r_fu_305_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gsm_norm_fu_276_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln172_fu_340_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_gsm_norm_fu_276_ap_start_reg <= 1'b1;
        end else if ((grp_gsm_norm_fu_276_ap_ready == 1'b1)) begin
            grp_gsm_norm_fu_276_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln184_fu_364_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        i_1_fu_94 <= 4'd1;
    end else if (((icmp_ln191_fu_404_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_1_fu_94 <= add_ln191_fu_415_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln191_fu_404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        i_2_fu_98 <= 4'd0;
    end else if (((icmp_ln197_fu_434_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        i_2_fu_98 <= add_ln197_fu_440_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_fu_434_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        i_5_fu_106 <= 4'd1;
    end else if (((icmp_ln229_fu_574_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        i_5_fu_106 <= add_ln204_fu_596_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln172_fu_340_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln172_fu_340_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        i_fu_90 <= 4'd0;
    end else if ((((icmp_ln174_fu_632_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln184_fu_364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        i_fu_90 <= grp_fu_331_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln208_fu_497_p2 == 1'd1))) begin
        idx47_fu_118 <= 4'd0;
    end else if (((icmp_ln204_reg_774 == 1'd1) & (icmp_ln172_reg_667 == 1'd0) & (icmp_ln210_fu_540_p2 == 1'd0) & (1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln208_reg_805 == 1'd1))) begin
        idx47_fu_118 <= add_ln210_fu_546_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_fu_434_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        idx_fu_102 <= 4'd0;
    end else if (((icmp_ln229_fu_574_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        idx_fu_102 <= add_ln204_1_reg_778;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_fu_434_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        indvars_iv3_fu_114 <= 4'd8;
    end else if (((icmp_ln229_fu_574_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        indvars_iv3_fu_114 <= add_ln204_3_fu_607_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_fu_434_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        indvars_iv_fu_110 <= 4'd8;
    end else if (((icmp_ln229_fu_574_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        indvars_iv_fu_110 <= add_ln204_2_fu_601_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_gsm_mult_r_fu_298_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        m_reg_265 <= 4'd1;
    end else if (((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16))) begin
        m_reg_265 <= add_ln232_reg_846;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        K_addr_1_reg_841 <= zext_ln229_fu_580_p1;
        add_ln232_reg_846 <= add_ln232_fu_585_p2;
        zext_ln229_reg_836[3 : 0] <= zext_ln229_fu_580_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        K_load_reg_856 <= K_q0;
        P_load_1_reg_862 <= P_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        L_ACF_load_reg_662 <= L_ACF_q0;
        icmp_ln172_reg_667 <= icmp_ln172_fu_340_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        P_load_reg_799 <= P_q0;
        icmp_ln208_reg_805 <= icmp_ln208_fu_497_p2;
        temp_1_reg_788 <= P_q1;
        temp_2_reg_794 <= temp_37_gsm_abs_fu_120_p_dout0;
        trunc_ln204_reg_816 <= trunc_ln204_fu_503_p1;
        zext_ln204_reg_783[3 : 0] <= zext_ln204_fu_494_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln204_1_reg_778 <= add_ln204_1_fu_488_p2;
        icmp_ln204_reg_774 <= icmp_ln204_fu_482_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        select_ln219_reg_821 <= select_ln219_fu_522_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sh_prom_cast_cast_cast_cast_reg_671[31 : 0] <= sh_prom_cast_cast_cast_cast_fu_360_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        zext_ln184_reg_679[3 : 0] <= zext_ln184_fu_370_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        zext_ln191_reg_699[3 : 0] <= zext_ln191_fu_410_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        zext_ln197_reg_719[3 : 0] <= zext_ln197_fu_446_p1[3 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ACF_address0 = zext_ln197_fu_446_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        ACF_address0 = zext_ln191_fu_410_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        ACF_address0 = zext_ln184_reg_679;
    end else begin
        ACF_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        ACF_ce0 = 1'b1;
    end else begin
        ACF_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ACF_we0 = 1'b1;
    end else begin
        ACF_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        K_address0 = K_addr_1_reg_841;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        K_address0 = zext_ln229_fu_580_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        K_address0 = zext_ln191_reg_699;
    end else begin
        K_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state14) | ((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16)))) begin
        K_ce0 = 1'b1;
    end else begin
        K_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        K_d0 = tmp_6_gsm_add_fu_315_p_dout0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        K_d0 = ACF_q0;
    end else begin
        K_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16)))) begin
        K_we0 = 1'b1;
    end else begin
        K_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        LARc_address0 = zext_ln174_fu_638_p1;
    end else if (((icmp_ln204_reg_774 == 1'd1) & (icmp_ln172_reg_667 == 1'd0) & (icmp_ln210_fu_540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln208_reg_805 == 1'd1))) begin
        LARc_address0 = zext_ln165_fu_561_p1;
    end else if (((icmp_ln204_reg_774 == 1'd1) & (icmp_ln172_reg_667 == 1'd0) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln208_reg_805 == 1'd0))) begin
        LARc_address0 = zext_ln204_reg_783;
    end else begin
        LARc_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((icmp_ln204_reg_774 == 1'd1) & (icmp_ln172_reg_667 == 1'd0) & (icmp_ln210_fu_540_p2 == 1'd0) & (1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln208_reg_805 == 1'd1)) | ((icmp_ln204_reg_774 == 1'd1) & (icmp_ln172_reg_667 == 1'd0) & (1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln208_reg_805 == 1'd0)))) begin
        LARc_ce0 = 1'b1;
    end else begin
        LARc_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((icmp_ln204_reg_774 == 1'd1) & (icmp_ln172_reg_667 == 1'd0) & (icmp_ln210_fu_540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln208_reg_805 == 1'd1)))) begin
        LARc_d0 = 16'd0;
    end else if (((icmp_ln204_reg_774 == 1'd1) & (icmp_ln172_reg_667 == 1'd0) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln208_reg_805 == 1'd0))) begin
        LARc_d0 = select_ln219_fu_522_p3;
    end else begin
        LARc_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln174_fu_632_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln204_reg_774 == 1'd1) & (icmp_ln172_reg_667 == 1'd0) & (icmp_ln210_fu_540_p2 == 1'd0) & (1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln208_reg_805 == 1'd1)) | ((icmp_ln204_reg_774 == 1'd1) & (icmp_ln172_reg_667 == 1'd0) & (1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln208_reg_805 == 1'd0)))) begin
        LARc_we0 = 1'b1;
    end else begin
        LARc_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        L_ACF_address0 = zext_ln184_fu_370_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        L_ACF_address0 = 64'd0;
    end else begin
        L_ACF_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        L_ACF_ce0 = 1'b1;
    end else begin
        L_ACF_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        P_address0 = zext_ln232_fu_591_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        P_address0 = zext_ln197_reg_719;
    end else begin
        P_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        P_address1 = zext_ln229_reg_836;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        P_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P_address1 = 64'd1;
    end else begin
        P_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10))) begin
        P_ce0 = 1'b1;
    end else begin
        P_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((grp_gsm_mult_r_fu_298_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16)))) begin
        P_ce1 = 1'b1;
    end else begin
        P_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        P_we0 = 1'b1;
    end else begin
        P_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_gsm_mult_r_fu_298_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16)))) begin
        P_we1 = 1'b1;
    end else begin
        P_we1 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state12_on_subcall_done)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_gsm_mult_r_fu_300_p_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state16_on_subcall_done)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_gsm_norm_fu_276_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12) & ((icmp_ln172_reg_667 == 1'd1) | ((icmp_ln204_reg_774 == 1'd0) | (((icmp_ln221_fu_532_p2 == 1'd1) & (icmp_ln208_reg_805 == 1'd0)) | ((icmp_ln210_fu_540_p2 == 1'd1) & (icmp_ln208_reg_805 == 1'd1)))))) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12) & ((icmp_ln172_reg_667 == 1'd1) | ((icmp_ln204_reg_774 == 1'd0) | (((icmp_ln221_fu_532_p2 == 1'd1) & (icmp_ln208_reg_805 == 1'd0)) | ((icmp_ln210_fu_540_p2 == 1'd1) & (icmp_ln208_reg_805 == 1'd1))))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_gsm_add_fu_312_a = P_load_1_reg_862;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_gsm_add_fu_312_a = P_load_reg_799;
    end else begin
        grp_gsm_add_fu_312_a = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_gsm_mult_r_fu_298_a = K_load_reg_856;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_gsm_mult_r_fu_298_a = temp_1_reg_788;
    end else begin
        grp_gsm_mult_r_fu_298_a = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln172_fu_340_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_gsm_norm_fu_276_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln184_fu_364_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln191_fu_404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln197_fu_434_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln204_fu_482_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12) & ((icmp_ln172_reg_667 == 1'd1) | ((icmp_ln204_reg_774 == 1'd0) | (((icmp_ln221_fu_532_p2 == 1'd1) & (icmp_ln208_reg_805 == 1'd0)) | ((icmp_ln210_fu_540_p2 == 1'd1) & (icmp_ln208_reg_805 == 1'd1))))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln204_reg_774 == 1'd1) & (icmp_ln172_reg_667 == 1'd0) & (icmp_ln210_fu_540_p2 == 1'd0) & (1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln208_reg_805 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((icmp_ln204_reg_774 == 1'd1) & (icmp_ln172_reg_667 == 1'd0) & (icmp_ln221_fu_532_p2 == 1'd0) & (1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln208_reg_805 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((grp_gsm_mult_r_fu_298_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln229_fu_574_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln174_fu_632_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ACF_d0 = {{shl_ln186_fu_385_p2[31:16]}};

assign add_ln165_fu_556_p2 = (trunc_ln210_fu_552_p1 + trunc_ln204_reg_816);

assign add_ln191_fu_415_p2 = (i_1_fu_94 + 4'd1);

assign add_ln197_fu_440_p2 = (i_2_fu_98 + 4'd1);

assign add_ln204_1_fu_488_p2 = (idx_fu_102 + 4'd1);

assign add_ln204_2_fu_601_p2 = ($signed(indvars_iv_fu_110) + $signed(4'd15));

assign add_ln204_3_fu_607_p2 = ($signed(indvars_iv3_fu_114) + $signed(4'd15));

assign add_ln204_fu_596_p2 = (i_5_fu_106 + 4'd1);

assign add_ln210_fu_546_p2 = (idx47_fu_118 + 4'd1);

assign add_ln232_fu_585_p2 = (m_reg_265 + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state12_on_subcall_done = ((ap_predicate_op118_call_state12 == 1'b1) & (grp_gsm_div_fu_290_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state16_on_subcall_done = ((grp_gsm_mult_r_fu_305_ap_done == 1'b0) | (grp_gsm_mult_r_fu_300_p_done == 1'b0));
end

always @ (*) begin
    ap_predicate_op118_call_state12 = ((icmp_ln204_reg_774 == 1'd1) & (icmp_ln172_reg_667 == 1'd0) & (icmp_ln208_reg_805 == 1'd0));
end

assign grp_fu_331_p2 = (i_fu_90 + 4'd1);

assign grp_gsm_add_fu_310_p_din1 = grp_gsm_add_fu_312_a;

assign grp_gsm_add_fu_310_p_din2 = grp_gsm_mult_r_fu_300_p_dout0;

assign grp_gsm_div_fu_290_ap_start = grp_gsm_div_fu_290_ap_start_reg;

assign grp_gsm_mult_r_fu_298_ap_done = grp_gsm_mult_r_fu_300_p_done;

assign grp_gsm_mult_r_fu_298_ap_ready = grp_gsm_mult_r_fu_300_p_ready;

assign grp_gsm_mult_r_fu_300_p_din1 = grp_gsm_mult_r_fu_298_a;

assign grp_gsm_mult_r_fu_300_p_din2 = select_ln219_reg_821;

assign grp_gsm_mult_r_fu_300_p_start = grp_gsm_mult_r_fu_298_ap_start_reg;

assign grp_gsm_mult_r_fu_305_ap_start = grp_gsm_mult_r_fu_305_ap_start_reg;

assign grp_gsm_norm_fu_276_ap_done = grp_gsm_norm_fu_305_p_done;

assign grp_gsm_norm_fu_276_ap_ready = grp_gsm_norm_fu_305_p_ready;

assign grp_gsm_norm_fu_305_p_din1 = L_ACF_load_reg_662;

assign grp_gsm_norm_fu_305_p_start = grp_gsm_norm_fu_276_ap_start_reg;

assign icmp_ln172_fu_340_p2 = ((L_ACF_q0 == 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln174_fu_632_p2 = ((i_fu_90 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln184_fu_364_p2 = ((i_fu_90 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln191_fu_404_p2 = ((i_1_fu_94 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln197_fu_434_p2 = ((i_2_fu_98 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln204_fu_482_p2 = ((i_5_fu_106 < 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln208_fu_497_p2 = (($signed(P_q0) < $signed(temp_37_gsm_abs_fu_120_p_dout0)) ? 1'b1 : 1'b0);

assign icmp_ln210_fu_540_p2 = ((idx47_fu_118 == indvars_iv3_fu_114) ? 1'b1 : 1'b0);

assign icmp_ln219_fu_511_p2 = (($signed(temp_1_reg_788) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln221_fu_532_p2 = ((i_5_fu_106 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln229_fu_574_p2 = ((m_reg_265 == indvars_iv_fu_110) ? 1'b1 : 1'b0);

assign select_ln219_fu_522_p3 = ((icmp_ln219_fu_511_p2[0:0] == 1'b1) ? sub_ln220_fu_516_p2 : grp_gsm_div_fu_290_ap_return);

assign sh_prom_cast_cast_cast_cast_fu_360_p1 = $unsigned(sh_prom_cast_cast_cast_fu_356_p1);

assign sh_prom_cast_cast_cast_fu_356_p1 = $signed(grp_gsm_norm_fu_305_p_dout0);

assign shl_ln186_fu_385_p2 = L_ACF_q0 << sh_prom_cast_cast_cast_cast_reg_671;

assign sub_ln220_fu_516_p2 = (16'd0 - grp_gsm_div_fu_290_ap_return);

assign temp_37_gsm_abs_fu_120_p_din1 = P_q1;

assign tmp_6_gsm_add_fu_315_p_din1 = K_load_reg_856;

assign tmp_6_gsm_add_fu_315_p_din2 = grp_gsm_mult_r_fu_305_ap_return;

assign trunc_ln204_fu_503_p1 = idx_fu_102[2:0];

assign trunc_ln210_fu_552_p1 = idx47_fu_118[2:0];

assign zext_ln165_fu_561_p1 = add_ln165_fu_556_p2;

assign zext_ln174_fu_638_p1 = i_fu_90;

assign zext_ln184_fu_370_p1 = i_fu_90;

assign zext_ln191_fu_410_p1 = i_1_fu_94;

assign zext_ln197_fu_446_p1 = i_2_fu_98;

assign zext_ln204_fu_494_p1 = idx_fu_102;

assign zext_ln229_fu_580_p1 = m_reg_265;

assign zext_ln232_fu_591_p1 = add_ln232_fu_585_p2;

always @ (posedge ap_clk) begin
    sh_prom_cast_cast_cast_cast_reg_671[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln184_reg_679[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln191_reg_699[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln197_reg_719[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln204_reg_783[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln229_reg_836[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //Gsm_LPC_Analysis_Reflection_coefficients
