{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698611951775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698611951777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 03:39:11 2023 " "Processing started: Mon Oct 30 03:39:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698611951777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698611951777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698611951779 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698611952183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/python/Documents/projects/prelab_2/ex4/src/mux_1_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/python/Documents/projects/prelab_2/ex4/src/mux_1_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1_8 " "Found entity 1: mux_1_8" {  } { { "../src/mux_1_8.sv" "" { Text "/home/python/Documents/projects/prelab_2/ex4/src/mux_1_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698611952345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698611952345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/python/Documents/projects/prelab_2/ex4/src/design4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/python/Documents/projects/prelab_2/ex4/src/design4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design4 " "Found entity 1: design4" {  } { { "../src/design4.sv" "" { Text "/home/python/Documents/projects/prelab_2/ex4/src/design4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698611952349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698611952349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/python/Documents/projects/prelab_2/ex4/wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/python/Documents/projects/prelab_2/ex4/wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "../wrapper.sv" "" { Text "/home/python/Documents/projects/prelab_2/ex4/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698611952350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698611952350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698611952479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 wrapper.sv(13) " "Verilog HDL assignment warning at wrapper.sv(13): truncated value with size 4 to match size of target (3)" {  } { { "../wrapper.sv" "" { Text "/home/python/Documents/projects/prelab_2/ex4/wrapper.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698611952484 "|wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design4 design4:dut " "Elaborating entity \"design4\" for hierarchy \"design4:dut\"" {  } { { "../wrapper.sv" "dut" { Text "/home/python/Documents/projects/prelab_2/ex4/wrapper.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698611952510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1_8 design4:dut\|mux_1_8:mux_1_8_0 " "Elaborating entity \"mux_1_8\" for hierarchy \"design4:dut\|mux_1_8:mux_1_8_0\"" {  } { { "../src/design4.sv" "mux_1_8_0" { Text "/home/python/Documents/projects/prelab_2/ex4/src/design4.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698611952518 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_output mux_1_8.sv(10) " "Verilog HDL Always Construct warning at mux_1_8.sv(10): inferring latch(es) for variable \"data_output\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mux_1_8.sv" "" { Text "/home/python/Documents/projects/prelab_2/ex4/src/mux_1_8.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1698611952520 "|wrapper|design4:dut|mux_1_8:mux_1_8_0"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "mux_1_8.sv(10) " "SystemVerilog RTL Coding error at mux_1_8.sv(10): always_comb construct does not infer purely combinational logic." {  } { { "../src/mux_1_8.sv" "" { Text "/home/python/Documents/projects/prelab_2/ex4/src/mux_1_8.sv" 10 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Quartus II" 0 -1 1698611952520 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_output\[0\] mux_1_8.sv(13) " "Inferred latch for \"data_output\[0\]\" at mux_1_8.sv(13)" {  } { { "../src/mux_1_8.sv" "" { Text "/home/python/Documents/projects/prelab_2/ex4/src/mux_1_8.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698611952520 "|wrapper|design4:dut|mux_1_8:mux_1_8_0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "design4:dut\|mux_1_8:mux_1_8_0 " "Can't elaborate user hierarchy \"design4:dut\|mux_1_8:mux_1_8_0\"" {  } { { "../src/design4.sv" "mux_1_8_0" { Text "/home/python/Documents/projects/prelab_2/ex4/src/design4.sv" 15 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698611952521 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "537 " "Peak virtual memory: 537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698611952648 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 30 03:39:12 2023 " "Processing ended: Mon Oct 30 03:39:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698611952648 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698611952648 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698611952648 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698611952648 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698611952800 ""}
