Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2577
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000003135432052658871
power__switching__total,1.6156558046986902E-7
power__leakage__total,0.0000016137964848894626
power__total,0.000004910793904855382
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.37864878970698884
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.15494589383447618
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.592360621764879
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.154946
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.278341
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5527634617598657
timing__hold__ws__corner:nom_slow_1p08V_125C,0.7245430571701591
timing__setup__ws__corner:nom_slow_1p08V_125C,12.963872120511605
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.724543
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.609980
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.4425074043551164
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3593987431608872
timing__setup__ws__corner:nom_typ_1p20V_25C,13.985904386036102
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.359399
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,19.044527
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25
clock__skew__worst_setup,0.37864878970698884
timing__hold__ws,0.15494589383447618
timing__setup__ws,12.963872120511605
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.154946
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.609980
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,364
design__instance__area__stdcell,3102.62
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.107203
design__instance__utilization__stdcell,0.107203
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,7
design__instance__area__class:buffer,50.8032
design__instance__count__class:inverter,59
design__instance__area__class:inverter,326.592
design__instance__count__class:sequential_cell,4
design__instance__area__class:sequential_cell,199.584
design__instance__count__class:multi_input_combinational_cell,288
design__instance__area__class:multi_input_combinational_cell,2422.22
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,6
design__instance__area__class:timing_repair_buffer,103.421
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,3010.08
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1
global_route__vias,1235
global_route__wirelength,4750
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,383
route__net__special,2
route__drc_errors__iter:0,26
route__wirelength__iter:0,2913
route__drc_errors__iter:1,4
route__wirelength__iter:1,2895
route__drc_errors__iter:2,2
route__wirelength__iter:2,2895
route__drc_errors__iter:3,0
route__wirelength__iter:3,2900
route__drc_errors,0
route__wirelength,2900
route__vias,1209
route__vias__singlecut,1209
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,89.96
design__instance__count__class:fill_cell,2213
design__instance__area__class:fill_cell,25838.9
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,17
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,17
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,17
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,17
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000217171
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000477263
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,9.58614E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000477263
design_powergrid__voltage__worst,0.0000477263
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000477263
design_powergrid__drop__worst__net:VPWR,0.0000217171
design_powergrid__voltage__worst__net:VGND,0.0000477263
design_powergrid__drop__worst__net:VGND,0.0000477263
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,9.1299999999999998303722333059528892817979794926941394805908203125E-7
ir__drop__worst,0.000021699999999999998912154908214944271094282157719135284423828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
