Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 24e5d7a1779144f797f24297896a26e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Task_P_sim_behav xil_defaultlib.Task_P_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Joshy/OneDrive/Desktop/Y2_SEM1/EE2026/lab/FDP/FDP.srcs/sources_1/imports/Desktop/Oled_Display.v" Line 36. Module Oled_Display_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Oled_Display_default
Compiling module xil_defaultlib.Task_P_default
Compiling module xil_defaultlib.Task_P_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Task_P_sim_behav
