module encode(
		clk,
		clk_code,
		Q,
		code,
		);	
		input clk;
		input clk_code;
		input Q;
		output code;
		
		reg count=1'b0;
		reg d1,d2;
		wire c1,c2;
		
		always@(posedge clk)
		begin
			d2<=d1;
			d1<=Q;
		end
		
		
		assign c1=Q^d2;
		assign c2=Q^d1^d2;
		
		always @(posedge clk_code)
		begin
			count<=count+1;
		end
		
		always @(posedge clk_code)
		if (count==1'b0)
			code<=c1;
		else 
			code<=c2;
		
		
		
		
endmodule