
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12193_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06190_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06190_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03545_ (net)
                      0.489960    0.000000   29.660309 ^ _06196_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06196_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03551_ (net)
                      0.189311    0.000000   30.082550 ^ _06197_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06197_/X (sky130_fd_sc_hd__or2_2)
                                                         _00131_ (net)
                      0.041424    0.000000   30.300516 ^ _12193_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12193_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12194_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06201_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06201_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03555_ (net)
                      0.489960    0.000000   29.660309 ^ _06207_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06207_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03561_ (net)
                      0.189311    0.000000   30.082550 ^ _06208_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06208_/X (sky130_fd_sc_hd__or2_2)
                                                         _00142_ (net)
                      0.041424    0.000000   30.300516 ^ _12194_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12194_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12195_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06212_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06212_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03565_ (net)
                      0.489960    0.000000   29.660309 ^ _06218_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06218_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03571_ (net)
                      0.189311    0.000000   30.082550 ^ _06219_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06219_/X (sky130_fd_sc_hd__or2_2)
                                                         _00148_ (net)
                      0.041424    0.000000   30.300516 ^ _12195_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12195_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12197_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06234_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06234_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03585_ (net)
                      0.489960    0.000000   29.660309 ^ _06240_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06240_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03591_ (net)
                      0.189311    0.000000   30.082550 ^ _06241_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06241_/X (sky130_fd_sc_hd__or2_2)
                                                         _00150_ (net)
                      0.041424    0.000000   30.300516 ^ _12197_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12197_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06245_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06245_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03595_ (net)
                      0.489960    0.000000   29.660309 ^ _06251_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06251_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03601_ (net)
                      0.189311    0.000000   30.082550 ^ _06252_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06252_/X (sky130_fd_sc_hd__or2_2)
                                                         _00151_ (net)
                      0.041424    0.000000   30.300516 ^ _12198_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12198_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12199_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06256_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06256_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03605_ (net)
                      0.489960    0.000000   29.660309 ^ _06262_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06262_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03611_ (net)
                      0.189311    0.000000   30.082550 ^ _06263_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06263_/X (sky130_fd_sc_hd__or2_2)
                                                         _00152_ (net)
                      0.041424    0.000000   30.300516 ^ _12199_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12199_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12203_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06300_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06300_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03645_ (net)
                      0.489960    0.000000   29.660309 ^ _06306_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06306_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03651_ (net)
                      0.189311    0.000000   30.082550 ^ _06307_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06307_/X (sky130_fd_sc_hd__or2_2)
                                                         _00132_ (net)
                      0.041424    0.000000   30.300516 ^ _12203_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12203_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12205_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06322_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06322_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03665_ (net)
                      0.489960    0.000000   29.660309 ^ _06328_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06328_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03671_ (net)
                      0.189311    0.000000   30.082550 ^ _06329_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06329_/X (sky130_fd_sc_hd__or2_2)
                                                         _00134_ (net)
                      0.041424    0.000000   30.300516 ^ _12205_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12205_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12207_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06344_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06344_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03685_ (net)
                      0.489960    0.000000   29.660309 ^ _06350_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06350_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03691_ (net)
                      0.189311    0.000000   30.082550 ^ _06351_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06351_/X (sky130_fd_sc_hd__or2_2)
                                                         _00136_ (net)
                      0.041424    0.000000   30.300516 ^ _12207_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12207_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12209_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06366_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06366_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03705_ (net)
                      0.489960    0.000000   29.660309 ^ _06372_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06372_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03711_ (net)
                      0.189311    0.000000   30.082550 ^ _06373_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06373_/X (sky130_fd_sc_hd__or2_2)
                                                         _00138_ (net)
                      0.041424    0.000000   30.300516 ^ _12209_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12209_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12210_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06377_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06377_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03715_ (net)
                      0.489960    0.000000   29.660309 ^ _06383_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06383_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03721_ (net)
                      0.189311    0.000000   30.082550 ^ _06384_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06384_/X (sky130_fd_sc_hd__or2_2)
                                                         _00139_ (net)
                      0.041424    0.000000   30.300516 ^ _12210_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12210_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12213_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06410_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06410_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03745_ (net)
                      0.489960    0.000000   29.660309 ^ _06416_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06416_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03751_ (net)
                      0.189311    0.000000   30.082550 ^ _06417_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06417_/X (sky130_fd_sc_hd__or2_2)
                                                         _00143_ (net)
                      0.041424    0.000000   30.300516 ^ _12213_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12213_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12214_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06421_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06421_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03755_ (net)
                      0.489960    0.000000   29.660309 ^ _06427_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06427_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03761_ (net)
                      0.189311    0.000000   30.082550 ^ _06428_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06428_/X (sky130_fd_sc_hd__or2_2)
                                                         _00144_ (net)
                      0.041424    0.000000   30.300516 ^ _12214_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12214_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12215_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06432_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06432_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03765_ (net)
                      0.489960    0.000000   29.660309 ^ _06438_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06438_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03771_ (net)
                      0.189311    0.000000   30.082550 ^ _06439_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06439_/X (sky130_fd_sc_hd__or2_2)
                                                         _00145_ (net)
                      0.041424    0.000000   30.300516 ^ _12215_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12215_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06476_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06476_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03805_ (net)
                      0.489960    0.000000   29.660309 ^ _06482_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06482_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03811_ (net)
                      0.189311    0.000000   30.082550 ^ _06483_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06483_/X (sky130_fd_sc_hd__or2_2)
                                                         _00167_ (net)
                      0.041424    0.000000   30.300516 ^ _12219_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12219_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06487_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06487_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03815_ (net)
                      0.489960    0.000000   29.660309 ^ _06493_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06493_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03821_ (net)
                      0.189311    0.000000   30.082550 ^ _06494_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06494_/X (sky130_fd_sc_hd__or2_2)
                                                         _00173_ (net)
                      0.041424    0.000000   30.300516 ^ _12220_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12220_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06498_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06498_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03825_ (net)
                      0.489960    0.000000   29.660309 ^ _06504_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06504_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03831_ (net)
                      0.189311    0.000000   30.082550 ^ _06505_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06505_/X (sky130_fd_sc_hd__or2_2)
                                                         _00174_ (net)
                      0.041424    0.000000   30.300516 ^ _12221_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12221_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06542_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06542_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03865_ (net)
                      0.489960    0.000000   29.660309 ^ _06548_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06548_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03871_ (net)
                      0.189311    0.000000   30.082550 ^ _06549_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06549_/X (sky130_fd_sc_hd__or2_2)
                                                         _00178_ (net)
                      0.041424    0.000000   30.300516 ^ _12225_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12225_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06553_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06553_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03875_ (net)
                      0.489960    0.000000   29.660309 ^ _06559_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06559_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03881_ (net)
                      0.189311    0.000000   30.082550 ^ _06560_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06560_/X (sky130_fd_sc_hd__or2_2)
                                                         _00179_ (net)
                      0.041424    0.000000   30.300516 ^ _12226_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12226_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06564_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06564_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03885_ (net)
                      0.489960    0.000000   29.660309 ^ _06570_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06570_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03891_ (net)
                      0.189311    0.000000   30.082550 ^ _06571_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06571_/X (sky130_fd_sc_hd__or2_2)
                                                         _00180_ (net)
                      0.041424    0.000000   30.300516 ^ _12227_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12227_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12229_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06586_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06586_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03905_ (net)
                      0.489960    0.000000   29.660309 ^ _06592_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06592_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03911_ (net)
                      0.189311    0.000000   30.082550 ^ _06593_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06593_/X (sky130_fd_sc_hd__or2_2)
                                                         _00158_ (net)
                      0.041424    0.000000   30.300516 ^ _12229_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12229_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12230_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06597_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06597_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03915_ (net)
                      0.489960    0.000000   29.660309 ^ _06603_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06603_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03921_ (net)
                      0.189311    0.000000   30.082550 ^ _06604_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06604_/X (sky130_fd_sc_hd__or2_2)
                                                         _00159_ (net)
                      0.041424    0.000000   30.300516 ^ _12230_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12230_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12231_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06608_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06608_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03925_ (net)
                      0.489960    0.000000   29.660309 ^ _06614_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06614_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03931_ (net)
                      0.189311    0.000000   30.082550 ^ _06615_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06615_/X (sky130_fd_sc_hd__or2_2)
                                                         _00160_ (net)
                      0.041424    0.000000   30.300516 ^ _12231_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12231_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12235_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06652_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06652_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03965_ (net)
                      0.489960    0.000000   29.660309 ^ _06658_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06658_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03971_ (net)
                      0.189311    0.000000   30.082550 ^ _06659_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06659_/X (sky130_fd_sc_hd__or2_2)
                                                         _00164_ (net)
                      0.041424    0.000000   30.300516 ^ _12235_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12235_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12237_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06674_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06674_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03985_ (net)
                      0.489960    0.000000   29.660309 ^ _06680_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06680_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03991_ (net)
                      0.189311    0.000000   30.082550 ^ _06681_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06681_/X (sky130_fd_sc_hd__or2_2)
                                                         _00166_ (net)
                      0.041424    0.000000   30.300516 ^ _12237_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12237_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12239_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06696_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06696_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04005_ (net)
                      0.489960    0.000000   29.660309 ^ _06702_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06702_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04011_ (net)
                      0.189311    0.000000   30.082550 ^ _06703_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06703_/X (sky130_fd_sc_hd__or2_2)
                                                         _00169_ (net)
                      0.041424    0.000000   30.300516 ^ _12239_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12239_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12241_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06718_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06718_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04025_ (net)
                      0.489960    0.000000   29.660309 ^ _06724_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06724_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04031_ (net)
                      0.189311    0.000000   30.082550 ^ _06725_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06725_/X (sky130_fd_sc_hd__or2_2)
                                                         _00171_ (net)
                      0.041424    0.000000   30.300516 ^ _12241_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12241_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12242_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06729_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06729_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04035_ (net)
                      0.489960    0.000000   29.660309 ^ _06735_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06735_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04041_ (net)
                      0.189311    0.000000   30.082550 ^ _06736_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06736_/X (sky130_fd_sc_hd__or2_2)
                                                         _00172_ (net)
                      0.041424    0.000000   30.300516 ^ _12242_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12242_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12320_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06762_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06762_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04065_ (net)
                      0.489960    0.000000   29.660309 ^ _06768_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06768_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04071_ (net)
                      0.189311    0.000000   30.082550 ^ _06769_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06769_/X (sky130_fd_sc_hd__or2_2)
                                                         _00022_ (net)
                      0.041424    0.000000   30.300516 ^ _12320_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12320_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12321_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06773_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06773_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04075_ (net)
                      0.489960    0.000000   29.660309 ^ _06779_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06779_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04081_ (net)
                      0.189311    0.000000   30.082550 ^ _06780_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06780_/X (sky130_fd_sc_hd__or2_2)
                                                         _00033_ (net)
                      0.041424    0.000000   30.300516 ^ _12321_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12321_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12322_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06784_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06784_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04085_ (net)
                      0.489960    0.000000   29.660309 ^ _06790_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06790_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04091_ (net)
                      0.189311    0.000000   30.082550 ^ _06791_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06791_/X (sky130_fd_sc_hd__or2_2)
                                                         _00044_ (net)
                      0.041424    0.000000   30.300516 ^ _12322_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12322_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12326_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06828_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06828_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04125_ (net)
                      0.489960    0.000000   29.660309 ^ _06834_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06834_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04131_ (net)
                      0.189311    0.000000   30.082550 ^ _06835_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06835_/X (sky130_fd_sc_hd__or2_2)
                                                         _00062_ (net)
                      0.041424    0.000000   30.300516 ^ _12326_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12326_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12327_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06839_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06839_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04135_ (net)
                      0.489960    0.000000   29.660309 ^ _06845_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06845_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04141_ (net)
                      0.189311    0.000000   30.082550 ^ _06846_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06846_/X (sky130_fd_sc_hd__or2_2)
                                                         _00063_ (net)
                      0.041424    0.000000   30.300516 ^ _12327_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12327_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12328_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06850_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06850_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04145_ (net)
                      0.489960    0.000000   29.660309 ^ _06856_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06856_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04151_ (net)
                      0.189311    0.000000   30.082550 ^ _06857_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06857_/X (sky130_fd_sc_hd__or2_2)
                                                         _00001_ (net)
                      0.041424    0.000000   30.300516 ^ _12328_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12328_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12332_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06894_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06894_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04185_ (net)
                      0.489960    0.000000   29.660309 ^ _06900_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06900_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04191_ (net)
                      0.189311    0.000000   30.082550 ^ _06901_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06901_/X (sky130_fd_sc_hd__or2_2)
                                                         _00005_ (net)
                      0.041424    0.000000   30.300516 ^ _12332_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12332_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12333_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06905_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06905_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04195_ (net)
                      0.489960    0.000000   29.660309 ^ _06911_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06911_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04201_ (net)
                      0.189311    0.000000   30.082550 ^ _06912_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06912_/X (sky130_fd_sc_hd__or2_2)
                                                         _00006_ (net)
                      0.041424    0.000000   30.300516 ^ _12333_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12333_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12334_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06916_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06916_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04205_ (net)
                      0.489960    0.000000   29.660309 ^ _06922_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06922_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04211_ (net)
                      0.189311    0.000000   30.082550 ^ _06923_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06923_/X (sky130_fd_sc_hd__or2_2)
                                                         _00007_ (net)
                      0.041424    0.000000   30.300516 ^ _12334_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12334_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12336_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06938_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06938_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04225_ (net)
                      0.489960    0.000000   29.660309 ^ _06944_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06944_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04231_ (net)
                      0.189311    0.000000   30.082550 ^ _06945_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06945_/X (sky130_fd_sc_hd__or2_2)
                                                         _00009_ (net)
                      0.041424    0.000000   30.300516 ^ _12336_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12336_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12337_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06949_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06949_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04235_ (net)
                      0.489960    0.000000   29.660309 ^ _06955_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06955_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04241_ (net)
                      0.189311    0.000000   30.082550 ^ _06956_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06956_/X (sky130_fd_sc_hd__or2_2)
                                                         _00010_ (net)
                      0.041424    0.000000   30.300516 ^ _12337_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12337_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12338_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06960_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06960_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04245_ (net)
                      0.489960    0.000000   29.660309 ^ _06966_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _06966_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04251_ (net)
                      0.189311    0.000000   30.082550 ^ _06967_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _06967_/X (sky130_fd_sc_hd__or2_2)
                                                         _00012_ (net)
                      0.041424    0.000000   30.300516 ^ _12338_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12338_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07004_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07004_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04285_ (net)
                      0.489960    0.000000   29.660309 ^ _07010_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07010_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04291_ (net)
                      0.189311    0.000000   30.082550 ^ _07011_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07011_/X (sky130_fd_sc_hd__or2_2)
                                                         _00016_ (net)
                      0.041424    0.000000   30.300516 ^ _12342_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12342_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07026_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07026_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04305_ (net)
                      0.489960    0.000000   29.660309 ^ _07032_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07032_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04311_ (net)
                      0.189311    0.000000   30.082550 ^ _07033_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07033_/X (sky130_fd_sc_hd__or2_2)
                                                         _00018_ (net)
                      0.041424    0.000000   30.300516 ^ _12344_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12344_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07048_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07048_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04325_ (net)
                      0.489960    0.000000   29.660309 ^ _07054_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07054_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04331_ (net)
                      0.189311    0.000000   30.082550 ^ _07055_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07055_/X (sky130_fd_sc_hd__or2_2)
                                                         _00020_ (net)
                      0.041424    0.000000   30.300516 ^ _12346_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12346_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07070_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07070_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04345_ (net)
                      0.489960    0.000000   29.660309 ^ _07076_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07076_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04351_ (net)
                      0.189311    0.000000   30.082550 ^ _07077_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07077_/X (sky130_fd_sc_hd__or2_2)
                                                         _00023_ (net)
                      0.041424    0.000000   30.300516 ^ _12348_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12348_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07081_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07081_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04355_ (net)
                      0.489960    0.000000   29.660309 ^ _07087_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07087_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04361_ (net)
                      0.189311    0.000000   30.082550 ^ _07088_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07088_/X (sky130_fd_sc_hd__or2_2)
                                                         _00024_ (net)
                      0.041424    0.000000   30.300516 ^ _12349_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12349_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07114_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07114_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04385_ (net)
                      0.489960    0.000000   29.660309 ^ _07120_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07120_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04391_ (net)
                      0.189311    0.000000   30.082550 ^ _07121_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07121_/X (sky130_fd_sc_hd__or2_2)
                                                         _00027_ (net)
                      0.041424    0.000000   30.300516 ^ _12352_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12352_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07125_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07125_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04395_ (net)
                      0.489960    0.000000   29.660309 ^ _07131_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07131_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04401_ (net)
                      0.189311    0.000000   30.082550 ^ _07132_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07132_/X (sky130_fd_sc_hd__or2_2)
                                                         _00028_ (net)
                      0.041424    0.000000   30.300516 ^ _12353_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12353_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07136_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07136_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04405_ (net)
                      0.489960    0.000000   29.660309 ^ _07142_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07142_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04411_ (net)
                      0.189311    0.000000   30.082550 ^ _07143_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07143_/X (sky130_fd_sc_hd__or2_2)
                                                         _00029_ (net)
                      0.041424    0.000000   30.300516 ^ _12354_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12354_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07180_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07180_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04445_ (net)
                      0.489960    0.000000   29.660309 ^ _07186_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07186_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04451_ (net)
                      0.189311    0.000000   30.082550 ^ _07187_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07187_/X (sky130_fd_sc_hd__or2_2)
                                                         _00034_ (net)
                      0.041424    0.000000   30.300516 ^ _12358_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12358_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07191_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07191_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04455_ (net)
                      0.489960    0.000000   29.660309 ^ _07197_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07197_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04461_ (net)
                      0.189311    0.000000   30.082550 ^ _07198_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07198_/X (sky130_fd_sc_hd__or2_2)
                                                         _00035_ (net)
                      0.041424    0.000000   30.300516 ^ _12359_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12359_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07202_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07202_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04465_ (net)
                      0.489960    0.000000   29.660309 ^ _07208_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07208_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04471_ (net)
                      0.189311    0.000000   30.082550 ^ _07209_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07209_/X (sky130_fd_sc_hd__or2_2)
                                                         _00036_ (net)
                      0.041424    0.000000   30.300516 ^ _12360_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12360_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07246_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07246_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04505_ (net)
                      0.489960    0.000000   29.660309 ^ _07252_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07252_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04511_ (net)
                      0.189311    0.000000   30.082550 ^ _07253_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07253_/X (sky130_fd_sc_hd__or2_2)
                                                         _00040_ (net)
                      0.041424    0.000000   30.300516 ^ _12364_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12364_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07257_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07257_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04515_ (net)
                      0.489960    0.000000   29.660309 ^ _07263_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07263_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04521_ (net)
                      0.189311    0.000000   30.082550 ^ _07264_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07264_/X (sky130_fd_sc_hd__or2_2)
                                                         _00041_ (net)
                      0.041424    0.000000   30.300516 ^ _12365_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12365_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07268_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07268_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04525_ (net)
                      0.489960    0.000000   29.660309 ^ _07274_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07274_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04531_ (net)
                      0.189311    0.000000   30.082550 ^ _07275_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07275_/X (sky130_fd_sc_hd__or2_2)
                                                         _00042_ (net)
                      0.041424    0.000000   30.300516 ^ _12366_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12366_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07290_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07290_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04545_ (net)
                      0.489960    0.000000   29.660309 ^ _07296_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07296_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04551_ (net)
                      0.189311    0.000000   30.082550 ^ _07297_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07297_/X (sky130_fd_sc_hd__or2_2)
                                                         _00045_ (net)
                      0.041424    0.000000   30.300516 ^ _12368_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12368_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07301_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07301_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04555_ (net)
                      0.489960    0.000000   29.660309 ^ _07307_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07307_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04561_ (net)
                      0.189311    0.000000   30.082550 ^ _07308_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07308_/X (sky130_fd_sc_hd__or2_2)
                                                         _00046_ (net)
                      0.041424    0.000000   30.300516 ^ _12369_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12369_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07312_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07312_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04565_ (net)
                      0.489960    0.000000   29.660309 ^ _07318_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07318_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04571_ (net)
                      0.189311    0.000000   30.082550 ^ _07319_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07319_/X (sky130_fd_sc_hd__or2_2)
                                                         _00047_ (net)
                      0.041424    0.000000   30.300516 ^ _12370_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12370_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07356_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07356_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04605_ (net)
                      0.489960    0.000000   29.660309 ^ _07362_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07362_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04611_ (net)
                      0.189311    0.000000   30.082550 ^ _07363_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07363_/X (sky130_fd_sc_hd__or2_2)
                                                         _00051_ (net)
                      0.041424    0.000000   30.300516 ^ _12374_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12374_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12376_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07378_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07378_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04625_ (net)
                      0.489960    0.000000   29.660309 ^ _07384_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07384_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04631_ (net)
                      0.189311    0.000000   30.082550 ^ _07385_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07385_/X (sky130_fd_sc_hd__or2_2)
                                                         _00053_ (net)
                      0.041424    0.000000   30.300516 ^ _12376_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12376_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12378_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07400_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07400_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04645_ (net)
                      0.489960    0.000000   29.660309 ^ _07406_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07406_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04651_ (net)
                      0.189311    0.000000   30.082550 ^ _07407_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07407_/X (sky130_fd_sc_hd__or2_2)
                                                         _00056_ (net)
                      0.041424    0.000000   30.300516 ^ _12378_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12378_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12380_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07422_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07422_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04665_ (net)
                      0.489960    0.000000   29.660309 ^ _07428_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07428_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04671_ (net)
                      0.189311    0.000000   30.082550 ^ _07429_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07429_/X (sky130_fd_sc_hd__or2_2)
                                                         _00058_ (net)
                      0.041424    0.000000   30.300516 ^ _12380_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12380_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12381_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07433_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07433_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04675_ (net)
                      0.489960    0.000000   29.660309 ^ _07439_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07439_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04681_ (net)
                      0.189311    0.000000   30.082550 ^ _07440_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07440_/X (sky130_fd_sc_hd__or2_2)
                                                         _00059_ (net)
                      0.041424    0.000000   30.300516 ^ _12381_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12381_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13165_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07466_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07466_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04705_ (net)
                      0.489960    0.000000   29.660309 ^ _07472_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07472_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04711_ (net)
                      0.189311    0.000000   30.082550 ^ _07473_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07473_/X (sky130_fd_sc_hd__or2_2)
                                                         _00086_ (net)
                      0.041424    0.000000   30.300516 ^ _13165_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13165_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13166_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07477_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07477_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04715_ (net)
                      0.489960    0.000000   29.660309 ^ _07483_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07483_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04721_ (net)
                      0.189311    0.000000   30.082550 ^ _07484_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07484_/X (sky130_fd_sc_hd__or2_2)
                                                         _00097_ (net)
                      0.041424    0.000000   30.300516 ^ _13166_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13166_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13167_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07488_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07488_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04725_ (net)
                      0.489960    0.000000   29.660309 ^ _07494_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07494_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04731_ (net)
                      0.189311    0.000000   30.082550 ^ _07495_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07495_/X (sky130_fd_sc_hd__or2_2)
                                                         _00108_ (net)
                      0.041424    0.000000   30.300516 ^ _13167_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13167_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07532_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07532_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04765_ (net)
                      0.489960    0.000000   29.660309 ^ _07538_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07538_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04771_ (net)
                      0.189311    0.000000   30.082550 ^ _07539_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07539_/X (sky130_fd_sc_hd__or2_2)
                                                         _00126_ (net)
                      0.041424    0.000000   30.300516 ^ _13171_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13171_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07543_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07543_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04775_ (net)
                      0.489960    0.000000   29.660309 ^ _07549_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07549_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04781_ (net)
                      0.189311    0.000000   30.082550 ^ _07550_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07550_/X (sky130_fd_sc_hd__or2_2)
                                                         _00127_ (net)
                      0.041424    0.000000   30.300516 ^ _13172_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13172_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07554_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07554_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04785_ (net)
                      0.489960    0.000000   29.660309 ^ _07560_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07560_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04791_ (net)
                      0.189311    0.000000   30.082550 ^ _07561_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07561_/X (sky130_fd_sc_hd__or2_2)
                                                         _00065_ (net)
                      0.041424    0.000000   30.300516 ^ _13173_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13173_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13177_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07598_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07598_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04825_ (net)
                      0.489960    0.000000   29.660309 ^ _07604_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07604_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04831_ (net)
                      0.189311    0.000000   30.082550 ^ _07605_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07605_/X (sky130_fd_sc_hd__or2_2)
                                                         _00069_ (net)
                      0.041424    0.000000   30.300516 ^ _13177_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13177_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13178_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07609_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07609_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04835_ (net)
                      0.489960    0.000000   29.660309 ^ _07615_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07615_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04841_ (net)
                      0.189311    0.000000   30.082550 ^ _07616_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07616_/X (sky130_fd_sc_hd__or2_2)
                                                         _00070_ (net)
                      0.041424    0.000000   30.300516 ^ _13178_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13178_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13179_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07620_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07620_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04845_ (net)
                      0.489960    0.000000   29.660309 ^ _07626_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07626_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04851_ (net)
                      0.189311    0.000000   30.082550 ^ _07627_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07627_/X (sky130_fd_sc_hd__or2_2)
                                                         _00071_ (net)
                      0.041424    0.000000   30.300516 ^ _13179_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13179_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13181_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07642_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07642_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04865_ (net)
                      0.489960    0.000000   29.660309 ^ _07648_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07648_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04871_ (net)
                      0.189311    0.000000   30.082550 ^ _07649_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07649_/X (sky130_fd_sc_hd__or2_2)
                                                         _00073_ (net)
                      0.041424    0.000000   30.300516 ^ _13181_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13181_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13182_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07653_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07653_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04875_ (net)
                      0.489960    0.000000   29.660309 ^ _07659_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07659_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04881_ (net)
                      0.189311    0.000000   30.082550 ^ _07660_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07660_/X (sky130_fd_sc_hd__or2_2)
                                                         _00074_ (net)
                      0.041424    0.000000   30.300516 ^ _13182_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13182_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13183_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07664_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07664_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04885_ (net)
                      0.489960    0.000000   29.660309 ^ _07670_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07670_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04891_ (net)
                      0.189311    0.000000   30.082550 ^ _07671_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07671_/X (sky130_fd_sc_hd__or2_2)
                                                         _00076_ (net)
                      0.041424    0.000000   30.300516 ^ _13183_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13183_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13187_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07708_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07708_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04925_ (net)
                      0.489960    0.000000   29.660309 ^ _07714_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07714_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04931_ (net)
                      0.189311    0.000000   30.082550 ^ _07715_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07715_/X (sky130_fd_sc_hd__or2_2)
                                                         _00080_ (net)
                      0.041424    0.000000   30.300516 ^ _13187_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13187_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13189_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07730_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07730_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04945_ (net)
                      0.489960    0.000000   29.660309 ^ _07736_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07736_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04951_ (net)
                      0.189311    0.000000   30.082550 ^ _07737_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07737_/X (sky130_fd_sc_hd__or2_2)
                                                         _00082_ (net)
                      0.041424    0.000000   30.300516 ^ _13189_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13189_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13191_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07752_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07752_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04965_ (net)
                      0.489960    0.000000   29.660309 ^ _07758_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07758_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04971_ (net)
                      0.189311    0.000000   30.082550 ^ _07759_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07759_/X (sky130_fd_sc_hd__or2_2)
                                                         _00084_ (net)
                      0.041424    0.000000   30.300516 ^ _13191_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13191_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13193_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07774_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07774_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04985_ (net)
                      0.489960    0.000000   29.660309 ^ _07780_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07780_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04991_ (net)
                      0.189311    0.000000   30.082550 ^ _07781_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07781_/X (sky130_fd_sc_hd__or2_2)
                                                         _00087_ (net)
                      0.041424    0.000000   30.300516 ^ _13193_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13193_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13194_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07785_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07785_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04995_ (net)
                      0.489960    0.000000   29.660309 ^ _07791_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07791_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05001_ (net)
                      0.189311    0.000000   30.082550 ^ _07792_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07792_/X (sky130_fd_sc_hd__or2_2)
                                                         _00088_ (net)
                      0.041424    0.000000   30.300516 ^ _13194_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13194_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13197_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07818_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07818_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05025_ (net)
                      0.489960    0.000000   29.660309 ^ _07824_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07824_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05031_ (net)
                      0.189311    0.000000   30.082550 ^ _07825_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07825_/X (sky130_fd_sc_hd__or2_2)
                                                         _00091_ (net)
                      0.041424    0.000000   30.300516 ^ _13197_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13197_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07829_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07829_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05035_ (net)
                      0.489960    0.000000   29.660309 ^ _07835_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07835_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05041_ (net)
                      0.189311    0.000000   30.082550 ^ _07836_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07836_/X (sky130_fd_sc_hd__or2_2)
                                                         _00092_ (net)
                      0.041424    0.000000   30.300516 ^ _13198_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13198_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13199_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07840_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07840_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05045_ (net)
                      0.489960    0.000000   29.660309 ^ _07846_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07846_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05051_ (net)
                      0.189311    0.000000   30.082550 ^ _07847_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07847_/X (sky130_fd_sc_hd__or2_2)
                                                         _00093_ (net)
                      0.041424    0.000000   30.300516 ^ _13199_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13199_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13203_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07884_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07884_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05085_ (net)
                      0.489960    0.000000   29.660309 ^ _07890_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07890_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05091_ (net)
                      0.189311    0.000000   30.082550 ^ _07891_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07891_/X (sky130_fd_sc_hd__or2_2)
                                                         _00098_ (net)
                      0.041424    0.000000   30.300516 ^ _13203_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13203_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13204_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07895_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07895_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05095_ (net)
                      0.489960    0.000000   29.660309 ^ _07901_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07901_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05101_ (net)
                      0.189311    0.000000   30.082550 ^ _07902_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07902_/X (sky130_fd_sc_hd__or2_2)
                                                         _00099_ (net)
                      0.041424    0.000000   30.300516 ^ _13204_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13204_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13205_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07906_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07906_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05105_ (net)
                      0.489960    0.000000   29.660309 ^ _07912_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07912_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05111_ (net)
                      0.189311    0.000000   30.082550 ^ _07913_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07913_/X (sky130_fd_sc_hd__or2_2)
                                                         _00100_ (net)
                      0.041424    0.000000   30.300516 ^ _13205_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13205_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13209_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07950_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07950_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05145_ (net)
                      0.489960    0.000000   29.660309 ^ _07956_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07956_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05151_ (net)
                      0.189311    0.000000   30.082550 ^ _07957_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07957_/X (sky130_fd_sc_hd__or2_2)
                                                         _00104_ (net)
                      0.041424    0.000000   30.300516 ^ _13209_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13209_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13210_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07961_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07961_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05155_ (net)
                      0.489960    0.000000   29.660309 ^ _07967_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07967_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05161_ (net)
                      0.189311    0.000000   30.082550 ^ _07968_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07968_/X (sky130_fd_sc_hd__or2_2)
                                                         _00105_ (net)
                      0.041424    0.000000   30.300516 ^ _13210_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13210_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13211_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07972_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07972_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05165_ (net)
                      0.489960    0.000000   29.660309 ^ _07978_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _07978_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05171_ (net)
                      0.189311    0.000000   30.082550 ^ _07979_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _07979_/X (sky130_fd_sc_hd__or2_2)
                                                         _00106_ (net)
                      0.041424    0.000000   30.300516 ^ _13211_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13211_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13213_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07994_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07994_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05185_ (net)
                      0.489960    0.000000   29.660309 ^ _08000_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _08000_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05191_ (net)
                      0.189311    0.000000   30.082550 ^ _08001_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _08001_/X (sky130_fd_sc_hd__or2_2)
                                                         _00109_ (net)
                      0.041424    0.000000   30.300516 ^ _13213_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13213_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13214_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _08005_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _08005_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05195_ (net)
                      0.489960    0.000000   29.660309 ^ _08011_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _08011_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05201_ (net)
                      0.189311    0.000000   30.082550 ^ _08012_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _08012_/X (sky130_fd_sc_hd__or2_2)
                                                         _00110_ (net)
                      0.041424    0.000000   30.300516 ^ _13214_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13214_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13215_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _08016_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _08016_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05205_ (net)
                      0.489960    0.000000   29.660309 ^ _08022_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _08022_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05211_ (net)
                      0.189311    0.000000   30.082550 ^ _08023_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _08023_/X (sky130_fd_sc_hd__or2_2)
                                                         _00111_ (net)
                      0.041424    0.000000   30.300516 ^ _13215_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13215_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _08060_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _08060_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05245_ (net)
                      0.489960    0.000000   29.660309 ^ _08066_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _08066_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05251_ (net)
                      0.189311    0.000000   30.082550 ^ _08067_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _08067_/X (sky130_fd_sc_hd__or2_2)
                                                         _00115_ (net)
                      0.041424    0.000000   30.300516 ^ _13219_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13219_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _08082_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _08082_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05265_ (net)
                      0.489960    0.000000   29.660309 ^ _08088_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _08088_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05271_ (net)
                      0.189311    0.000000   30.082550 ^ _08089_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _08089_/X (sky130_fd_sc_hd__or2_2)
                                                         _00117_ (net)
                      0.041424    0.000000   30.300516 ^ _13221_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13221_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _08104_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _08104_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05285_ (net)
                      0.489960    0.000000   29.660309 ^ _08110_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _08110_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05291_ (net)
                      0.189311    0.000000   30.082550 ^ _08111_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _08111_/X (sky130_fd_sc_hd__or2_2)
                                                         _00120_ (net)
                      0.041424    0.000000   30.300516 ^ _13223_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13223_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _08126_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _08126_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05305_ (net)
                      0.489960    0.000000   29.660309 ^ _08132_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _08132_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05311_ (net)
                      0.189311    0.000000   30.082550 ^ _08133_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _08133_/X (sky130_fd_sc_hd__or2_2)
                                                         _00122_ (net)
                      0.041424    0.000000   30.300516 ^ _13225_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13225_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _08137_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _08137_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05315_ (net)
                      0.489960    0.000000   29.660309 ^ _08143_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _08143_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05321_ (net)
                      0.189311    0.000000   30.082550 ^ _08144_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _08144_/X (sky130_fd_sc_hd__or2_2)
                                                         _00123_ (net)
                      0.041424    0.000000   30.300516 ^ _13226_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13226_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _14499_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _08170_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _08170_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05345_ (net)
                      0.489960    0.000000   29.660309 ^ _08176_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.189311    0.422242   30.082550 ^ _08176_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05351_ (net)
                      0.189311    0.000000   30.082550 ^ _08177_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041424    0.217966   30.300516 ^ _08177_/X (sky130_fd_sc_hd__or2_2)
                                                         _00128_ (net)
                      0.041424    0.000000   30.300516 ^ _14499_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.300516   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14499_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119708    9.630292   library setup time
                                              9.630292   data required time
---------------------------------------------------------------------------------------------
                                              9.630292   data required time
                                            -30.300516   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.670225   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _11478_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06164_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06164_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03521_ (net)
                      0.489960    0.000000   29.660309 ^ _06174_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06174_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03531_ (net)
                      0.159843    0.000000   30.082550 ^ _06175_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06175_/X (sky130_fd_sc_hd__or2_2)
                                                         _00181_ (net)
                      0.041277    0.000000   30.286640 ^ _11478_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11478_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _11496_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06179_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06179_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03535_ (net)
                      0.489960    0.000000   29.660309 ^ _06185_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06185_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03541_ (net)
                      0.159843    0.000000   30.082550 ^ _06186_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06186_/X (sky130_fd_sc_hd__or2_2)
                                                         _00182_ (net)
                      0.041277    0.000000   30.286640 ^ _11496_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11496_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12196_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06223_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06223_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03575_ (net)
                      0.489960    0.000000   29.660309 ^ _06229_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06229_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03581_ (net)
                      0.159843    0.000000   30.082550 ^ _06230_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06230_/X (sky130_fd_sc_hd__or2_2)
                                                         _00149_ (net)
                      0.041277    0.000000   30.286640 ^ _12196_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12196_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12200_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06267_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06267_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03615_ (net)
                      0.489960    0.000000   29.660309 ^ _06273_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06273_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03621_ (net)
                      0.159843    0.000000   30.082550 ^ _06274_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06274_/X (sky130_fd_sc_hd__or2_2)
                                                         _00153_ (net)
                      0.041277    0.000000   30.286640 ^ _12200_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12200_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12201_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06278_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06278_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03625_ (net)
                      0.489960    0.000000   29.660309 ^ _06284_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06284_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03631_ (net)
                      0.159843    0.000000   30.082550 ^ _06285_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06285_/X (sky130_fd_sc_hd__or2_2)
                                                         _00154_ (net)
                      0.041277    0.000000   30.286640 ^ _12201_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12201_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12202_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06289_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06289_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03635_ (net)
                      0.489960    0.000000   29.660309 ^ _06295_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06295_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03641_ (net)
                      0.159843    0.000000   30.082550 ^ _06296_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06296_/X (sky130_fd_sc_hd__or2_2)
                                                         _00155_ (net)
                      0.041277    0.000000   30.286640 ^ _12202_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12202_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12204_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06311_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06311_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03655_ (net)
                      0.489960    0.000000   29.660309 ^ _06317_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06317_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03661_ (net)
                      0.159843    0.000000   30.082550 ^ _06318_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06318_/X (sky130_fd_sc_hd__or2_2)
                                                         _00133_ (net)
                      0.041277    0.000000   30.286640 ^ _12204_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12204_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12206_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06333_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06333_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03675_ (net)
                      0.489960    0.000000   29.660309 ^ _06339_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06339_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03681_ (net)
                      0.159843    0.000000   30.082550 ^ _06340_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06340_/X (sky130_fd_sc_hd__or2_2)
                                                         _00135_ (net)
                      0.041277    0.000000   30.286640 ^ _12206_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12206_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12208_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06355_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06355_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03695_ (net)
                      0.489960    0.000000   29.660309 ^ _06361_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06361_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03701_ (net)
                      0.159843    0.000000   30.082550 ^ _06362_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06362_/X (sky130_fd_sc_hd__or2_2)
                                                         _00137_ (net)
                      0.041277    0.000000   30.286640 ^ _12208_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12208_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12211_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06388_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06388_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03725_ (net)
                      0.489960    0.000000   29.660309 ^ _06394_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06394_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03731_ (net)
                      0.159843    0.000000   30.082550 ^ _06395_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06395_/X (sky130_fd_sc_hd__or2_2)
                                                         _00140_ (net)
                      0.041277    0.000000   30.286640 ^ _12211_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12211_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12212_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06399_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06399_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03735_ (net)
                      0.489960    0.000000   29.660309 ^ _06405_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06405_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03741_ (net)
                      0.159843    0.000000   30.082550 ^ _06406_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06406_/X (sky130_fd_sc_hd__or2_2)
                                                         _00141_ (net)
                      0.041277    0.000000   30.286640 ^ _12212_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12212_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06443_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06443_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03775_ (net)
                      0.489960    0.000000   29.660309 ^ _06449_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06449_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03781_ (net)
                      0.159843    0.000000   30.082550 ^ _06450_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06450_/X (sky130_fd_sc_hd__or2_2)
                                                         _00146_ (net)
                      0.041277    0.000000   30.286640 ^ _12216_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12216_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06454_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06454_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03785_ (net)
                      0.489960    0.000000   29.660309 ^ _06460_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06460_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03791_ (net)
                      0.159843    0.000000   30.082550 ^ _06461_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06461_/X (sky130_fd_sc_hd__or2_2)
                                                         _00147_ (net)
                      0.041277    0.000000   30.286640 ^ _12217_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12217_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06465_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06465_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03795_ (net)
                      0.489960    0.000000   29.660309 ^ _06471_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06471_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03801_ (net)
                      0.159843    0.000000   30.082550 ^ _06472_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06472_/X (sky130_fd_sc_hd__or2_2)
                                                         _00156_ (net)
                      0.041277    0.000000   30.286640 ^ _12218_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12218_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06509_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06509_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03835_ (net)
                      0.489960    0.000000   29.660309 ^ _06515_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06515_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03841_ (net)
                      0.159843    0.000000   30.082550 ^ _06516_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06516_/X (sky130_fd_sc_hd__or2_2)
                                                         _00175_ (net)
                      0.041277    0.000000   30.286640 ^ _12222_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12222_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06520_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06520_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03845_ (net)
                      0.489960    0.000000   29.660309 ^ _06526_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06526_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03851_ (net)
                      0.159843    0.000000   30.082550 ^ _06527_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06527_/X (sky130_fd_sc_hd__or2_2)
                                                         _00176_ (net)
                      0.041277    0.000000   30.286640 ^ _12223_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12223_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06531_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06531_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03855_ (net)
                      0.489960    0.000000   29.660309 ^ _06537_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06537_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03861_ (net)
                      0.159843    0.000000   30.082550 ^ _06538_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06538_/X (sky130_fd_sc_hd__or2_2)
                                                         _00177_ (net)
                      0.041277    0.000000   30.286640 ^ _12224_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12224_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12228_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06575_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06575_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03895_ (net)
                      0.489960    0.000000   29.660309 ^ _06581_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06581_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03901_ (net)
                      0.159843    0.000000   30.082550 ^ _06582_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06582_/X (sky130_fd_sc_hd__or2_2)
                                                         _00157_ (net)
                      0.041277    0.000000   30.286640 ^ _12228_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12228_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12232_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06619_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06619_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03935_ (net)
                      0.489960    0.000000   29.660309 ^ _06625_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06625_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03941_ (net)
                      0.159843    0.000000   30.082550 ^ _06626_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06626_/X (sky130_fd_sc_hd__or2_2)
                                                         _00161_ (net)
                      0.041277    0.000000   30.286640 ^ _12232_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12232_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12233_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06630_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06630_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03945_ (net)
                      0.489960    0.000000   29.660309 ^ _06636_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06636_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03951_ (net)
                      0.159843    0.000000   30.082550 ^ _06637_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06637_/X (sky130_fd_sc_hd__or2_2)
                                                         _00162_ (net)
                      0.041277    0.000000   30.286640 ^ _12233_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12233_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12234_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06641_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06641_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03955_ (net)
                      0.489960    0.000000   29.660309 ^ _06647_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06647_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03961_ (net)
                      0.159843    0.000000   30.082550 ^ _06648_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06648_/X (sky130_fd_sc_hd__or2_2)
                                                         _00163_ (net)
                      0.041277    0.000000   30.286640 ^ _12234_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12234_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12236_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06663_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06663_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03975_ (net)
                      0.489960    0.000000   29.660309 ^ _06669_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06669_/X (sky130_fd_sc_hd__a22o_2)
                                                         _03981_ (net)
                      0.159843    0.000000   30.082550 ^ _06670_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06670_/X (sky130_fd_sc_hd__or2_2)
                                                         _00165_ (net)
                      0.041277    0.000000   30.286640 ^ _12236_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12236_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12238_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06685_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06685_/X (sky130_fd_sc_hd__a221o_2)
                                                         _03995_ (net)
                      0.489960    0.000000   29.660309 ^ _06691_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06691_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04001_ (net)
                      0.159843    0.000000   30.082550 ^ _06692_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06692_/X (sky130_fd_sc_hd__or2_2)
                                                         _00168_ (net)
                      0.041277    0.000000   30.286640 ^ _12238_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12238_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12240_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06707_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06707_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04015_ (net)
                      0.489960    0.000000   29.660309 ^ _06713_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06713_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04021_ (net)
                      0.159843    0.000000   30.082550 ^ _06714_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06714_/X (sky130_fd_sc_hd__or2_2)
                                                         _00170_ (net)
                      0.041277    0.000000   30.286640 ^ _12240_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12240_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12318_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06740_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06740_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04045_ (net)
                      0.489960    0.000000   29.660309 ^ _06746_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06746_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04051_ (net)
                      0.159843    0.000000   30.082550 ^ _06747_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06747_/X (sky130_fd_sc_hd__or2_2)
                                                         _00000_ (net)
                      0.041277    0.000000   30.286640 ^ _12318_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12318_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12319_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06751_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06751_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04055_ (net)
                      0.489960    0.000000   29.660309 ^ _06757_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06757_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04061_ (net)
                      0.159843    0.000000   30.082550 ^ _06758_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06758_/X (sky130_fd_sc_hd__or2_2)
                                                         _00011_ (net)
                      0.041277    0.000000   30.286640 ^ _12319_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12319_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12323_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06795_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06795_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04095_ (net)
                      0.489960    0.000000   29.660309 ^ _06801_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06801_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04101_ (net)
                      0.159843    0.000000   30.082550 ^ _06802_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06802_/X (sky130_fd_sc_hd__or2_2)
                                                         _00055_ (net)
                      0.041277    0.000000   30.286640 ^ _12323_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12323_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12324_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06806_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06806_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04105_ (net)
                      0.489960    0.000000   29.660309 ^ _06812_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06812_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04111_ (net)
                      0.159843    0.000000   30.082550 ^ _06813_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06813_/X (sky130_fd_sc_hd__or2_2)
                                                         _00060_ (net)
                      0.041277    0.000000   30.286640 ^ _12324_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12324_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12325_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06817_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06817_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04115_ (net)
                      0.489960    0.000000   29.660309 ^ _06823_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06823_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04121_ (net)
                      0.159843    0.000000   30.082550 ^ _06824_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06824_/X (sky130_fd_sc_hd__or2_2)
                                                         _00061_ (net)
                      0.041277    0.000000   30.286640 ^ _12325_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12325_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12329_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06861_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06861_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04155_ (net)
                      0.489960    0.000000   29.660309 ^ _06867_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06867_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04161_ (net)
                      0.159843    0.000000   30.082550 ^ _06868_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06868_/X (sky130_fd_sc_hd__or2_2)
                                                         _00002_ (net)
                      0.041277    0.000000   30.286640 ^ _12329_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12329_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12330_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06872_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06872_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04165_ (net)
                      0.489960    0.000000   29.660309 ^ _06878_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06878_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04171_ (net)
                      0.159843    0.000000   30.082550 ^ _06879_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06879_/X (sky130_fd_sc_hd__or2_2)
                                                         _00003_ (net)
                      0.041277    0.000000   30.286640 ^ _12330_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12330_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12331_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06883_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06883_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04175_ (net)
                      0.489960    0.000000   29.660309 ^ _06889_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06889_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04181_ (net)
                      0.159843    0.000000   30.082550 ^ _06890_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06890_/X (sky130_fd_sc_hd__or2_2)
                                                         _00004_ (net)
                      0.041277    0.000000   30.286640 ^ _12331_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12331_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12335_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06927_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06927_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04215_ (net)
                      0.489960    0.000000   29.660309 ^ _06933_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06933_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04221_ (net)
                      0.159843    0.000000   30.082550 ^ _06934_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06934_/X (sky130_fd_sc_hd__or2_2)
                                                         _00008_ (net)
                      0.041277    0.000000   30.286640 ^ _12335_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12335_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12339_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06971_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06971_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04255_ (net)
                      0.489960    0.000000   29.660309 ^ _06977_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06977_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04261_ (net)
                      0.159843    0.000000   30.082550 ^ _06978_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06978_/X (sky130_fd_sc_hd__or2_2)
                                                         _00013_ (net)
                      0.041277    0.000000   30.286640 ^ _12339_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12339_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12340_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06982_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06982_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04265_ (net)
                      0.489960    0.000000   29.660309 ^ _06988_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06988_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04271_ (net)
                      0.159843    0.000000   30.082550 ^ _06989_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _06989_/X (sky130_fd_sc_hd__or2_2)
                                                         _00014_ (net)
                      0.041277    0.000000   30.286640 ^ _12340_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12340_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12341_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _06993_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _06993_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04275_ (net)
                      0.489960    0.000000   29.660309 ^ _06999_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _06999_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04281_ (net)
                      0.159843    0.000000   30.082550 ^ _07000_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07000_/X (sky130_fd_sc_hd__or2_2)
                                                         _00015_ (net)
                      0.041277    0.000000   30.286640 ^ _12341_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12341_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07015_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07015_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04295_ (net)
                      0.489960    0.000000   29.660309 ^ _07021_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07021_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04301_ (net)
                      0.159843    0.000000   30.082550 ^ _07022_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07022_/X (sky130_fd_sc_hd__or2_2)
                                                         _00017_ (net)
                      0.041277    0.000000   30.286640 ^ _12343_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12343_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07037_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07037_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04315_ (net)
                      0.489960    0.000000   29.660309 ^ _07043_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07043_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04321_ (net)
                      0.159843    0.000000   30.082550 ^ _07044_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07044_/X (sky130_fd_sc_hd__or2_2)
                                                         _00019_ (net)
                      0.041277    0.000000   30.286640 ^ _12345_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12345_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07059_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07059_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04335_ (net)
                      0.489960    0.000000   29.660309 ^ _07065_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07065_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04341_ (net)
                      0.159843    0.000000   30.082550 ^ _07066_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07066_/X (sky130_fd_sc_hd__or2_2)
                                                         _00021_ (net)
                      0.041277    0.000000   30.286640 ^ _12347_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12347_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07092_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07092_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04365_ (net)
                      0.489960    0.000000   29.660309 ^ _07098_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07098_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04371_ (net)
                      0.159843    0.000000   30.082550 ^ _07099_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07099_/X (sky130_fd_sc_hd__or2_2)
                                                         _00025_ (net)
                      0.041277    0.000000   30.286640 ^ _12350_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12350_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07103_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07103_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04375_ (net)
                      0.489960    0.000000   29.660309 ^ _07109_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07109_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04381_ (net)
                      0.159843    0.000000   30.082550 ^ _07110_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07110_/X (sky130_fd_sc_hd__or2_2)
                                                         _00026_ (net)
                      0.041277    0.000000   30.286640 ^ _12351_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12351_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07147_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07147_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04415_ (net)
                      0.489960    0.000000   29.660309 ^ _07153_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07153_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04421_ (net)
                      0.159843    0.000000   30.082550 ^ _07154_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07154_/X (sky130_fd_sc_hd__or2_2)
                                                         _00030_ (net)
                      0.041277    0.000000   30.286640 ^ _12355_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12355_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07158_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07158_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04425_ (net)
                      0.489960    0.000000   29.660309 ^ _07164_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07164_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04431_ (net)
                      0.159843    0.000000   30.082550 ^ _07165_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07165_/X (sky130_fd_sc_hd__or2_2)
                                                         _00031_ (net)
                      0.041277    0.000000   30.286640 ^ _12356_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12356_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07169_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07169_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04435_ (net)
                      0.489960    0.000000   29.660309 ^ _07175_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07175_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04441_ (net)
                      0.159843    0.000000   30.082550 ^ _07176_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07176_/X (sky130_fd_sc_hd__or2_2)
                                                         _00032_ (net)
                      0.041277    0.000000   30.286640 ^ _12357_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12357_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07213_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07213_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04475_ (net)
                      0.489960    0.000000   29.660309 ^ _07219_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07219_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04481_ (net)
                      0.159843    0.000000   30.082550 ^ _07220_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07220_/X (sky130_fd_sc_hd__or2_2)
                                                         _00037_ (net)
                      0.041277    0.000000   30.286640 ^ _12361_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12361_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07224_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07224_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04485_ (net)
                      0.489960    0.000000   29.660309 ^ _07230_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07230_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04491_ (net)
                      0.159843    0.000000   30.082550 ^ _07231_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07231_/X (sky130_fd_sc_hd__or2_2)
                                                         _00038_ (net)
                      0.041277    0.000000   30.286640 ^ _12362_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12362_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07235_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07235_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04495_ (net)
                      0.489960    0.000000   29.660309 ^ _07241_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07241_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04501_ (net)
                      0.159843    0.000000   30.082550 ^ _07242_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07242_/X (sky130_fd_sc_hd__or2_2)
                                                         _00039_ (net)
                      0.041277    0.000000   30.286640 ^ _12363_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12363_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07279_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07279_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04535_ (net)
                      0.489960    0.000000   29.660309 ^ _07285_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07285_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04541_ (net)
                      0.159843    0.000000   30.082550 ^ _07286_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07286_/X (sky130_fd_sc_hd__or2_2)
                                                         _00043_ (net)
                      0.041277    0.000000   30.286640 ^ _12367_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12367_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07323_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07323_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04575_ (net)
                      0.489960    0.000000   29.660309 ^ _07329_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07329_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04581_ (net)
                      0.159843    0.000000   30.082550 ^ _07330_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07330_/X (sky130_fd_sc_hd__or2_2)
                                                         _00048_ (net)
                      0.041277    0.000000   30.286640 ^ _12371_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12371_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07334_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07334_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04585_ (net)
                      0.489960    0.000000   29.660309 ^ _07340_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07340_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04591_ (net)
                      0.159843    0.000000   30.082550 ^ _07341_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07341_/X (sky130_fd_sc_hd__or2_2)
                                                         _00049_ (net)
                      0.041277    0.000000   30.286640 ^ _12372_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12372_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07345_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07345_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04595_ (net)
                      0.489960    0.000000   29.660309 ^ _07351_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07351_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04601_ (net)
                      0.159843    0.000000   30.082550 ^ _07352_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07352_/X (sky130_fd_sc_hd__or2_2)
                                                         _00050_ (net)
                      0.041277    0.000000   30.286640 ^ _12373_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12373_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12375_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07367_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07367_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04615_ (net)
                      0.489960    0.000000   29.660309 ^ _07373_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07373_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04621_ (net)
                      0.159843    0.000000   30.082550 ^ _07374_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07374_/X (sky130_fd_sc_hd__or2_2)
                                                         _00052_ (net)
                      0.041277    0.000000   30.286640 ^ _12375_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12375_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12377_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07389_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07389_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04635_ (net)
                      0.489960    0.000000   29.660309 ^ _07395_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07395_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04641_ (net)
                      0.159843    0.000000   30.082550 ^ _07396_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07396_/X (sky130_fd_sc_hd__or2_2)
                                                         _00054_ (net)
                      0.041277    0.000000   30.286640 ^ _12377_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12377_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12379_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07411_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07411_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04655_ (net)
                      0.489960    0.000000   29.660309 ^ _07417_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07417_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04661_ (net)
                      0.159843    0.000000   30.082550 ^ _07418_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07418_/X (sky130_fd_sc_hd__or2_2)
                                                         _00057_ (net)
                      0.041277    0.000000   30.286640 ^ _12379_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12379_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13163_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07444_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07444_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04685_ (net)
                      0.489960    0.000000   29.660309 ^ _07450_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07450_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04691_ (net)
                      0.159843    0.000000   30.082550 ^ _07451_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07451_/X (sky130_fd_sc_hd__or2_2)
                                                         _00064_ (net)
                      0.041277    0.000000   30.286640 ^ _13163_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13163_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13164_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07455_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07455_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04695_ (net)
                      0.489960    0.000000   29.660309 ^ _07461_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07461_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04701_ (net)
                      0.159843    0.000000   30.082550 ^ _07462_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07462_/X (sky130_fd_sc_hd__or2_2)
                                                         _00075_ (net)
                      0.041277    0.000000   30.286640 ^ _13164_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13164_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13168_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07499_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07499_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04735_ (net)
                      0.489960    0.000000   29.660309 ^ _07505_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07505_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04741_ (net)
                      0.159843    0.000000   30.082550 ^ _07506_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07506_/X (sky130_fd_sc_hd__or2_2)
                                                         _00119_ (net)
                      0.041277    0.000000   30.286640 ^ _13168_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13168_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07510_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07510_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04745_ (net)
                      0.489960    0.000000   29.660309 ^ _07516_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07516_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04751_ (net)
                      0.159843    0.000000   30.082550 ^ _07517_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07517_/X (sky130_fd_sc_hd__or2_2)
                                                         _00124_ (net)
                      0.041277    0.000000   30.286640 ^ _13169_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13169_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07521_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07521_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04755_ (net)
                      0.489960    0.000000   29.660309 ^ _07527_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07527_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04761_ (net)
                      0.159843    0.000000   30.082550 ^ _07528_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07528_/X (sky130_fd_sc_hd__or2_2)
                                                         _00125_ (net)
                      0.041277    0.000000   30.286640 ^ _13170_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13170_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07565_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07565_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04795_ (net)
                      0.489960    0.000000   29.660309 ^ _07571_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07571_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04801_ (net)
                      0.159843    0.000000   30.082550 ^ _07572_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07572_/X (sky130_fd_sc_hd__or2_2)
                                                         _00066_ (net)
                      0.041277    0.000000   30.286640 ^ _13174_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13174_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13175_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07576_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07576_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04805_ (net)
                      0.489960    0.000000   29.660309 ^ _07582_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07582_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04811_ (net)
                      0.159843    0.000000   30.082550 ^ _07583_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07583_/X (sky130_fd_sc_hd__or2_2)
                                                         _00067_ (net)
                      0.041277    0.000000   30.286640 ^ _13175_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13175_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13176_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07587_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07587_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04815_ (net)
                      0.489960    0.000000   29.660309 ^ _07593_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07593_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04821_ (net)
                      0.159843    0.000000   30.082550 ^ _07594_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07594_/X (sky130_fd_sc_hd__or2_2)
                                                         _00068_ (net)
                      0.041277    0.000000   30.286640 ^ _13176_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13176_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13180_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07631_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07631_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04855_ (net)
                      0.489960    0.000000   29.660309 ^ _07637_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07637_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04861_ (net)
                      0.159843    0.000000   30.082550 ^ _07638_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07638_/X (sky130_fd_sc_hd__or2_2)
                                                         _00072_ (net)
                      0.041277    0.000000   30.286640 ^ _13180_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13180_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13184_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07675_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07675_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04895_ (net)
                      0.489960    0.000000   29.660309 ^ _07681_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07681_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04901_ (net)
                      0.159843    0.000000   30.082550 ^ _07682_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07682_/X (sky130_fd_sc_hd__or2_2)
                                                         _00077_ (net)
                      0.041277    0.000000   30.286640 ^ _13184_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13184_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13185_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07686_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07686_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04905_ (net)
                      0.489960    0.000000   29.660309 ^ _07692_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07692_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04911_ (net)
                      0.159843    0.000000   30.082550 ^ _07693_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07693_/X (sky130_fd_sc_hd__or2_2)
                                                         _00078_ (net)
                      0.041277    0.000000   30.286640 ^ _13185_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13185_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13186_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07697_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07697_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04915_ (net)
                      0.489960    0.000000   29.660309 ^ _07703_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07703_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04921_ (net)
                      0.159843    0.000000   30.082550 ^ _07704_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07704_/X (sky130_fd_sc_hd__or2_2)
                                                         _00079_ (net)
                      0.041277    0.000000   30.286640 ^ _13186_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13186_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13188_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07719_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07719_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04935_ (net)
                      0.489960    0.000000   29.660309 ^ _07725_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07725_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04941_ (net)
                      0.159843    0.000000   30.082550 ^ _07726_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07726_/X (sky130_fd_sc_hd__or2_2)
                                                         _00081_ (net)
                      0.041277    0.000000   30.286640 ^ _13188_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13188_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13190_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07741_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07741_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04955_ (net)
                      0.489960    0.000000   29.660309 ^ _07747_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07747_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04961_ (net)
                      0.159843    0.000000   30.082550 ^ _07748_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07748_/X (sky130_fd_sc_hd__or2_2)
                                                         _00083_ (net)
                      0.041277    0.000000   30.286640 ^ _13190_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13190_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13192_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07763_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07763_/X (sky130_fd_sc_hd__a221o_2)
                                                         _04975_ (net)
                      0.489960    0.000000   29.660309 ^ _07769_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07769_/X (sky130_fd_sc_hd__a22o_2)
                                                         _04981_ (net)
                      0.159843    0.000000   30.082550 ^ _07770_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07770_/X (sky130_fd_sc_hd__or2_2)
                                                         _00085_ (net)
                      0.041277    0.000000   30.286640 ^ _13192_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13192_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13195_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07796_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07796_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05005_ (net)
                      0.489960    0.000000   29.660309 ^ _07802_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07802_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05011_ (net)
                      0.159843    0.000000   30.082550 ^ _07803_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07803_/X (sky130_fd_sc_hd__or2_2)
                                                         _00089_ (net)
                      0.041277    0.000000   30.286640 ^ _13195_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13195_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13196_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07807_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07807_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05015_ (net)
                      0.489960    0.000000   29.660309 ^ _07813_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07813_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05021_ (net)
                      0.159843    0.000000   30.082550 ^ _07814_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07814_/X (sky130_fd_sc_hd__or2_2)
                                                         _00090_ (net)
                      0.041277    0.000000   30.286640 ^ _13196_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13196_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13200_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07851_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07851_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05055_ (net)
                      0.489960    0.000000   29.660309 ^ _07857_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07857_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05061_ (net)
                      0.159843    0.000000   30.082550 ^ _07858_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07858_/X (sky130_fd_sc_hd__or2_2)
                                                         _00094_ (net)
                      0.041277    0.000000   30.286640 ^ _13200_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13200_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13201_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07862_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07862_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05065_ (net)
                      0.489960    0.000000   29.660309 ^ _07868_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07868_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05071_ (net)
                      0.159843    0.000000   30.082550 ^ _07869_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07869_/X (sky130_fd_sc_hd__or2_2)
                                                         _00095_ (net)
                      0.041277    0.000000   30.286640 ^ _13201_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13201_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13202_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07873_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07873_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05075_ (net)
                      0.489960    0.000000   29.660309 ^ _07879_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07879_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05081_ (net)
                      0.159843    0.000000   30.082550 ^ _07880_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07880_/X (sky130_fd_sc_hd__or2_2)
                                                         _00096_ (net)
                      0.041277    0.000000   30.286640 ^ _13202_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13202_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13206_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07917_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07917_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05115_ (net)
                      0.489960    0.000000   29.660309 ^ _07923_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07923_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05121_ (net)
                      0.159843    0.000000   30.082550 ^ _07924_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07924_/X (sky130_fd_sc_hd__or2_2)
                                                         _00101_ (net)
                      0.041277    0.000000   30.286640 ^ _13206_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13206_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13207_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07928_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07928_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05125_ (net)
                      0.489960    0.000000   29.660309 ^ _07934_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07934_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05131_ (net)
                      0.159843    0.000000   30.082550 ^ _07935_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07935_/X (sky130_fd_sc_hd__or2_2)
                                                         _00102_ (net)
                      0.041277    0.000000   30.286640 ^ _13207_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13207_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13208_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07939_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07939_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05135_ (net)
                      0.489960    0.000000   29.660309 ^ _07945_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07945_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05141_ (net)
                      0.159843    0.000000   30.082550 ^ _07946_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07946_/X (sky130_fd_sc_hd__or2_2)
                                                         _00103_ (net)
                      0.041277    0.000000   30.286640 ^ _13208_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13208_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13212_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _07983_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _07983_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05175_ (net)
                      0.489960    0.000000   29.660309 ^ _07989_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _07989_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05181_ (net)
                      0.159843    0.000000   30.082550 ^ _07990_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _07990_/X (sky130_fd_sc_hd__or2_2)
                                                         _00107_ (net)
                      0.041277    0.000000   30.286640 ^ _13212_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13212_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _08027_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _08027_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05215_ (net)
                      0.489960    0.000000   29.660309 ^ _08033_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _08033_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05221_ (net)
                      0.159843    0.000000   30.082550 ^ _08034_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _08034_/X (sky130_fd_sc_hd__or2_2)
                                                         _00112_ (net)
                      0.041277    0.000000   30.286640 ^ _13216_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13216_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _08038_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _08038_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05225_ (net)
                      0.489960    0.000000   29.660309 ^ _08044_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _08044_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05231_ (net)
                      0.159843    0.000000   30.082550 ^ _08045_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _08045_/X (sky130_fd_sc_hd__or2_2)
                                                         _00113_ (net)
                      0.041277    0.000000   30.286640 ^ _13217_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13217_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _08049_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _08049_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05235_ (net)
                      0.489960    0.000000   29.660309 ^ _08055_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _08055_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05241_ (net)
                      0.159843    0.000000   30.082550 ^ _08056_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _08056_/X (sky130_fd_sc_hd__or2_2)
                                                         _00114_ (net)
                      0.041277    0.000000   30.286640 ^ _13218_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13218_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _08071_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _08071_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05255_ (net)
                      0.489960    0.000000   29.660309 ^ _08077_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _08077_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05261_ (net)
                      0.159843    0.000000   30.082550 ^ _08078_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _08078_/X (sky130_fd_sc_hd__or2_2)
                                                         _00116_ (net)
                      0.041277    0.000000   30.286640 ^ _13220_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13220_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _08093_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _08093_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05275_ (net)
                      0.489960    0.000000   29.660309 ^ _08099_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _08099_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05281_ (net)
                      0.159843    0.000000   30.082550 ^ _08100_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _08100_/X (sky130_fd_sc_hd__or2_2)
                                                         _00118_ (net)
                      0.041277    0.000000   30.286640 ^ _13222_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13222_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _08115_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _08115_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05295_ (net)
                      0.489960    0.000000   29.660309 ^ _08121_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _08121_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05301_ (net)
                      0.159843    0.000000   30.082550 ^ _08122_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _08122_/X (sky130_fd_sc_hd__or2_2)
                                                         _00121_ (net)
                      0.041277    0.000000   30.286640 ^ _13224_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13224_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13495_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _08148_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _08148_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05325_ (net)
                      0.489960    0.000000   29.660309 ^ _08154_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _08154_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05331_ (net)
                      0.159843    0.000000   30.082550 ^ _08155_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _08155_/X (sky130_fd_sc_hd__or2_2)
                                                         _00130_ (net)
                      0.041277    0.000000   30.286640 ^ _13495_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13495_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _14497_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06156_/A (sky130_fd_sc_hd__nor2_2)
   732    1.817569   29.861156   22.240311   24.307898 ^ _06156_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _03513_ (net)
                     29.861156    0.000000   24.307898 ^ _08159_/A2 (sky130_fd_sc_hd__a221o_2)
     1    0.002508    0.489960    5.352412   29.660309 ^ _08159_/X (sky130_fd_sc_hd__a221o_2)
                                                         _05335_ (net)
                      0.489960    0.000000   29.660309 ^ _08165_/A2 (sky130_fd_sc_hd__a22o_2)
     1    0.001417    0.159843    0.422242   30.082550 ^ _08165_/X (sky130_fd_sc_hd__a22o_2)
                                                         _05341_ (net)
                      0.159843    0.000000   30.082550 ^ _08166_/B (sky130_fd_sc_hd__or2_2)
     1    0.001537    0.041277    0.204089   30.286640 ^ _08166_/X (sky130_fd_sc_hd__or2_2)
                                                         _00129_ (net)
                      0.041277    0.000000   30.286640 ^ _14497_/D (sky130_fd_sc_hd__dfxtp_2)
                                             30.286640   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14497_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.119670    9.630330   library setup time
                                              9.630330   data required time
---------------------------------------------------------------------------------------------
                                              9.630330   data required time
                                            -30.286640   data arrival time
---------------------------------------------------------------------------------------------
                                            -20.656309   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09459_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09459_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01212_ (net)
                      0.112725    0.000000   17.865667 v _12518_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12518_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09460_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09460_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01213_ (net)
                      0.112725    0.000000   17.865667 v _12519_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12519_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09461_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09461_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01214_ (net)
                      0.112725    0.000000   17.865667 v _12520_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12520_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09462_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09462_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01215_ (net)
                      0.112725    0.000000   17.865667 v _12521_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12521_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09463_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09463_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01216_ (net)
                      0.112725    0.000000   17.865667 v _12522_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12522_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09464_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09464_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01217_ (net)
                      0.112725    0.000000   17.865667 v _12523_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12523_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09465_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09465_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01218_ (net)
                      0.112725    0.000000   17.865667 v _12524_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12524_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09466_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09466_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01219_ (net)
                      0.112725    0.000000   17.865667 v _12525_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12525_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09467_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09467_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01220_ (net)
                      0.112725    0.000000   17.865667 v _12526_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12526_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09468_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09468_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01221_ (net)
                      0.112725    0.000000   17.865667 v _12527_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12527_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09469_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09469_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01222_ (net)
                      0.112725    0.000000   17.865667 v _12528_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12528_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09470_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09470_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01223_ (net)
                      0.112725    0.000000   17.865667 v _12529_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12529_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09471_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09471_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01224_ (net)
                      0.112725    0.000000   17.865667 v _12530_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12530_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09472_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09472_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01225_ (net)
                      0.112725    0.000000   17.865667 v _12531_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12531_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09473_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09473_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01226_ (net)
                      0.112725    0.000000   17.865667 v _12532_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12532_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09474_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09474_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01227_ (net)
                      0.112725    0.000000   17.865667 v _12533_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12533_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09475_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09475_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01228_ (net)
                      0.112725    0.000000   17.865667 v _12534_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12534_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09476_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09476_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01229_ (net)
                      0.112725    0.000000   17.865667 v _12535_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12535_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09477_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09477_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01230_ (net)
                      0.112725    0.000000   17.865667 v _12536_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12536_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09478_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09478_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01231_ (net)
                      0.112725    0.000000   17.865667 v _12537_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12537_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09479_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09479_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01232_ (net)
                      0.112725    0.000000   17.865667 v _12538_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12538_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09480_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09480_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01233_ (net)
                      0.112725    0.000000   17.865667 v _12539_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12539_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09481_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09481_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01234_ (net)
                      0.112725    0.000000   17.865667 v _12540_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12540_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09482_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09482_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01235_ (net)
                      0.112725    0.000000   17.865667 v _12541_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12541_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _09483_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _09483_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01236_ (net)
                      0.112725    0.000000   17.865667 v _12542_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12542_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13499_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _10382_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _10382_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02128_ (net)
                      0.112725    0.000000   17.865667 v _13499_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13499_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14280_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11166_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11166_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02909_ (net)
                      0.112725    0.000000   17.865667 v _14280_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14280_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14281_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11167_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11167_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02910_ (net)
                      0.112725    0.000000   17.865667 v _14281_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14281_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14282_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11168_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11168_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02911_ (net)
                      0.112725    0.000000   17.865667 v _14282_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14282_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14283_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11169_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11169_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02912_ (net)
                      0.112725    0.000000   17.865667 v _14283_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14283_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14284_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11170_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11170_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02913_ (net)
                      0.112725    0.000000   17.865667 v _14284_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14284_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14285_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11171_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11171_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02914_ (net)
                      0.112725    0.000000   17.865667 v _14285_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14285_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14286_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11172_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11172_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02915_ (net)
                      0.112725    0.000000   17.865667 v _14286_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14286_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14287_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11173_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11173_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02916_ (net)
                      0.112725    0.000000   17.865667 v _14287_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14287_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14288_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11174_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11174_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02917_ (net)
                      0.112725    0.000000   17.865667 v _14288_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14288_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14289_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11175_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11175_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02918_ (net)
                      0.112725    0.000000   17.865667 v _14289_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14289_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14290_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11176_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11176_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02919_ (net)
                      0.112725    0.000000   17.865667 v _14290_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14290_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14291_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11177_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11177_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02920_ (net)
                      0.112725    0.000000   17.865667 v _14291_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14291_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14292_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11178_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11178_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02921_ (net)
                      0.112725    0.000000   17.865667 v _14292_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14292_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11179_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11179_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02922_ (net)
                      0.112725    0.000000   17.865667 v _14293_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14293_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11180_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11180_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02923_ (net)
                      0.112725    0.000000   17.865667 v _14294_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14294_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11181_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11181_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02924_ (net)
                      0.112725    0.000000   17.865667 v _14295_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14295_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11182_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11182_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02925_ (net)
                      0.112725    0.000000   17.865667 v _14296_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14296_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11183_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11183_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02926_ (net)
                      0.112725    0.000000   17.865667 v _14297_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14297_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11184_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11184_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02927_ (net)
                      0.112725    0.000000   17.865667 v _14298_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14298_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11185_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11185_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02928_ (net)
                      0.112725    0.000000   17.865667 v _14299_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14299_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11186_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11186_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02929_ (net)
                      0.112725    0.000000   17.865667 v _14300_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14300_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11187_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11187_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02930_ (net)
                      0.112725    0.000000   17.865667 v _14301_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14301_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14302_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11188_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11188_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02931_ (net)
                      0.112725    0.000000   17.865667 v _14302_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14302_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14303_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11189_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11189_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02932_ (net)
                      0.112725    0.000000   17.865667 v _14303_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14303_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14304_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11190_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11190_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02933_ (net)
                      0.112725    0.000000   17.865667 v _14304_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14304_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14305_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11191_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11191_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02934_ (net)
                      0.112725    0.000000   17.865667 v _14305_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14305_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14306_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11192_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11192_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02935_ (net)
                      0.112725    0.000000   17.865667 v _14306_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14306_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14307_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11193_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11193_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02936_ (net)
                      0.112725    0.000000   17.865667 v _14307_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14307_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14308_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11194_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11194_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02937_ (net)
                      0.112725    0.000000   17.865667 v _14308_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14308_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14309_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11195_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11195_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02938_ (net)
                      0.112725    0.000000   17.865667 v _14309_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14309_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14310_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11196_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11196_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02939_ (net)
                      0.112725    0.000000   17.865667 v _14310_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14310_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14311_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11197_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11197_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02940_ (net)
                      0.112725    0.000000   17.865667 v _14311_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14311_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14312_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11198_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11198_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02941_ (net)
                      0.112725    0.000000   17.865667 v _14312_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14312_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14313_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11199_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11199_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02942_ (net)
                      0.112725    0.000000   17.865667 v _14313_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14313_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14314_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11200_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11200_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02943_ (net)
                      0.112725    0.000000   17.865667 v _14314_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14314_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14315_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11201_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11201_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02944_ (net)
                      0.112725    0.000000   17.865667 v _14315_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14315_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14316_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11202_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11202_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02945_ (net)
                      0.112725    0.000000   17.865667 v _14316_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14316_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14317_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11203_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11203_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02946_ (net)
                      0.112725    0.000000   17.865667 v _14317_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14317_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14318_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11204_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11204_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02947_ (net)
                      0.112725    0.000000   17.865667 v _14318_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14318_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14319_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11205_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11205_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02948_ (net)
                      0.112725    0.000000   17.865667 v _14319_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14319_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14320_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11206_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11206_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02949_ (net)
                      0.112725    0.000000   17.865667 v _14320_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14320_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14321_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11207_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11207_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02950_ (net)
                      0.112725    0.000000   17.865667 v _14321_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14321_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14322_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11208_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11208_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02951_ (net)
                      0.112725    0.000000   17.865667 v _14322_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14322_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14323_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11209_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11209_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02952_ (net)
                      0.112725    0.000000   17.865667 v _14323_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14323_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14324_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11210_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11210_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02953_ (net)
                      0.112725    0.000000   17.865667 v _14324_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14324_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14325_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11211_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11211_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02954_ (net)
                      0.112725    0.000000   17.865667 v _14325_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14325_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14326_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11212_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11212_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02955_ (net)
                      0.112725    0.000000   17.865667 v _14326_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14326_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14327_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11213_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11213_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02956_ (net)
                      0.112725    0.000000   17.865667 v _14327_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14327_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14328_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11214_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11214_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02957_ (net)
                      0.112725    0.000000   17.865667 v _14328_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14328_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14329_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11215_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11215_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02958_ (net)
                      0.112725    0.000000   17.865667 v _14329_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14329_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14330_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11216_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11216_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02959_ (net)
                      0.112725    0.000000   17.865667 v _14330_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14330_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14331_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11217_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11217_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02960_ (net)
                      0.112725    0.000000   17.865667 v _14331_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14331_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14332_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11218_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11218_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02961_ (net)
                      0.112725    0.000000   17.865667 v _14332_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14332_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14333_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11219_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11219_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02962_ (net)
                      0.112725    0.000000   17.865667 v _14333_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14333_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14334_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11220_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11220_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02963_ (net)
                      0.112725    0.000000   17.865667 v _14334_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14334_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14335_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11221_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11221_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02964_ (net)
                      0.112725    0.000000   17.865667 v _14335_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14335_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14336_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11222_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11222_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02965_ (net)
                      0.112725    0.000000   17.865667 v _14336_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14336_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14337_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11223_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11223_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02966_ (net)
                      0.112725    0.000000   17.865667 v _14337_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14337_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14338_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11224_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11224_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02967_ (net)
                      0.112725    0.000000   17.865667 v _14338_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14338_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14339_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11225_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11225_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02968_ (net)
                      0.112725    0.000000   17.865667 v _14339_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14339_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14340_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11226_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11226_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02969_ (net)
                      0.112725    0.000000   17.865667 v _14340_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14340_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14341_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11227_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11227_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02970_ (net)
                      0.112725    0.000000   17.865667 v _14341_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14341_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11228_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11228_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02971_ (net)
                      0.112725    0.000000   17.865667 v _14342_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14342_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08472_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.494104   16.406590 v _08472_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05551_ (net)
                      2.123715    0.000000   16.406590 v _11229_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.865667 v _11229_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02972_ (net)
                      0.112725    0.000000   17.865667 v _14343_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.865667   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14343_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.865667   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.386125   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11386_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08196_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08196_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00196_ (net)
                      0.112725    0.000000   17.742813 v _11386_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11386_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11387_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08199_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08199_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00197_ (net)
                      0.112725    0.000000   17.742813 v _11387_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11387_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11388_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08202_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08202_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00198_ (net)
                      0.112725    0.000000   17.742813 v _11388_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11388_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11389_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08205_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08205_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00199_ (net)
                      0.112725    0.000000   17.742813 v _11389_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11389_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11390_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08208_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08208_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00200_ (net)
                      0.112725    0.000000   17.742813 v _11390_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11390_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11391_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08211_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08211_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00201_ (net)
                      0.112725    0.000000   17.742813 v _11391_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11391_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11392_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08214_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08214_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00202_ (net)
                      0.112725    0.000000   17.742813 v _11392_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11392_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11393_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08217_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08217_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00203_ (net)
                      0.112725    0.000000   17.742813 v _11393_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11393_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11394_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08220_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08220_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00204_ (net)
                      0.112725    0.000000   17.742813 v _11394_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11394_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11395_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08223_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08223_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00205_ (net)
                      0.112725    0.000000   17.742813 v _11395_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11395_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11396_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08226_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08226_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00206_ (net)
                      0.112725    0.000000   17.742813 v _11396_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11396_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11397_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08229_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08229_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00207_ (net)
                      0.112725    0.000000   17.742813 v _11397_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11397_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11398_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08232_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08232_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00208_ (net)
                      0.112725    0.000000   17.742813 v _11398_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11398_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11399_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08235_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08235_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00209_ (net)
                      0.112725    0.000000   17.742813 v _11399_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11399_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11400_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08238_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08238_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00210_ (net)
                      0.112725    0.000000   17.742813 v _11400_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11400_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11401_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08241_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08241_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00211_ (net)
                      0.112725    0.000000   17.742813 v _11401_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11401_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11402_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08244_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08244_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00212_ (net)
                      0.112725    0.000000   17.742813 v _11402_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11402_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11403_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08247_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08247_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00213_ (net)
                      0.112725    0.000000   17.742813 v _11403_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11403_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11404_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08250_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08250_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00214_ (net)
                      0.112725    0.000000   17.742813 v _11404_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11404_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11405_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08253_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08253_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00215_ (net)
                      0.112725    0.000000   17.742813 v _11405_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11405_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11406_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08256_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08256_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00216_ (net)
                      0.112725    0.000000   17.742813 v _11406_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11406_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11407_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08259_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08259_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00217_ (net)
                      0.112725    0.000000   17.742813 v _11407_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11407_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11408_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08262_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08262_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00218_ (net)
                      0.112725    0.000000   17.742813 v _11408_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11408_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11409_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08265_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08265_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00219_ (net)
                      0.112725    0.000000   17.742813 v _11409_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11409_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11410_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _08268_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _08268_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00220_ (net)
                      0.112725    0.000000   17.742813 v _11410_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11410_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13567_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _10450_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _10450_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02196_ (net)
                      0.112725    0.000000   17.742813 v _13567_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13567_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14416_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11296_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11296_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03039_ (net)
                      0.112725    0.000000   17.742813 v _14416_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14416_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14417_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11297_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11297_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03040_ (net)
                      0.112725    0.000000   17.742813 v _14417_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14417_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14418_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11298_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11298_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03041_ (net)
                      0.112725    0.000000   17.742813 v _14418_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14418_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14419_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11299_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11299_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03042_ (net)
                      0.112725    0.000000   17.742813 v _14419_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14419_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14420_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11300_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11300_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03043_ (net)
                      0.112725    0.000000   17.742813 v _14420_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14420_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14421_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11301_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11301_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03044_ (net)
                      0.112725    0.000000   17.742813 v _14421_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14421_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14422_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11302_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11302_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03045_ (net)
                      0.112725    0.000000   17.742813 v _14422_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14422_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14423_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11303_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11303_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03046_ (net)
                      0.112725    0.000000   17.742813 v _14423_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14423_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14424_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11304_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11304_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03047_ (net)
                      0.112725    0.000000   17.742813 v _14424_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14424_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14425_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11305_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11305_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03048_ (net)
                      0.112725    0.000000   17.742813 v _14425_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14425_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14426_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11306_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11306_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03049_ (net)
                      0.112725    0.000000   17.742813 v _14426_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14426_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14427_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11307_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11307_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03050_ (net)
                      0.112725    0.000000   17.742813 v _14427_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14427_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14428_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11308_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11308_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03051_ (net)
                      0.112725    0.000000   17.742813 v _14428_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14428_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14429_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11309_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11309_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03052_ (net)
                      0.112725    0.000000   17.742813 v _14429_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14429_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14430_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11310_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11310_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03053_ (net)
                      0.112725    0.000000   17.742813 v _14430_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14430_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14431_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11311_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11311_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03054_ (net)
                      0.112725    0.000000   17.742813 v _14431_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14431_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14432_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11312_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11312_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03055_ (net)
                      0.112725    0.000000   17.742813 v _14432_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14432_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14433_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11313_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11313_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03056_ (net)
                      0.112725    0.000000   17.742813 v _14433_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14433_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14434_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11314_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11314_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03057_ (net)
                      0.112725    0.000000   17.742813 v _14434_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14434_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14435_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11315_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11315_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03058_ (net)
                      0.112725    0.000000   17.742813 v _14435_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14435_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14436_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11316_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11316_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03059_ (net)
                      0.112725    0.000000   17.742813 v _14436_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14436_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14437_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11317_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11317_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03060_ (net)
                      0.112725    0.000000   17.742813 v _14437_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14437_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14438_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11318_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11318_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03061_ (net)
                      0.112725    0.000000   17.742813 v _14438_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14438_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14439_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11319_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11319_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03062_ (net)
                      0.112725    0.000000   17.742813 v _14439_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14439_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14440_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11320_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11320_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03063_ (net)
                      0.112725    0.000000   17.742813 v _14440_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14440_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14441_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11321_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11321_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03064_ (net)
                      0.112725    0.000000   17.742813 v _14441_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14441_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14442_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11322_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11322_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03065_ (net)
                      0.112725    0.000000   17.742813 v _14442_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14442_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14443_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11323_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11323_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03066_ (net)
                      0.112725    0.000000   17.742813 v _14443_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14443_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14444_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11324_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11324_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03067_ (net)
                      0.112725    0.000000   17.742813 v _14444_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14444_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14445_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11325_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11325_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03068_ (net)
                      0.112725    0.000000   17.742813 v _14445_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14445_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14446_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11326_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11326_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03069_ (net)
                      0.112725    0.000000   17.742813 v _14446_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14446_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14447_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11327_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11327_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03070_ (net)
                      0.112725    0.000000   17.742813 v _14447_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14447_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14448_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11328_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11328_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03071_ (net)
                      0.112725    0.000000   17.742813 v _14448_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14448_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14449_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11329_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11329_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03072_ (net)
                      0.112725    0.000000   17.742813 v _14449_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14449_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14450_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11330_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11330_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03073_ (net)
                      0.112725    0.000000   17.742813 v _14450_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14450_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14451_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11331_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11331_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03074_ (net)
                      0.112725    0.000000   17.742813 v _14451_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14451_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14452_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11332_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11332_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03075_ (net)
                      0.112725    0.000000   17.742813 v _14452_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14452_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14453_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11333_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11333_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03076_ (net)
                      0.112725    0.000000   17.742813 v _14453_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14453_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14454_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11334_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11334_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03077_ (net)
                      0.112725    0.000000   17.742813 v _14454_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14454_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14455_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11335_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11335_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03078_ (net)
                      0.112725    0.000000   17.742813 v _14455_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14455_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14456_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11336_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11336_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03079_ (net)
                      0.112725    0.000000   17.742813 v _14456_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14456_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14457_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11337_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11337_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03080_ (net)
                      0.112725    0.000000   17.742813 v _14457_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14457_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14458_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11338_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11338_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03081_ (net)
                      0.112725    0.000000   17.742813 v _14458_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14458_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14459_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11339_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11339_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03082_ (net)
                      0.112725    0.000000   17.742813 v _14459_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14459_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14460_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11340_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11340_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03083_ (net)
                      0.112725    0.000000   17.742813 v _14460_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14460_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14461_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11341_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11341_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03084_ (net)
                      0.112725    0.000000   17.742813 v _14461_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14461_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14462_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11342_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11342_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03085_ (net)
                      0.112725    0.000000   17.742813 v _14462_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14462_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14463_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11343_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11343_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03086_ (net)
                      0.112725    0.000000   17.742813 v _14463_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14463_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14464_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11344_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11344_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03087_ (net)
                      0.112725    0.000000   17.742813 v _14464_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14464_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14465_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11345_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11345_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03088_ (net)
                      0.112725    0.000000   17.742813 v _14465_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14465_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14466_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11346_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11346_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03089_ (net)
                      0.112725    0.000000   17.742813 v _14466_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14466_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14467_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11347_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11347_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03090_ (net)
                      0.112725    0.000000   17.742813 v _14467_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14467_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14468_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11348_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11348_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03091_ (net)
                      0.112725    0.000000   17.742813 v _14468_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14468_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14469_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11349_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11349_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03092_ (net)
                      0.112725    0.000000   17.742813 v _14469_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14469_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14470_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11350_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11350_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03093_ (net)
                      0.112725    0.000000   17.742813 v _14470_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14470_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14471_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11351_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11351_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03094_ (net)
                      0.112725    0.000000   17.742813 v _14471_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14471_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14472_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11352_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11352_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03095_ (net)
                      0.112725    0.000000   17.742813 v _14472_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14472_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14473_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11353_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11353_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03096_ (net)
                      0.112725    0.000000   17.742813 v _14473_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14473_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14474_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11354_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11354_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03097_ (net)
                      0.112725    0.000000   17.742813 v _14474_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14474_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14475_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11355_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11355_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03098_ (net)
                      0.112725    0.000000   17.742813 v _14475_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14475_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14476_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11356_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11356_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03099_ (net)
                      0.112725    0.000000   17.742813 v _14476_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14476_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14477_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11357_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11357_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03100_ (net)
                      0.112725    0.000000   17.742813 v _14477_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14477_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14478_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11358_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11358_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03101_ (net)
                      0.112725    0.000000   17.742813 v _14478_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14478_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14479_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08192_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.550660   16.283735 v _08192_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05362_ (net)
                      2.123715    0.000000   16.283735 v _11359_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.742813 v _11359_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03102_ (net)
                      0.112725    0.000000   17.742813 v _14479_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.742813   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14479_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.742813   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.263270   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11684_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08733_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08733_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00492_ (net)
                      0.112725    0.000000   17.706310 v _11684_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11684_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11685_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08734_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08734_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00493_ (net)
                      0.112725    0.000000   17.706310 v _11685_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11685_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11686_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08735_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08735_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00494_ (net)
                      0.112725    0.000000   17.706310 v _11686_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11686_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11687_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08736_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08736_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00495_ (net)
                      0.112725    0.000000   17.706310 v _11687_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11687_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11688_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08737_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08737_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00496_ (net)
                      0.112725    0.000000   17.706310 v _11688_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11688_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11689_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08738_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08738_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00497_ (net)
                      0.112725    0.000000   17.706310 v _11689_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11689_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11690_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08739_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08739_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00498_ (net)
                      0.112725    0.000000   17.706310 v _11690_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11690_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11691_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08740_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08740_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00499_ (net)
                      0.112725    0.000000   17.706310 v _11691_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11691_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11692_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08741_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08741_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00500_ (net)
                      0.112725    0.000000   17.706310 v _11692_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11692_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11693_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08742_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08742_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00501_ (net)
                      0.112725    0.000000   17.706310 v _11693_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11693_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11694_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08743_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08743_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00502_ (net)
                      0.112725    0.000000   17.706310 v _11694_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11694_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11695_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08744_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08744_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00503_ (net)
                      0.112725    0.000000   17.706310 v _11695_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11695_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11696_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08745_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08745_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00504_ (net)
                      0.112725    0.000000   17.706310 v _11696_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11696_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11697_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08746_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08746_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00505_ (net)
                      0.112725    0.000000   17.706310 v _11697_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11697_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11698_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08747_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08747_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00506_ (net)
                      0.112725    0.000000   17.706310 v _11698_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11698_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11699_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08748_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08748_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00507_ (net)
                      0.112725    0.000000   17.706310 v _11699_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11699_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11700_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08749_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08749_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00508_ (net)
                      0.112725    0.000000   17.706310 v _11700_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11700_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11701_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08750_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08750_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00509_ (net)
                      0.112725    0.000000   17.706310 v _11701_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11701_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11702_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08751_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08751_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00510_ (net)
                      0.112725    0.000000   17.706310 v _11702_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11702_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11703_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08752_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08752_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00511_ (net)
                      0.112725    0.000000   17.706310 v _11703_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11703_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11704_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08753_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08753_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00512_ (net)
                      0.112725    0.000000   17.706310 v _11704_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11704_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11705_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08754_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08754_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00513_ (net)
                      0.112725    0.000000   17.706310 v _11705_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11705_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11706_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08755_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08755_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00514_ (net)
                      0.112725    0.000000   17.706310 v _11706_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11706_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11707_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08756_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08756_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00515_ (net)
                      0.112725    0.000000   17.706310 v _11707_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11707_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11708_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _08757_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _08757_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00516_ (net)
                      0.112725    0.000000   17.706310 v _11708_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11708_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13574_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10457_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10457_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02203_ (net)
                      0.112725    0.000000   17.706310 v _13574_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13574_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13640_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10524_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10524_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02269_ (net)
                      0.112725    0.000000   17.706310 v _13640_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13640_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13641_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10525_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10525_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02270_ (net)
                      0.112725    0.000000   17.706310 v _13641_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13641_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10526_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10526_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02271_ (net)
                      0.112725    0.000000   17.706310 v _13642_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13642_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13643_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10527_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10527_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02272_ (net)
                      0.112725    0.000000   17.706310 v _13643_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13643_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13644_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10528_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10528_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02273_ (net)
                      0.112725    0.000000   17.706310 v _13644_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13644_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13645_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10529_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10529_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02274_ (net)
                      0.112725    0.000000   17.706310 v _13645_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13645_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10530_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10530_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02275_ (net)
                      0.112725    0.000000   17.706310 v _13646_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13646_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10531_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10531_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02276_ (net)
                      0.112725    0.000000   17.706310 v _13647_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13647_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10532_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10532_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02277_ (net)
                      0.112725    0.000000   17.706310 v _13648_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13648_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10533_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10533_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02278_ (net)
                      0.112725    0.000000   17.706310 v _13649_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13649_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10534_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10534_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02279_ (net)
                      0.112725    0.000000   17.706310 v _13650_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13650_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13651_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10535_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10535_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02280_ (net)
                      0.112725    0.000000   17.706310 v _13651_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13651_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13652_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10536_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10536_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02281_ (net)
                      0.112725    0.000000   17.706310 v _13652_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13652_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13653_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10537_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10537_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02282_ (net)
                      0.112725    0.000000   17.706310 v _13653_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13653_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13654_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10538_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10538_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02283_ (net)
                      0.112725    0.000000   17.706310 v _13654_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13654_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13655_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10539_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10539_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02284_ (net)
                      0.112725    0.000000   17.706310 v _13655_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13655_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13656_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10540_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10540_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02285_ (net)
                      0.112725    0.000000   17.706310 v _13656_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13656_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13657_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10541_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10541_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02286_ (net)
                      0.112725    0.000000   17.706310 v _13657_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13657_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13658_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10542_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10542_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02287_ (net)
                      0.112725    0.000000   17.706310 v _13658_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13658_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13659_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10543_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10543_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02288_ (net)
                      0.112725    0.000000   17.706310 v _13659_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13659_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13660_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10544_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10544_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02289_ (net)
                      0.112725    0.000000   17.706310 v _13660_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13660_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13661_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10545_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10545_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02290_ (net)
                      0.112725    0.000000   17.706310 v _13661_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13661_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13662_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10546_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10546_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02291_ (net)
                      0.112725    0.000000   17.706310 v _13662_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13662_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13663_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10547_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10547_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02292_ (net)
                      0.112725    0.000000   17.706310 v _13663_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13663_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10548_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10548_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02293_ (net)
                      0.112725    0.000000   17.706310 v _13664_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13664_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10549_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10549_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02294_ (net)
                      0.112725    0.000000   17.706310 v _13665_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13665_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10550_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10550_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02295_ (net)
                      0.112725    0.000000   17.706310 v _13666_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13666_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10551_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10551_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02296_ (net)
                      0.112725    0.000000   17.706310 v _13667_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13667_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10552_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10552_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02297_ (net)
                      0.112725    0.000000   17.706310 v _13668_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13668_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13669_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10553_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10553_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02298_ (net)
                      0.112725    0.000000   17.706310 v _13669_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13669_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13670_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10554_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10554_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02299_ (net)
                      0.112725    0.000000   17.706310 v _13670_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13670_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13671_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10555_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10555_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02300_ (net)
                      0.112725    0.000000   17.706310 v _13671_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13671_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13672_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10556_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10556_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02301_ (net)
                      0.112725    0.000000   17.706310 v _13672_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13672_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13673_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10557_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10557_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02302_ (net)
                      0.112725    0.000000   17.706310 v _13673_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13673_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13674_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10558_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10558_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02303_ (net)
                      0.112725    0.000000   17.706310 v _13674_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13674_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13675_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10559_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10559_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02304_ (net)
                      0.112725    0.000000   17.706310 v _13675_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13675_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13676_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10560_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10560_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02305_ (net)
                      0.112725    0.000000   17.706310 v _13676_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13676_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13677_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10561_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10561_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02306_ (net)
                      0.112725    0.000000   17.706310 v _13677_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13677_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13678_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10562_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10562_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02307_ (net)
                      0.112725    0.000000   17.706310 v _13678_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13678_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13679_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10563_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10563_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02308_ (net)
                      0.112725    0.000000   17.706310 v _13679_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13679_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13680_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10564_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10564_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02309_ (net)
                      0.112725    0.000000   17.706310 v _13680_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13680_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13681_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10565_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10565_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02310_ (net)
                      0.112725    0.000000   17.706310 v _13681_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13681_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13682_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10566_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10566_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02311_ (net)
                      0.112725    0.000000   17.706310 v _13682_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13682_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13683_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10567_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10567_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02312_ (net)
                      0.112725    0.000000   17.706310 v _13683_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13683_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13684_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10568_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10568_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02313_ (net)
                      0.112725    0.000000   17.706310 v _13684_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13684_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13685_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10569_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10569_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02314_ (net)
                      0.112725    0.000000   17.706310 v _13685_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13685_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13686_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10570_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10570_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02315_ (net)
                      0.112725    0.000000   17.706310 v _13686_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13686_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13687_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10571_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10571_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02316_ (net)
                      0.112725    0.000000   17.706310 v _13687_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13687_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13688_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10572_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10572_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02317_ (net)
                      0.112725    0.000000   17.706310 v _13688_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13688_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13689_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10573_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10573_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02318_ (net)
                      0.112725    0.000000   17.706310 v _13689_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13689_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13690_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10574_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10574_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02319_ (net)
                      0.112725    0.000000   17.706310 v _13690_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13690_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13691_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10575_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10575_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02320_ (net)
                      0.112725    0.000000   17.706310 v _13691_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13691_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13692_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10576_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10576_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02321_ (net)
                      0.112725    0.000000   17.706310 v _13692_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13692_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13693_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10577_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10577_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02322_ (net)
                      0.112725    0.000000   17.706310 v _13693_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13693_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13694_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10578_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10578_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02323_ (net)
                      0.112725    0.000000   17.706310 v _13694_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13694_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13695_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10579_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10579_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02324_ (net)
                      0.112725    0.000000   17.706310 v _13695_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13695_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13696_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10580_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10580_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02325_ (net)
                      0.112725    0.000000   17.706310 v _13696_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13696_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13697_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10581_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10581_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02326_ (net)
                      0.112725    0.000000   17.706310 v _13697_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13697_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13698_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10582_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10582_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02327_ (net)
                      0.112725    0.000000   17.706310 v _13698_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13698_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13699_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10583_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10583_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02328_ (net)
                      0.112725    0.000000   17.706310 v _13699_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13699_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13700_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10584_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10584_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02329_ (net)
                      0.112725    0.000000   17.706310 v _13700_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13700_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13701_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10585_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10585_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02330_ (net)
                      0.112725    0.000000   17.706310 v _13701_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13701_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13702_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10586_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10586_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02331_ (net)
                      0.112725    0.000000   17.706310 v _13702_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13702_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13703_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08578_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.542862   16.247232 v _08578_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05604_ (net)
                      2.123715    0.000000   16.247232 v _10587_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.706310 v _10587_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02332_ (net)
                      0.112725    0.000000   17.706310 v _13703_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.706310   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13703_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.706310   data arrival time
---------------------------------------------------------------------------------------------
                                             -8.226768   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12268_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09272_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09272_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01026_ (net)
                      0.112725    0.000000   17.433353 v _12268_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12268_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12269_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09273_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09273_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01027_ (net)
                      0.112725    0.000000   17.433353 v _12269_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12269_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12270_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09274_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09274_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01028_ (net)
                      0.112725    0.000000   17.433353 v _12270_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12270_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12271_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09275_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09275_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01029_ (net)
                      0.112725    0.000000   17.433353 v _12271_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12271_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12272_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09276_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09276_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01030_ (net)
                      0.112725    0.000000   17.433353 v _12272_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12272_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12273_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09277_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09277_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01031_ (net)
                      0.112725    0.000000   17.433353 v _12273_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12273_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12274_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09278_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09278_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01032_ (net)
                      0.112725    0.000000   17.433353 v _12274_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12274_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12275_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09279_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09279_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01033_ (net)
                      0.112725    0.000000   17.433353 v _12275_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12275_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12276_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09280_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09280_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01034_ (net)
                      0.112725    0.000000   17.433353 v _12276_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12276_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12277_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09281_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09281_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01035_ (net)
                      0.112725    0.000000   17.433353 v _12277_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12277_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12278_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09282_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09282_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01036_ (net)
                      0.112725    0.000000   17.433353 v _12278_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12278_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12279_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09283_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09283_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01037_ (net)
                      0.112725    0.000000   17.433353 v _12279_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12279_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12280_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09284_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09284_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01038_ (net)
                      0.112725    0.000000   17.433353 v _12280_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12280_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12281_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09285_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09285_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01039_ (net)
                      0.112725    0.000000   17.433353 v _12281_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12281_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12282_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09286_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09286_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01040_ (net)
                      0.112725    0.000000   17.433353 v _12282_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12282_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12283_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09287_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09287_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01041_ (net)
                      0.112725    0.000000   17.433353 v _12283_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12283_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12284_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09288_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09288_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01042_ (net)
                      0.112725    0.000000   17.433353 v _12284_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12284_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12285_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09289_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09289_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01043_ (net)
                      0.112725    0.000000   17.433353 v _12285_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12285_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12286_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09290_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09290_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01044_ (net)
                      0.112725    0.000000   17.433353 v _12286_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12286_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12287_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09291_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09291_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01045_ (net)
                      0.112725    0.000000   17.433353 v _12287_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12287_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12288_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09292_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09292_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01046_ (net)
                      0.112725    0.000000   17.433353 v _12288_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12288_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12289_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09293_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09293_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01047_ (net)
                      0.112725    0.000000   17.433353 v _12289_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12289_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12290_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09294_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09294_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01048_ (net)
                      0.112725    0.000000   17.433353 v _12290_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12290_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12291_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09295_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09295_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01049_ (net)
                      0.112725    0.000000   17.433353 v _12291_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12291_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12292_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09296_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09296_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01050_ (net)
                      0.112725    0.000000   17.433353 v _12292_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12292_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13049_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09994_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09994_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01743_ (net)
                      0.112725    0.000000   17.433353 v _13049_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13049_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13050_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09995_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09995_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01744_ (net)
                      0.112725    0.000000   17.433353 v _13050_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13050_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13051_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09996_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09996_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01745_ (net)
                      0.112725    0.000000   17.433353 v _13051_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13051_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13052_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09997_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09997_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01746_ (net)
                      0.112725    0.000000   17.433353 v _13052_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13052_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13053_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09998_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09998_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01747_ (net)
                      0.112725    0.000000   17.433353 v _13053_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13053_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13054_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _09999_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _09999_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01748_ (net)
                      0.112725    0.000000   17.433353 v _13054_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13054_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13055_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10000_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10000_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01749_ (net)
                      0.112725    0.000000   17.433353 v _13055_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13055_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13056_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10001_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10001_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01750_ (net)
                      0.112725    0.000000   17.433353 v _13056_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13056_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13057_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10002_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10002_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01751_ (net)
                      0.112725    0.000000   17.433353 v _13057_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13057_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13058_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10003_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10003_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01752_ (net)
                      0.112725    0.000000   17.433353 v _13058_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13058_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13059_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10004_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10004_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01753_ (net)
                      0.112725    0.000000   17.433353 v _13059_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13059_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13060_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10005_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10005_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01754_ (net)
                      0.112725    0.000000   17.433353 v _13060_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13060_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13061_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10006_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10006_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01755_ (net)
                      0.112725    0.000000   17.433353 v _13061_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13061_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13062_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10007_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10007_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01756_ (net)
                      0.112725    0.000000   17.433353 v _13062_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13062_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13063_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10008_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10008_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01757_ (net)
                      0.112725    0.000000   17.433353 v _13063_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13063_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13064_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10009_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10009_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01758_ (net)
                      0.112725    0.000000   17.433353 v _13064_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13064_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13065_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10010_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10010_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01759_ (net)
                      0.112725    0.000000   17.433353 v _13065_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13065_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13066_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10011_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10011_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01760_ (net)
                      0.112725    0.000000   17.433353 v _13066_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13066_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13067_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10012_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10012_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01761_ (net)
                      0.112725    0.000000   17.433353 v _13067_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13067_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13068_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10013_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10013_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01762_ (net)
                      0.112725    0.000000   17.433353 v _13068_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13068_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13069_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10014_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10014_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01763_ (net)
                      0.112725    0.000000   17.433353 v _13069_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13069_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13070_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10015_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10015_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01764_ (net)
                      0.112725    0.000000   17.433353 v _13070_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13070_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13071_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10016_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10016_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01765_ (net)
                      0.112725    0.000000   17.433353 v _13071_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13071_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13072_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10017_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10017_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01766_ (net)
                      0.112725    0.000000   17.433353 v _13072_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13072_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13073_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10018_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10018_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01767_ (net)
                      0.112725    0.000000   17.433353 v _13073_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13073_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13074_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10019_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10019_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01768_ (net)
                      0.112725    0.000000   17.433353 v _13074_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13074_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13075_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10020_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10020_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01769_ (net)
                      0.112725    0.000000   17.433353 v _13075_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13075_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13076_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10021_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10021_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01770_ (net)
                      0.112725    0.000000   17.433353 v _13076_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13076_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13077_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10022_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10022_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01771_ (net)
                      0.112725    0.000000   17.433353 v _13077_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13077_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13078_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10023_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10023_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01772_ (net)
                      0.112725    0.000000   17.433353 v _13078_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13078_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13079_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10024_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10024_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01773_ (net)
                      0.112725    0.000000   17.433353 v _13079_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13079_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13080_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10025_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10025_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01774_ (net)
                      0.112725    0.000000   17.433353 v _13080_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13080_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13081_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10026_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10026_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01775_ (net)
                      0.112725    0.000000   17.433353 v _13081_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13081_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13082_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10027_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10027_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01776_ (net)
                      0.112725    0.000000   17.433353 v _13082_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13082_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13083_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10028_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10028_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01777_ (net)
                      0.112725    0.000000   17.433353 v _13083_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13083_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13084_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10029_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10029_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01778_ (net)
                      0.112725    0.000000   17.433353 v _13084_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13084_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13085_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10030_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10030_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01779_ (net)
                      0.112725    0.000000   17.433353 v _13085_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13085_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13086_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10031_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10031_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01780_ (net)
                      0.112725    0.000000   17.433353 v _13086_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13086_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13087_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10032_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10032_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01781_ (net)
                      0.112725    0.000000   17.433353 v _13087_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13087_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13088_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10033_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10033_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01782_ (net)
                      0.112725    0.000000   17.433353 v _13088_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13088_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13089_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10034_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10034_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01783_ (net)
                      0.112725    0.000000   17.433353 v _13089_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13089_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13090_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10035_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10035_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01784_ (net)
                      0.112725    0.000000   17.433353 v _13090_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13090_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13091_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10036_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10036_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01785_ (net)
                      0.112725    0.000000   17.433353 v _13091_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13091_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13092_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10037_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10037_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01786_ (net)
                      0.112725    0.000000   17.433353 v _13092_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13092_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13093_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10038_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10038_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01787_ (net)
                      0.112725    0.000000   17.433353 v _13093_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13093_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13094_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10039_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10039_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01788_ (net)
                      0.112725    0.000000   17.433353 v _13094_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13094_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13095_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10040_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10040_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01789_ (net)
                      0.112725    0.000000   17.433353 v _13095_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13095_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13096_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10041_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10041_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01790_ (net)
                      0.112725    0.000000   17.433353 v _13096_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13096_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13097_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10042_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10042_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01791_ (net)
                      0.112725    0.000000   17.433353 v _13097_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13097_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13098_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10043_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10043_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01792_ (net)
                      0.112725    0.000000   17.433353 v _13098_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13098_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13099_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10044_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10044_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01793_ (net)
                      0.112725    0.000000   17.433353 v _13099_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13099_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13100_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10045_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10045_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01794_ (net)
                      0.112725    0.000000   17.433353 v _13100_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13100_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13101_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10046_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10046_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01795_ (net)
                      0.112725    0.000000   17.433353 v _13101_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13101_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13102_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10047_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10047_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01796_ (net)
                      0.112725    0.000000   17.433353 v _13102_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13102_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13103_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10048_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10048_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01797_ (net)
                      0.112725    0.000000   17.433353 v _13103_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13103_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13104_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10049_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10049_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01798_ (net)
                      0.112725    0.000000   17.433353 v _13104_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13104_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13105_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10050_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10050_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01799_ (net)
                      0.112725    0.000000   17.433353 v _13105_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13105_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13106_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10051_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10051_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01800_ (net)
                      0.112725    0.000000   17.433353 v _13106_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13106_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13107_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10052_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10052_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01801_ (net)
                      0.112725    0.000000   17.433353 v _13107_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13107_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13108_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10053_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10053_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01802_ (net)
                      0.112725    0.000000   17.433353 v _13108_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13108_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13109_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10054_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10054_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01803_ (net)
                      0.112725    0.000000   17.433353 v _13109_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13109_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13110_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10055_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10055_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01804_ (net)
                      0.112725    0.000000   17.433353 v _13110_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13110_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13111_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10056_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10056_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01805_ (net)
                      0.112725    0.000000   17.433353 v _13111_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13111_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13112_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10057_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10057_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01806_ (net)
                      0.112725    0.000000   17.433353 v _13112_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13112_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13497_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08533_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.526058   15.974277 v _08533_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05593_ (net)
                      2.123715    0.000000   15.974277 v _10380_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.433353 v _10380_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02126_ (net)
                      0.112725    0.000000   17.433353 v _13497_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.433353   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13497_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.433353   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.953811   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12054_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09108_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09108_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00862_ (net)
                      0.112725    0.000000   17.408001 v _12054_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12054_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12055_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09109_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09109_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00863_ (net)
                      0.112725    0.000000   17.408001 v _12055_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12055_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12056_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09110_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09110_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00864_ (net)
                      0.112725    0.000000   17.408001 v _12056_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12056_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12057_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09111_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09111_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00865_ (net)
                      0.112725    0.000000   17.408001 v _12057_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12057_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12058_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09112_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09112_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00866_ (net)
                      0.112725    0.000000   17.408001 v _12058_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12058_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12059_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09113_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09113_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00867_ (net)
                      0.112725    0.000000   17.408001 v _12059_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12059_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12060_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09114_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09114_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00868_ (net)
                      0.112725    0.000000   17.408001 v _12060_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12060_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12061_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09115_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09115_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00869_ (net)
                      0.112725    0.000000   17.408001 v _12061_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12061_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12062_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09116_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09116_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00870_ (net)
                      0.112725    0.000000   17.408001 v _12062_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12062_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12063_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09117_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09117_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00871_ (net)
                      0.112725    0.000000   17.408001 v _12063_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12063_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12064_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09118_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09118_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00872_ (net)
                      0.112725    0.000000   17.408001 v _12064_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12064_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12065_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09119_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09119_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00873_ (net)
                      0.112725    0.000000   17.408001 v _12065_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12065_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12066_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09120_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09120_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00874_ (net)
                      0.112725    0.000000   17.408001 v _12066_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12066_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12067_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09121_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09121_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00875_ (net)
                      0.112725    0.000000   17.408001 v _12067_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12067_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12068_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09122_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09122_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00876_ (net)
                      0.112725    0.000000   17.408001 v _12068_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12068_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12069_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09123_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09123_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00877_ (net)
                      0.112725    0.000000   17.408001 v _12069_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12069_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12070_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09124_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09124_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00878_ (net)
                      0.112725    0.000000   17.408001 v _12070_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12070_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12071_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09125_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09125_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00879_ (net)
                      0.112725    0.000000   17.408001 v _12071_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12071_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12072_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09126_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09126_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00880_ (net)
                      0.112725    0.000000   17.408001 v _12072_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12072_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12073_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09127_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09127_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00881_ (net)
                      0.112725    0.000000   17.408001 v _12073_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12073_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12074_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09128_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09128_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00882_ (net)
                      0.112725    0.000000   17.408001 v _12074_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12074_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12075_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09129_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09129_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00883_ (net)
                      0.112725    0.000000   17.408001 v _12075_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12075_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12076_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09130_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09130_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00884_ (net)
                      0.112725    0.000000   17.408001 v _12076_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12076_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12077_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09131_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09131_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00885_ (net)
                      0.112725    0.000000   17.408001 v _12077_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12077_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12078_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09132_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09132_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00886_ (net)
                      0.112725    0.000000   17.408001 v _12078_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12078_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12079_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09133_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09133_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00887_ (net)
                      0.112725    0.000000   17.408001 v _12079_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12079_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12080_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09134_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09134_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00888_ (net)
                      0.112725    0.000000   17.408001 v _12080_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12080_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12081_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09135_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09135_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00889_ (net)
                      0.112725    0.000000   17.408001 v _12081_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12081_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12082_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09136_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09136_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00890_ (net)
                      0.112725    0.000000   17.408001 v _12082_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12082_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12083_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09137_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09137_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00891_ (net)
                      0.112725    0.000000   17.408001 v _12083_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12083_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12084_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09138_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09138_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00892_ (net)
                      0.112725    0.000000   17.408001 v _12084_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12084_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12085_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09139_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09139_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00893_ (net)
                      0.112725    0.000000   17.408001 v _12085_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12085_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12086_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09140_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09140_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00894_ (net)
                      0.112725    0.000000   17.408001 v _12086_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12086_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12087_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09141_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09141_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00895_ (net)
                      0.112725    0.000000   17.408001 v _12087_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12087_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12088_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09142_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09142_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00896_ (net)
                      0.112725    0.000000   17.408001 v _12088_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12088_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12089_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09143_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09143_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00897_ (net)
                      0.112725    0.000000   17.408001 v _12089_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12089_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12090_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09144_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09144_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00898_ (net)
                      0.112725    0.000000   17.408001 v _12090_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12090_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12091_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09145_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09145_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00899_ (net)
                      0.112725    0.000000   17.408001 v _12091_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12091_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12092_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09146_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09146_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00900_ (net)
                      0.112725    0.000000   17.408001 v _12092_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12092_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12093_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09147_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09147_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00901_ (net)
                      0.112725    0.000000   17.408001 v _12093_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12093_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12094_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09148_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09148_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00902_ (net)
                      0.112725    0.000000   17.408001 v _12094_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12094_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12095_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09149_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09149_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00903_ (net)
                      0.112725    0.000000   17.408001 v _12095_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12095_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12096_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09150_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09150_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00904_ (net)
                      0.112725    0.000000   17.408001 v _12096_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12096_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12097_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09151_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09151_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00905_ (net)
                      0.112725    0.000000   17.408001 v _12097_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12097_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12098_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09152_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09152_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00906_ (net)
                      0.112725    0.000000   17.408001 v _12098_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12098_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12099_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09153_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09153_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00907_ (net)
                      0.112725    0.000000   17.408001 v _12099_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12099_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12100_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09154_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09154_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00908_ (net)
                      0.112725    0.000000   17.408001 v _12100_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12100_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12101_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09155_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09155_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00909_ (net)
                      0.112725    0.000000   17.408001 v _12101_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12101_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12102_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09156_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09156_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00910_ (net)
                      0.112725    0.000000   17.408001 v _12102_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12102_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12103_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09157_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09157_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00911_ (net)
                      0.112725    0.000000   17.408001 v _12103_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12103_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12104_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09158_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09158_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00912_ (net)
                      0.112725    0.000000   17.408001 v _12104_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12104_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12105_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09159_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09159_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00913_ (net)
                      0.112725    0.000000   17.408001 v _12105_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12105_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12106_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09160_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09160_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00914_ (net)
                      0.112725    0.000000   17.408001 v _12106_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12106_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12107_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09161_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09161_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00915_ (net)
                      0.112725    0.000000   17.408001 v _12107_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12107_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12108_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09162_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09162_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00916_ (net)
                      0.112725    0.000000   17.408001 v _12108_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12108_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12109_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09163_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09163_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00917_ (net)
                      0.112725    0.000000   17.408001 v _12109_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12109_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12110_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09164_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09164_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00918_ (net)
                      0.112725    0.000000   17.408001 v _12110_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12110_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12111_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09165_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09165_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00919_ (net)
                      0.112725    0.000000   17.408001 v _12111_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12111_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12112_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09166_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09166_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00920_ (net)
                      0.112725    0.000000   17.408001 v _12112_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12112_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12113_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09167_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09167_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00921_ (net)
                      0.112725    0.000000   17.408001 v _12113_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12113_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12114_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09168_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09168_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00922_ (net)
                      0.112725    0.000000   17.408001 v _12114_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12114_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12115_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09169_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09169_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00923_ (net)
                      0.112725    0.000000   17.408001 v _12115_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12115_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12116_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09170_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09170_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00924_ (net)
                      0.112725    0.000000   17.408001 v _12116_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12116_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12117_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09171_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09171_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00925_ (net)
                      0.112725    0.000000   17.408001 v _12117_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12117_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12243_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09247_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09247_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01001_ (net)
                      0.112725    0.000000   17.408001 v _12243_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12243_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12244_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09248_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09248_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01002_ (net)
                      0.112725    0.000000   17.408001 v _12244_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12244_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12245_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09249_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09249_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01003_ (net)
                      0.112725    0.000000   17.408001 v _12245_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12245_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12246_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09250_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09250_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01004_ (net)
                      0.112725    0.000000   17.408001 v _12246_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12246_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09251_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09251_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01005_ (net)
                      0.112725    0.000000   17.408001 v _12247_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12247_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12248_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09252_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09252_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01006_ (net)
                      0.112725    0.000000   17.408001 v _12248_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12248_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12249_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09253_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09253_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01007_ (net)
                      0.112725    0.000000   17.408001 v _12249_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12249_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12250_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09254_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09254_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01008_ (net)
                      0.112725    0.000000   17.408001 v _12250_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12250_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12251_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09255_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09255_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01009_ (net)
                      0.112725    0.000000   17.408001 v _12251_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12251_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12252_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09256_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09256_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01010_ (net)
                      0.112725    0.000000   17.408001 v _12252_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12252_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09257_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09257_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01011_ (net)
                      0.112725    0.000000   17.408001 v _12253_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12253_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12254_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09258_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09258_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01012_ (net)
                      0.112725    0.000000   17.408001 v _12254_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12254_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12255_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09259_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09259_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01013_ (net)
                      0.112725    0.000000   17.408001 v _12255_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12255_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12256_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09260_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09260_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01014_ (net)
                      0.112725    0.000000   17.408001 v _12256_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12256_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12257_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09261_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09261_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01015_ (net)
                      0.112725    0.000000   17.408001 v _12257_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12257_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12258_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09262_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09262_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01016_ (net)
                      0.112725    0.000000   17.408001 v _12258_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12258_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12259_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09263_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09263_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01017_ (net)
                      0.112725    0.000000   17.408001 v _12259_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12259_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12260_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09264_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09264_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01018_ (net)
                      0.112725    0.000000   17.408001 v _12260_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12260_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12261_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09265_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09265_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01019_ (net)
                      0.112725    0.000000   17.408001 v _12261_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12261_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12262_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09266_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09266_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01020_ (net)
                      0.112725    0.000000   17.408001 v _12262_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12262_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12263_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09267_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09267_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01021_ (net)
                      0.112725    0.000000   17.408001 v _12263_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12263_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12264_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09268_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09268_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01022_ (net)
                      0.112725    0.000000   17.408001 v _12264_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12264_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09269_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09269_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01023_ (net)
                      0.112725    0.000000   17.408001 v _12265_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12265_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12266_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09270_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09270_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01024_ (net)
                      0.112725    0.000000   17.408001 v _12266_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12266_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12267_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _09271_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _09271_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01025_ (net)
                      0.112725    0.000000   17.408001 v _12267_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12267_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _13496_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08531_/A_N (sky130_fd_sc_hd__nand2b_2)
    90    0.285750    2.123715    2.528370   15.948924 v _08531_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _05592_ (net)
                      2.123715    0.000000   15.948924 v _10379_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.112725    1.459076   17.408001 v _10379_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02125_ (net)
                      0.112725    0.000000   17.408001 v _13496_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.408001   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13496_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.270459    9.479542   library setup time
                                              9.479542   data required time
---------------------------------------------------------------------------------------------
                                              9.479542   data required time
                                            -17.408001   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.928459   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14492_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _11372_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.102182    0.896680   17.328465 v _11372_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03115_ (net)
                      0.102182    0.000000   17.328465 v _14492_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14492_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.266081    9.483919   library setup time
                                              9.483919   data required time
---------------------------------------------------------------------------------------------
                                              9.483919   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.844546   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09484_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09484_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01237_ (net)
                      0.100250    0.000000   17.328465 v _12543_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12543_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09485_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09485_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01238_ (net)
                      0.100250    0.000000   17.328465 v _12544_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12544_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09486_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09486_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01239_ (net)
                      0.100250    0.000000   17.328465 v _12545_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12545_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12546_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09487_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09487_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01240_ (net)
                      0.100250    0.000000   17.328465 v _12546_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12546_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12547_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09488_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09488_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01241_ (net)
                      0.100250    0.000000   17.328465 v _12547_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12547_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12548_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09489_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09489_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01242_ (net)
                      0.100250    0.000000   17.328465 v _12548_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12548_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12549_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09490_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09490_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01243_ (net)
                      0.100250    0.000000   17.328465 v _12549_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12549_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12550_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09491_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09491_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01244_ (net)
                      0.100250    0.000000   17.328465 v _12550_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12550_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12551_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09492_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09492_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01245_ (net)
                      0.100250    0.000000   17.328465 v _12551_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12551_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12552_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09493_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09493_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01246_ (net)
                      0.100250    0.000000   17.328465 v _12552_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12552_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12553_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09494_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09494_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01247_ (net)
                      0.100250    0.000000   17.328465 v _12553_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12553_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12554_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09495_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09495_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01248_ (net)
                      0.100250    0.000000   17.328465 v _12554_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12554_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12555_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09496_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09496_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01249_ (net)
                      0.100250    0.000000   17.328465 v _12555_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12555_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12556_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09497_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09497_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01250_ (net)
                      0.100250    0.000000   17.328465 v _12556_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12556_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12557_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09498_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09498_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01251_ (net)
                      0.100250    0.000000   17.328465 v _12557_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12557_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12558_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09499_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09499_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01252_ (net)
                      0.100250    0.000000   17.328465 v _12558_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12558_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12559_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09500_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09500_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01253_ (net)
                      0.100250    0.000000   17.328465 v _12559_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12559_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12560_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09501_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09501_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01254_ (net)
                      0.100250    0.000000   17.328465 v _12560_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12560_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12561_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09502_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09502_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01255_ (net)
                      0.100250    0.000000   17.328465 v _12561_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12561_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12562_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09503_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09503_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01256_ (net)
                      0.100250    0.000000   17.328465 v _12562_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12562_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12563_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09504_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09504_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01257_ (net)
                      0.100250    0.000000   17.328465 v _12563_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12563_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12564_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09505_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09505_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01258_ (net)
                      0.100250    0.000000   17.328465 v _12564_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12564_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12565_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09506_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09506_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01259_ (net)
                      0.100250    0.000000   17.328465 v _12565_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12565_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12566_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09507_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09507_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01260_ (net)
                      0.100250    0.000000   17.328465 v _12566_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12566_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12567_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _09508_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.328465 v _09508_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01261_ (net)
                      0.100250    0.000000   17.328465 v _12567_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.328465   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12567_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.328465   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.843744   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14488_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _11368_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.102182    0.896680   17.199331 v _11368_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03111_ (net)
                      0.102182    0.000000   17.199331 v _14488_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14488_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.266081    9.483919   library setup time
                                              9.483919   data required time
---------------------------------------------------------------------------------------------
                                              9.483919   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.715414   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12707_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09649_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09649_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01401_ (net)
                      0.100250    0.000000   17.199331 v _12707_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12707_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12708_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09650_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09650_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01402_ (net)
                      0.100250    0.000000   17.199331 v _12708_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12708_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12709_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09651_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09651_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01403_ (net)
                      0.100250    0.000000   17.199331 v _12709_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12709_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12710_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09652_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09652_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01404_ (net)
                      0.100250    0.000000   17.199331 v _12710_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12710_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12711_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09653_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09653_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01405_ (net)
                      0.100250    0.000000   17.199331 v _12711_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12711_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12712_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09654_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09654_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01406_ (net)
                      0.100250    0.000000   17.199331 v _12712_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12712_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12713_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09655_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09655_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01407_ (net)
                      0.100250    0.000000   17.199331 v _12713_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12713_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12714_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09656_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09656_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01408_ (net)
                      0.100250    0.000000   17.199331 v _12714_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12714_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12715_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09657_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09657_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01409_ (net)
                      0.100250    0.000000   17.199331 v _12715_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12715_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12716_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09658_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09658_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01410_ (net)
                      0.100250    0.000000   17.199331 v _12716_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12716_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12717_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09659_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09659_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01411_ (net)
                      0.100250    0.000000   17.199331 v _12717_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12717_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12718_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09660_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09660_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01412_ (net)
                      0.100250    0.000000   17.199331 v _12718_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12718_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12719_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09661_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09661_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01413_ (net)
                      0.100250    0.000000   17.199331 v _12719_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12719_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12720_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09662_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09662_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01414_ (net)
                      0.100250    0.000000   17.199331 v _12720_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12720_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12721_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09663_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09663_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01415_ (net)
                      0.100250    0.000000   17.199331 v _12721_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12721_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12722_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09664_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09664_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01416_ (net)
                      0.100250    0.000000   17.199331 v _12722_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12722_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12723_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09665_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09665_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01417_ (net)
                      0.100250    0.000000   17.199331 v _12723_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12723_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12724_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09666_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09666_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01418_ (net)
                      0.100250    0.000000   17.199331 v _12724_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12724_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12725_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09667_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09667_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01419_ (net)
                      0.100250    0.000000   17.199331 v _12725_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12725_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12726_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09668_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09668_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01420_ (net)
                      0.100250    0.000000   17.199331 v _12726_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12726_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12727_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09669_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09669_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01421_ (net)
                      0.100250    0.000000   17.199331 v _12727_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12727_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12728_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09670_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09670_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01422_ (net)
                      0.100250    0.000000   17.199331 v _12728_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12728_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12729_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09671_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09671_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01423_ (net)
                      0.100250    0.000000   17.199331 v _12729_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12729_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12730_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09672_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09672_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01424_ (net)
                      0.100250    0.000000   17.199331 v _12730_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12730_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12731_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _09673_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   17.199331 v _09673_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01425_ (net)
                      0.100250    0.000000   17.199331 v _12731_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.199331   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12731_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.199331   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.714612   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14481_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _11361_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.102182    0.896991   17.017977 v _11361_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03104_ (net)
                      0.102182    0.000000   17.017977 v _14481_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14481_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.266081    9.483919   library setup time
                                              9.483919   data required time
---------------------------------------------------------------------------------------------
                                              9.483919   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.534058   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13469_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10352_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10352_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02099_ (net)
                      0.100250    0.000000   17.017977 v _13469_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13469_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13470_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10353_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10353_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02100_ (net)
                      0.100250    0.000000   17.017977 v _13470_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13470_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13471_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10354_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10354_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02101_ (net)
                      0.100250    0.000000   17.017977 v _13471_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13471_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13472_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10355_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10355_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02102_ (net)
                      0.100250    0.000000   17.017977 v _13472_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13472_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13473_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10356_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10356_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02103_ (net)
                      0.100250    0.000000   17.017977 v _13473_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13473_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13474_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10357_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10357_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02104_ (net)
                      0.100250    0.000000   17.017977 v _13474_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13474_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13475_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10358_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10358_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02105_ (net)
                      0.100250    0.000000   17.017977 v _13475_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13475_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13476_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10359_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10359_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02106_ (net)
                      0.100250    0.000000   17.017977 v _13476_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13476_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13477_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10360_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10360_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02107_ (net)
                      0.100250    0.000000   17.017977 v _13477_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13477_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13478_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10361_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10361_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02108_ (net)
                      0.100250    0.000000   17.017977 v _13478_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13478_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13479_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10362_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10362_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02109_ (net)
                      0.100250    0.000000   17.017977 v _13479_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13479_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13480_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10363_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10363_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02110_ (net)
                      0.100250    0.000000   17.017977 v _13480_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13480_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13481_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10364_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10364_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02111_ (net)
                      0.100250    0.000000   17.017977 v _13481_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13481_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13482_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10365_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10365_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02112_ (net)
                      0.100250    0.000000   17.017977 v _13482_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13482_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13483_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10366_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10366_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02113_ (net)
                      0.100250    0.000000   17.017977 v _13483_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13483_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13484_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10367_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10367_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02114_ (net)
                      0.100250    0.000000   17.017977 v _13484_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13484_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13485_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10368_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10368_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02115_ (net)
                      0.100250    0.000000   17.017977 v _13485_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13485_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13486_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10369_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10369_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02116_ (net)
                      0.100250    0.000000   17.017977 v _13486_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13486_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10370_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10370_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02117_ (net)
                      0.100250    0.000000   17.017977 v _13487_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13487_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13488_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10371_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10371_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02118_ (net)
                      0.100250    0.000000   17.017977 v _13488_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13488_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13489_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10372_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10372_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02119_ (net)
                      0.100250    0.000000   17.017977 v _13489_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13489_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13490_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10373_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10373_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02120_ (net)
                      0.100250    0.000000   17.017977 v _13490_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13490_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13491_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10374_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10374_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02121_ (net)
                      0.100250    0.000000   17.017977 v _13491_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13491_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13492_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10375_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10375_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02122_ (net)
                      0.100250    0.000000   17.017977 v _13492_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13492_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13493_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _08539_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.633013    2.416615   16.120985 v _08539_/X (sky130_fd_sc_hd__or4_2)
                                                         _05597_ (net)
                      0.633013    0.000000   16.120985 v _10376_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896991   17.017977 v _10376_/X (sky130_fd_sc_hd__mux2_1)
                                                         _02123_ (net)
                      0.100250    0.000000   17.017977 v _13493_/D (sky130_fd_sc_hd__dfxtp_2)
                                             17.017977   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13493_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -17.017977   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.533256   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _14496_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _11376_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.102182    0.896680   16.866993 v _11376_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03119_ (net)
                      0.102182    0.000000   16.866993 v _14496_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14496_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.266081    9.483919   library setup time
                                              9.483919   data required time
---------------------------------------------------------------------------------------------
                                              9.483919   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.383075   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12168_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09222_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09222_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00976_ (net)
                      0.100250    0.000000   16.866993 v _12168_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12168_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09223_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09223_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00977_ (net)
                      0.100250    0.000000   16.866993 v _12169_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12169_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09224_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09224_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00978_ (net)
                      0.100250    0.000000   16.866993 v _12170_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12170_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09225_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09225_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00979_ (net)
                      0.100250    0.000000   16.866993 v _12171_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12171_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09226_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09226_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00980_ (net)
                      0.100250    0.000000   16.866993 v _12172_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12172_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09227_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09227_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00981_ (net)
                      0.100250    0.000000   16.866993 v _12173_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12173_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09228_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09228_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00982_ (net)
                      0.100250    0.000000   16.866993 v _12174_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12174_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12175_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09229_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09229_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00983_ (net)
                      0.100250    0.000000   16.866993 v _12175_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12175_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12176_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09230_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09230_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00984_ (net)
                      0.100250    0.000000   16.866993 v _12176_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12176_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12177_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09231_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09231_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00985_ (net)
                      0.100250    0.000000   16.866993 v _12177_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12177_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12178_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09232_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09232_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00986_ (net)
                      0.100250    0.000000   16.866993 v _12178_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12178_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12179_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09233_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09233_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00987_ (net)
                      0.100250    0.000000   16.866993 v _12179_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12179_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12180_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09234_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09234_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00988_ (net)
                      0.100250    0.000000   16.866993 v _12180_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12180_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12181_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09235_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09235_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00989_ (net)
                      0.100250    0.000000   16.866993 v _12181_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12181_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12182_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09236_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09236_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00990_ (net)
                      0.100250    0.000000   16.866993 v _12182_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12182_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12183_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09237_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09237_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00991_ (net)
                      0.100250    0.000000   16.866993 v _12183_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12183_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12184_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09238_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09238_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00992_ (net)
                      0.100250    0.000000   16.866993 v _12184_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12184_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12185_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09239_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09239_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00993_ (net)
                      0.100250    0.000000   16.866993 v _12185_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12185_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12186_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09240_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09240_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00994_ (net)
                      0.100250    0.000000   16.866993 v _12186_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12186_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12187_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09241_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09241_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00995_ (net)
                      0.100250    0.000000   16.866993 v _12187_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12187_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12188_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09242_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09242_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00996_ (net)
                      0.100250    0.000000   16.866993 v _12188_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12188_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12189_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09243_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09243_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00997_ (net)
                      0.100250    0.000000   16.866993 v _12189_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12189_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12190_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09244_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09244_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00998_ (net)
                      0.100250    0.000000   16.866993 v _12190_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12190_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12191_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09245_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09245_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00999_ (net)
                      0.100250    0.000000   16.866993 v _12191_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12191_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[3] (input port clocked by clk)
Endpoint: _12192_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021986    0.097758    0.067587    2.067587 v cpu_addr[3] (in)
                                                         cpu_addr[3] (net)
                      0.097758    0.000000    2.067587 v _06153_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.834824   13.775088   10.179732   12.247319 ^ _06153_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03510_ (net)
                     13.775088    0.000000   12.247319 ^ _08474_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.400660    1.173235   13.420554 v _08474_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05552_ (net)
                      1.400660    0.000000   13.420554 v _08477_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.549760   15.970313 v _08477_/X (sky130_fd_sc_hd__or4_2)
                                                         _05555_ (net)
                      0.632240    0.000000   15.970313 v _09246_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896680   16.866993 v _09246_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01000_ (net)
                      0.100250    0.000000   16.866993 v _12192_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.866993   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12192_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.866993   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.382273   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10109_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10109_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01857_ (net)
                      0.101044    0.000000   16.863237 v _13227_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13227_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13228_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10110_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10110_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01858_ (net)
                      0.101044    0.000000   16.863237 v _13228_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13228_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13229_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10111_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10111_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01859_ (net)
                      0.101044    0.000000   16.863237 v _13229_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13229_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13230_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10112_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10112_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01860_ (net)
                      0.101044    0.000000   16.863237 v _13230_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13230_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13231_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10113_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10113_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01861_ (net)
                      0.101044    0.000000   16.863237 v _13231_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13231_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13232_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10114_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10114_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01862_ (net)
                      0.101044    0.000000   16.863237 v _13232_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13232_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13233_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10115_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10115_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01863_ (net)
                      0.101044    0.000000   16.863237 v _13233_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13233_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13234_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10116_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10116_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01864_ (net)
                      0.101044    0.000000   16.863237 v _13234_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13234_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13235_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10117_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10117_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01865_ (net)
                      0.101044    0.000000   16.863237 v _13235_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13235_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13236_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10118_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10118_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01866_ (net)
                      0.101044    0.000000   16.863237 v _13236_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13236_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13237_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10119_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10119_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01867_ (net)
                      0.101044    0.000000   16.863237 v _13237_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13237_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13238_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10120_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10120_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01868_ (net)
                      0.101044    0.000000   16.863237 v _13238_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13238_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13239_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10121_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10121_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01869_ (net)
                      0.101044    0.000000   16.863237 v _13239_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13239_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13240_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10122_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10122_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01870_ (net)
                      0.101044    0.000000   16.863237 v _13240_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13240_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13241_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10123_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10123_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01871_ (net)
                      0.101044    0.000000   16.863237 v _13241_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13241_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13242_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10124_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10124_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01872_ (net)
                      0.101044    0.000000   16.863237 v _13242_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13242_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13243_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10125_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10125_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01873_ (net)
                      0.101044    0.000000   16.863237 v _13243_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13243_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13244_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10126_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10126_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01874_ (net)
                      0.101044    0.000000   16.863237 v _13244_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13244_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13245_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10127_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10127_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01875_ (net)
                      0.101044    0.000000   16.863237 v _13245_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13245_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13246_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10128_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10128_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01876_ (net)
                      0.101044    0.000000   16.863237 v _13246_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13246_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10129_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10129_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01877_ (net)
                      0.101044    0.000000   16.863237 v _13247_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13247_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13248_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10130_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10130_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01878_ (net)
                      0.101044    0.000000   16.863237 v _13248_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13248_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13249_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10131_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10131_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01879_ (net)
                      0.101044    0.000000   16.863237 v _13249_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13249_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13250_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10132_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10132_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01880_ (net)
                      0.101044    0.000000   16.863237 v _13250_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13250_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13251_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10133_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10133_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01881_ (net)
                      0.101044    0.000000   16.863237 v _13251_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13251_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13252_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10134_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10134_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01882_ (net)
                      0.101044    0.000000   16.863237 v _13252_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13252_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10135_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10135_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01883_ (net)
                      0.101044    0.000000   16.863237 v _13253_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13253_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13254_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10136_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10136_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01884_ (net)
                      0.101044    0.000000   16.863237 v _13254_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13254_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13255_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10137_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10137_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01885_ (net)
                      0.101044    0.000000   16.863237 v _13255_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13255_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13256_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10138_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10138_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01886_ (net)
                      0.101044    0.000000   16.863237 v _13256_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13256_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13257_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10139_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10139_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01887_ (net)
                      0.101044    0.000000   16.863237 v _13257_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13257_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13258_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10140_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10140_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01888_ (net)
                      0.101044    0.000000   16.863237 v _13258_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13258_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13259_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10141_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10141_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01889_ (net)
                      0.101044    0.000000   16.863237 v _13259_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13259_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13260_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10142_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10142_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01890_ (net)
                      0.101044    0.000000   16.863237 v _13260_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13260_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13261_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10143_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10143_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01891_ (net)
                      0.101044    0.000000   16.863237 v _13261_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13261_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13262_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10144_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10144_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01892_ (net)
                      0.101044    0.000000   16.863237 v _13262_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13262_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13263_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10145_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10145_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01893_ (net)
                      0.101044    0.000000   16.863237 v _13263_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13263_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13264_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10146_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10146_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01894_ (net)
                      0.101044    0.000000   16.863237 v _13264_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13264_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10147_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10147_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01895_ (net)
                      0.101044    0.000000   16.863237 v _13265_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13265_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13266_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10148_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10148_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01896_ (net)
                      0.101044    0.000000   16.863237 v _13266_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13266_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13267_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10149_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10149_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01897_ (net)
                      0.101044    0.000000   16.863237 v _13267_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13267_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13268_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10150_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10150_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01898_ (net)
                      0.101044    0.000000   16.863237 v _13268_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13268_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13269_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10151_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10151_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01899_ (net)
                      0.101044    0.000000   16.863237 v _13269_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13269_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13270_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10152_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10152_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01900_ (net)
                      0.101044    0.000000   16.863237 v _13270_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13270_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13271_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10153_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10153_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01901_ (net)
                      0.101044    0.000000   16.863237 v _13271_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13271_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13272_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10154_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10154_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01902_ (net)
                      0.101044    0.000000   16.863237 v _13272_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13272_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13273_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10155_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10155_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01903_ (net)
                      0.101044    0.000000   16.863237 v _13273_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13273_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13274_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10156_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10156_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01904_ (net)
                      0.101044    0.000000   16.863237 v _13274_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13274_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13275_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10157_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10157_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01905_ (net)
                      0.101044    0.000000   16.863237 v _13275_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13275_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13276_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10158_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10158_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01906_ (net)
                      0.101044    0.000000   16.863237 v _13276_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13276_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13277_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10159_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10159_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01907_ (net)
                      0.101044    0.000000   16.863237 v _13277_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13277_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13278_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10160_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10160_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01908_ (net)
                      0.101044    0.000000   16.863237 v _13278_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13278_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13279_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10161_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10161_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01909_ (net)
                      0.101044    0.000000   16.863237 v _13279_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13279_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13280_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10162_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10162_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01910_ (net)
                      0.101044    0.000000   16.863237 v _13280_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13280_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13281_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10163_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10163_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01911_ (net)
                      0.101044    0.000000   16.863237 v _13281_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13281_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13282_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10164_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10164_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01912_ (net)
                      0.101044    0.000000   16.863237 v _13282_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13282_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13283_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10165_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10165_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01913_ (net)
                      0.101044    0.000000   16.863237 v _13283_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13283_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13284_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10166_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10166_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01914_ (net)
                      0.101044    0.000000   16.863237 v _13284_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13284_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13285_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10167_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10167_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01915_ (net)
                      0.101044    0.000000   16.863237 v _13285_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13285_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13286_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10168_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10168_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01916_ (net)
                      0.101044    0.000000   16.863237 v _13286_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13286_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13287_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10169_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10169_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01917_ (net)
                      0.101044    0.000000   16.863237 v _13287_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13287_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13288_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10170_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10170_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01918_ (net)
                      0.101044    0.000000   16.863237 v _13288_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13288_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13289_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10171_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10171_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01919_ (net)
                      0.101044    0.000000   16.863237 v _13289_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13289_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _13290_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _10108_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.943382   15.855868 v _10108_/X (sky130_fd_sc_hd__or2_2)
                                                         _03128_ (net)
                      0.908365    0.000000   15.855868 v _10172_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007368   16.863237 v _10172_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01920_ (net)
                      0.101044    0.000000   16.863237 v _13290_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.863237   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _13290_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.863237   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.378845   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11798_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08849_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08849_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00606_ (net)
                      0.101051    0.000000   16.749758 v _11798_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11798_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11799_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08850_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08850_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00607_ (net)
                      0.101051    0.000000   16.749758 v _11799_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11799_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11800_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08851_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08851_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00608_ (net)
                      0.101051    0.000000   16.749758 v _11800_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11800_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11801_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08852_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08852_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00609_ (net)
                      0.101051    0.000000   16.749758 v _11801_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11801_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11802_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08853_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08853_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00610_ (net)
                      0.101051    0.000000   16.749758 v _11802_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11802_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11803_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08854_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08854_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00611_ (net)
                      0.101051    0.000000   16.749758 v _11803_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11803_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11804_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08855_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08855_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00612_ (net)
                      0.101051    0.000000   16.749758 v _11804_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11804_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11805_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08856_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08856_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00613_ (net)
                      0.101051    0.000000   16.749758 v _11805_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11805_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11806_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08857_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08857_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00614_ (net)
                      0.101051    0.000000   16.749758 v _11806_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11806_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11807_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08858_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08858_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00615_ (net)
                      0.101051    0.000000   16.749758 v _11807_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11807_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11808_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08859_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08859_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00616_ (net)
                      0.101051    0.000000   16.749758 v _11808_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11808_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11809_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08860_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08860_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00617_ (net)
                      0.101051    0.000000   16.749758 v _11809_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11809_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11810_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08861_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08861_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00618_ (net)
                      0.101051    0.000000   16.749758 v _11810_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11810_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11811_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08862_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08862_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00619_ (net)
                      0.101051    0.000000   16.749758 v _11811_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11811_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11812_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08863_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08863_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00620_ (net)
                      0.101051    0.000000   16.749758 v _11812_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11812_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11813_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08864_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08864_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00621_ (net)
                      0.101051    0.000000   16.749758 v _11813_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11813_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11814_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08865_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08865_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00622_ (net)
                      0.101051    0.000000   16.749758 v _11814_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11814_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11815_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08866_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08866_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00623_ (net)
                      0.101051    0.000000   16.749758 v _11815_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11815_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11816_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08867_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08867_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00624_ (net)
                      0.101051    0.000000   16.749758 v _11816_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11816_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11817_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08868_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08868_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00625_ (net)
                      0.101051    0.000000   16.749758 v _11817_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11817_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11818_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08869_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08869_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00626_ (net)
                      0.101051    0.000000   16.749758 v _11818_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11818_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11819_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08870_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08870_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00627_ (net)
                      0.101051    0.000000   16.749758 v _11819_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11819_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11820_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08871_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08871_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00628_ (net)
                      0.101051    0.000000   16.749758 v _11820_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11820_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11821_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08872_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08872_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00629_ (net)
                      0.101051    0.000000   16.749758 v _11821_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11821_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11822_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08873_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08873_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00630_ (net)
                      0.101051    0.000000   16.749758 v _11822_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11822_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11823_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08874_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08874_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00631_ (net)
                      0.101051    0.000000   16.749758 v _11823_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11823_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11824_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08875_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08875_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00632_ (net)
                      0.101051    0.000000   16.749758 v _11824_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11824_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11825_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08876_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08876_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00633_ (net)
                      0.101051    0.000000   16.749758 v _11825_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11825_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11826_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08877_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08877_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00634_ (net)
                      0.101051    0.000000   16.749758 v _11826_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11826_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11827_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08878_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08878_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00635_ (net)
                      0.101051    0.000000   16.749758 v _11827_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11827_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11828_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08879_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08879_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00636_ (net)
                      0.101051    0.000000   16.749758 v _11828_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11828_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11829_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08880_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08880_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00637_ (net)
                      0.101051    0.000000   16.749758 v _11829_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11829_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11830_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08881_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00638_ (net)
                      0.101051    0.000000   16.749758 v _11830_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11830_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11831_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08882_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08882_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00639_ (net)
                      0.101051    0.000000   16.749758 v _11831_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11831_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11832_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08883_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08883_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00640_ (net)
                      0.101051    0.000000   16.749758 v _11832_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11832_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11833_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08884_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08884_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00641_ (net)
                      0.101051    0.000000   16.749758 v _11833_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11833_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11834_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08885_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08885_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00642_ (net)
                      0.101051    0.000000   16.749758 v _11834_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11834_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11835_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08886_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08886_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00643_ (net)
                      0.101051    0.000000   16.749758 v _11835_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11835_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11836_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08887_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08887_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00644_ (net)
                      0.101051    0.000000   16.749758 v _11836_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11836_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11837_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08888_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08888_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00645_ (net)
                      0.101051    0.000000   16.749758 v _11837_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11837_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11838_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08889_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08889_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00646_ (net)
                      0.101051    0.000000   16.749758 v _11838_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11838_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11839_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08890_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08890_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00647_ (net)
                      0.101051    0.000000   16.749758 v _11839_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11839_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11840_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08891_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08891_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00648_ (net)
                      0.101051    0.000000   16.749758 v _11840_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11840_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11841_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08892_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08892_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00649_ (net)
                      0.101051    0.000000   16.749758 v _11841_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11841_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11842_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08893_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08893_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00650_ (net)
                      0.101051    0.000000   16.749758 v _11842_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11842_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11843_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08894_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08894_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00651_ (net)
                      0.101051    0.000000   16.749758 v _11843_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11843_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11844_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08895_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08895_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00652_ (net)
                      0.101051    0.000000   16.749758 v _11844_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11844_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11845_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08896_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08896_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00653_ (net)
                      0.101051    0.000000   16.749758 v _11845_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11845_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11846_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08897_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08897_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00654_ (net)
                      0.101051    0.000000   16.749758 v _11846_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11846_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11847_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08898_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08898_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00655_ (net)
                      0.101051    0.000000   16.749758 v _11847_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11847_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11848_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08899_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08899_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00656_ (net)
                      0.101051    0.000000   16.749758 v _11848_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11848_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11849_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08900_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08900_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00657_ (net)
                      0.101051    0.000000   16.749758 v _11849_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11850_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08901_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08901_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00658_ (net)
                      0.101051    0.000000   16.749758 v _11850_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11850_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11851_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08902_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08902_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00659_ (net)
                      0.101051    0.000000   16.749758 v _11851_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11851_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11852_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08903_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08903_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00660_ (net)
                      0.101051    0.000000   16.749758 v _11852_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11852_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11853_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08904_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08904_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00661_ (net)
                      0.101051    0.000000   16.749758 v _11853_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11853_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11854_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08905_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08905_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00662_ (net)
                      0.101051    0.000000   16.749758 v _11854_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11854_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11855_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08906_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08906_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00663_ (net)
                      0.101051    0.000000   16.749758 v _11855_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11855_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11856_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08907_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08907_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00664_ (net)
                      0.101051    0.000000   16.749758 v _11856_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11856_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11857_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08908_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08908_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00665_ (net)
                      0.101051    0.000000   16.749758 v _11857_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11857_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11858_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08909_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08909_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00666_ (net)
                      0.101051    0.000000   16.749758 v _11858_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11858_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11859_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08910_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08910_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00667_ (net)
                      0.101051    0.000000   16.749758 v _11859_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11859_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11860_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08911_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08911_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00668_ (net)
                      0.101051    0.000000   16.749758 v _11860_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11860_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11861_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08848_/A (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.909177    2.008989   15.742064 v _08848_/X (sky130_fd_sc_hd__or2_2)
                                                         _05608_ (net)
                      0.909177    0.000000   15.742064 v _08912_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101051    1.007694   16.749758 v _08912_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00669_ (net)
                      0.101051    0.000000   16.749758 v _11861_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.749758   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11861_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265612    9.484388   library setup time
                                              9.484388   data required time
---------------------------------------------------------------------------------------------
                                              9.484388   data required time
                                            -16.749758   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.265369   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _14494_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _11374_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.102182    0.896968   16.746794 v _11374_/X (sky130_fd_sc_hd__mux2_1)
                                                         _03117_ (net)
                      0.102182    0.000000   16.746794 v _14494_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _14494_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.266081    9.483919   library setup time
                                              9.483919   data required time
---------------------------------------------------------------------------------------------
                                              9.483919   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262874   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12143_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09197_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09197_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00951_ (net)
                      0.100250    0.000000   16.746794 v _12143_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12143_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12144_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09198_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09198_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00952_ (net)
                      0.100250    0.000000   16.746794 v _12144_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12144_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12145_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09199_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09199_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00953_ (net)
                      0.100250    0.000000   16.746794 v _12145_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12145_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12146_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09200_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09200_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00954_ (net)
                      0.100250    0.000000   16.746794 v _12146_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12146_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12147_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09201_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09201_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00955_ (net)
                      0.100250    0.000000   16.746794 v _12147_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12147_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12148_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09202_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09202_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00956_ (net)
                      0.100250    0.000000   16.746794 v _12148_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12148_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12149_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09203_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09203_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00957_ (net)
                      0.100250    0.000000   16.746794 v _12149_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12149_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12150_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09204_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09204_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00958_ (net)
                      0.100250    0.000000   16.746794 v _12150_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12150_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12151_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09205_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09205_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00959_ (net)
                      0.100250    0.000000   16.746794 v _12151_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12151_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12152_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09206_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09206_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00960_ (net)
                      0.100250    0.000000   16.746794 v _12152_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12152_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12153_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09207_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09207_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00961_ (net)
                      0.100250    0.000000   16.746794 v _12153_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12153_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12154_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09208_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09208_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00962_ (net)
                      0.100250    0.000000   16.746794 v _12154_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12154_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12155_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09209_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09209_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00963_ (net)
                      0.100250    0.000000   16.746794 v _12155_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12155_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12156_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09210_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09210_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00964_ (net)
                      0.100250    0.000000   16.746794 v _12156_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12156_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12157_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09211_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09211_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00965_ (net)
                      0.100250    0.000000   16.746794 v _12157_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12157_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12158_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09212_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09212_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00966_ (net)
                      0.100250    0.000000   16.746794 v _12158_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12158_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12159_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09213_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09213_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00967_ (net)
                      0.100250    0.000000   16.746794 v _12159_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12159_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12160_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09214_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09214_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00968_ (net)
                      0.100250    0.000000   16.746794 v _12160_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12160_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12161_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09215_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09215_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00969_ (net)
                      0.100250    0.000000   16.746794 v _12161_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12161_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12162_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09216_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09216_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00970_ (net)
                      0.100250    0.000000   16.746794 v _12162_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12162_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12163_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09217_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09217_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00971_ (net)
                      0.100250    0.000000   16.746794 v _12163_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12163_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12164_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09218_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09218_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00972_ (net)
                      0.100250    0.000000   16.746794 v _12164_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12164_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12165_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09219_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09219_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00973_ (net)
                      0.100250    0.000000   16.746794 v _12165_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12165_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12166_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09220_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09220_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00974_ (net)
                      0.100250    0.000000   16.746794 v _12166_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12166_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12167_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _08484_/D (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632958    2.401606   15.849825 v _08484_/X (sky130_fd_sc_hd__or4_2)
                                                         _05560_ (net)
                      0.632958    0.000000   15.849825 v _09221_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.100250    0.896968   16.746794 v _09221_/X (sky130_fd_sc_hd__mux2_1)
                                                         _00975_ (net)
                      0.100250    0.000000   16.746794 v _12167_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.746794   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12167_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265279    9.484721   library setup time
                                              9.484721   data required time
---------------------------------------------------------------------------------------------
                                              9.484721   data required time
                                            -16.746794   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.262072   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12618_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09560_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09560_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01312_ (net)
                      0.101044    0.000000   16.704170 v _12618_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12618_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12619_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09561_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09561_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01313_ (net)
                      0.101044    0.000000   16.704170 v _12619_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12619_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12620_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09562_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09562_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01314_ (net)
                      0.101044    0.000000   16.704170 v _12620_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12620_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12621_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09563_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09563_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01315_ (net)
                      0.101044    0.000000   16.704170 v _12621_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12621_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12622_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09564_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09564_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01316_ (net)
                      0.101044    0.000000   16.704170 v _12622_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12622_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12623_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09565_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09565_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01317_ (net)
                      0.101044    0.000000   16.704170 v _12623_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12623_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12624_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09566_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09566_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01318_ (net)
                      0.101044    0.000000   16.704170 v _12624_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12624_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12625_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09567_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09567_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01319_ (net)
                      0.101044    0.000000   16.704170 v _12625_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12625_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12626_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09568_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09568_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01320_ (net)
                      0.101044    0.000000   16.704170 v _12626_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12626_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12627_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09569_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09569_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01321_ (net)
                      0.101044    0.000000   16.704170 v _12627_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12627_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12628_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09570_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09570_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01322_ (net)
                      0.101044    0.000000   16.704170 v _12628_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12628_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12629_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09571_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09571_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01323_ (net)
                      0.101044    0.000000   16.704170 v _12629_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12629_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12630_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09572_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09572_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01324_ (net)
                      0.101044    0.000000   16.704170 v _12630_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12630_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12631_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09573_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09573_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01325_ (net)
                      0.101044    0.000000   16.704170 v _12631_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12631_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12632_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09574_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09574_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01326_ (net)
                      0.101044    0.000000   16.704170 v _12632_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12632_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12633_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09575_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09575_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01327_ (net)
                      0.101044    0.000000   16.704170 v _12633_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12633_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12634_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09576_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09576_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01328_ (net)
                      0.101044    0.000000   16.704170 v _12634_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12634_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12635_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09577_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09577_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01329_ (net)
                      0.101044    0.000000   16.704170 v _12635_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12635_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12636_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09578_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09578_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01330_ (net)
                      0.101044    0.000000   16.704170 v _12636_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12636_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12637_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09579_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09579_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01331_ (net)
                      0.101044    0.000000   16.704170 v _12637_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12637_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12638_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09580_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09580_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01332_ (net)
                      0.101044    0.000000   16.704170 v _12638_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12638_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12639_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09581_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09581_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01333_ (net)
                      0.101044    0.000000   16.704170 v _12639_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12639_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12640_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09582_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09582_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01334_ (net)
                      0.101044    0.000000   16.704170 v _12640_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12640_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12641_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09583_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09583_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01335_ (net)
                      0.101044    0.000000   16.704170 v _12641_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12641_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09584_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09584_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01336_ (net)
                      0.101044    0.000000   16.704170 v _12642_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12642_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12643_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09585_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09585_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01337_ (net)
                      0.101044    0.000000   16.704170 v _12643_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12643_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12644_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09586_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09586_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01338_ (net)
                      0.101044    0.000000   16.704170 v _12644_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12644_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12645_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09587_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09587_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01339_ (net)
                      0.101044    0.000000   16.704170 v _12645_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12645_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09588_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09588_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01340_ (net)
                      0.101044    0.000000   16.704170 v _12646_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12646_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09589_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09589_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01341_ (net)
                      0.101044    0.000000   16.704170 v _12647_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12647_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09590_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09590_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01342_ (net)
                      0.101044    0.000000   16.704170 v _12648_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12648_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09591_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09591_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01343_ (net)
                      0.101044    0.000000   16.704170 v _12649_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12649_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09592_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09592_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01344_ (net)
                      0.101044    0.000000   16.704170 v _12650_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12650_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12651_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09593_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09593_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01345_ (net)
                      0.101044    0.000000   16.704170 v _12651_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12651_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12652_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09594_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09594_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01346_ (net)
                      0.101044    0.000000   16.704170 v _12652_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12652_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12653_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09595_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09595_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01347_ (net)
                      0.101044    0.000000   16.704170 v _12653_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12653_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12654_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09596_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09596_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01348_ (net)
                      0.101044    0.000000   16.704170 v _12654_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12654_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12655_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09597_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09597_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01349_ (net)
                      0.101044    0.000000   16.704170 v _12655_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12655_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12656_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09598_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09598_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01350_ (net)
                      0.101044    0.000000   16.704170 v _12656_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12656_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12657_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09599_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09599_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01351_ (net)
                      0.101044    0.000000   16.704170 v _12657_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12657_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12658_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09600_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09600_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01352_ (net)
                      0.101044    0.000000   16.704170 v _12658_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12658_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12659_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09601_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09601_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01353_ (net)
                      0.101044    0.000000   16.704170 v _12659_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12659_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12660_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09602_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09602_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01354_ (net)
                      0.101044    0.000000   16.704170 v _12660_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12660_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12661_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09603_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09603_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01355_ (net)
                      0.101044    0.000000   16.704170 v _12661_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12661_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12662_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09604_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09604_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01356_ (net)
                      0.101044    0.000000   16.704170 v _12662_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12662_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12663_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09605_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09605_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01357_ (net)
                      0.101044    0.000000   16.704170 v _12663_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12663_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09606_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09606_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01358_ (net)
                      0.101044    0.000000   16.704170 v _12664_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12664_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09607_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09607_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01359_ (net)
                      0.101044    0.000000   16.704170 v _12665_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12665_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09608_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09608_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01360_ (net)
                      0.101044    0.000000   16.704170 v _12666_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12666_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09609_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09609_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01361_ (net)
                      0.101044    0.000000   16.704170 v _12667_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12667_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09610_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09610_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01362_ (net)
                      0.101044    0.000000   16.704170 v _12668_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12668_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12669_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09611_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09611_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01363_ (net)
                      0.101044    0.000000   16.704170 v _12669_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12669_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12670_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09612_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09612_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01364_ (net)
                      0.101044    0.000000   16.704170 v _12670_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12670_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12671_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09613_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09613_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01365_ (net)
                      0.101044    0.000000   16.704170 v _12671_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12671_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12672_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09614_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09614_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01366_ (net)
                      0.101044    0.000000   16.704170 v _12672_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12672_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12673_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09615_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09615_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01367_ (net)
                      0.101044    0.000000   16.704170 v _12673_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12673_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12674_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09616_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09616_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01368_ (net)
                      0.101044    0.000000   16.704170 v _12674_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12674_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12675_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09617_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09617_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01369_ (net)
                      0.101044    0.000000   16.704170 v _12675_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12675_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12676_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09618_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09618_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01370_ (net)
                      0.101044    0.000000   16.704170 v _12676_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12676_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12677_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09619_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09619_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01371_ (net)
                      0.101044    0.000000   16.704170 v _12677_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12677_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12678_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09620_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09620_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01372_ (net)
                      0.101044    0.000000   16.704170 v _12678_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12678_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12679_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09621_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09621_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01373_ (net)
                      0.101044    0.000000   16.704170 v _12679_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12679_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12680_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09622_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09622_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01374_ (net)
                      0.101044    0.000000   16.704170 v _12680_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12680_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12681_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08537_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.433604    1.186212   13.704371 v _08537_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05595_ (net)
                      1.433604    0.000000   13.704371 v _09559_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.992433   15.696804 v _09559_/X (sky130_fd_sc_hd__or2_2)
                                                         _03124_ (net)
                      0.908365    0.000000   15.696804 v _09623_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.704170 v _09623_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01375_ (net)
                      0.101044    0.000000   16.704170 v _12681_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.704170   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12681_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.704170   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.219779   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11484_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08471_/B (sky130_fd_sc_hd__nand2_2)
     4    0.005130    1.322764    1.394327   13.912487 v _08471_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05550_ (net)
                      1.322764    0.000000   13.912487 v _08492_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.519298   16.431784 v _08492_/X (sky130_fd_sc_hd__or4_2)
                                                         _05565_ (net)
                      0.632240    0.000000   16.431784 v _08493_/B (sky130_fd_sc_hd__nand2b_2)
     1    0.001537    0.142262    0.278160   16.709944 ^ _08493_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _00293_ (net)
                      0.142262    0.000000   16.709944 ^ _11484_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.709944   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11484_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.146059    9.603941   library setup time
                                              9.603941   data required time
---------------------------------------------------------------------------------------------
                                              9.603941   data required time
                                            -16.709944   data arrival time
---------------------------------------------------------------------------------------------
                                             -7.106003   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _11488_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     9    0.023584    0.177518    0.119610    2.119610 ^ cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.177518    0.000000    2.119610 ^ _06158_/B (sky130_fd_sc_hd__and2_2)
   738    1.843032   14.256601   10.398549   12.518159 ^ _06158_/X (sky130_fd_sc_hd__and2_2)
                                                         _03515_ (net)
                     14.256601    0.000000   12.518159 ^ _08191_/A (sky130_fd_sc_hd__nand2_2)
     4    0.005219    1.451334    1.214916   13.733075 v _08191_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05361_ (net)
                      1.451334    0.000000   13.733075 v _08504_/C (sky130_fd_sc_hd__or4_2)
    27    0.086797    0.632240    2.569577   16.302652 v _08504_/X (sky130_fd_sc_hd__or4_2)
                                                         _05573_ (net)
                      0.632240    0.000000   16.302652 v _08505_/B (sky130_fd_sc_hd__nand2b_2)
     1    0.001537    0.142262    0.278160   16.580812 ^ _08505_/Y (sky130_fd_sc_hd__nand2b_2)
                                                         _00297_ (net)
                      0.142262    0.000000   16.580812 ^ _11488_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.580812   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _11488_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.146059    9.603941   library setup time
                                              9.603941   data required time
---------------------------------------------------------------------------------------------
                                              9.603941   data required time
                                            -16.580812   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.976871   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12896_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09840_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09840_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01590_ (net)
                      0.101044    0.000000   16.431112 v _12896_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12896_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12897_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09841_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09841_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01591_ (net)
                      0.101044    0.000000   16.431112 v _12897_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12897_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12898_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09842_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09842_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01592_ (net)
                      0.101044    0.000000   16.431112 v _12898_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12898_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12899_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09843_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09843_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01593_ (net)
                      0.101044    0.000000   16.431112 v _12899_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12899_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12900_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09844_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09844_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01594_ (net)
                      0.101044    0.000000   16.431112 v _12900_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12900_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12901_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09845_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09845_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01595_ (net)
                      0.101044    0.000000   16.431112 v _12901_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12901_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12902_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09846_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09846_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01596_ (net)
                      0.101044    0.000000   16.431112 v _12902_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12902_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12903_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09847_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09847_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01597_ (net)
                      0.101044    0.000000   16.431112 v _12903_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12903_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12904_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09848_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09848_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01598_ (net)
                      0.101044    0.000000   16.431112 v _12904_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12904_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12905_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09849_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09849_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01599_ (net)
                      0.101044    0.000000   16.431112 v _12905_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12905_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12906_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09850_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09850_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01600_ (net)
                      0.101044    0.000000   16.431112 v _12906_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12906_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12907_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09851_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09851_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01601_ (net)
                      0.101044    0.000000   16.431112 v _12907_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12907_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12908_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09852_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09852_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01602_ (net)
                      0.101044    0.000000   16.431112 v _12908_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12908_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12909_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09853_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09853_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01603_ (net)
                      0.101044    0.000000   16.431112 v _12909_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12909_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12910_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09854_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09854_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01604_ (net)
                      0.101044    0.000000   16.431112 v _12910_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12910_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12911_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09855_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09855_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01605_ (net)
                      0.101044    0.000000   16.431112 v _12911_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12911_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12912_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09856_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09856_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01606_ (net)
                      0.101044    0.000000   16.431112 v _12912_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12912_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12913_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09857_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09857_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01607_ (net)
                      0.101044    0.000000   16.431112 v _12913_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12913_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12914_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09858_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09858_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01608_ (net)
                      0.101044    0.000000   16.431112 v _12914_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12914_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12915_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09859_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09859_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01609_ (net)
                      0.101044    0.000000   16.431112 v _12915_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12915_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12916_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09860_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09860_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01610_ (net)
                      0.101044    0.000000   16.431112 v _12916_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12916_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12917_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09861_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09861_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01611_ (net)
                      0.101044    0.000000   16.431112 v _12917_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12917_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12918_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09862_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09862_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01612_ (net)
                      0.101044    0.000000   16.431112 v _12918_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12918_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12919_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09863_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09863_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01613_ (net)
                      0.101044    0.000000   16.431112 v _12919_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12919_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12920_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09864_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09864_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01614_ (net)
                      0.101044    0.000000   16.431112 v _12920_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12920_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12921_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09865_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09865_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01615_ (net)
                      0.101044    0.000000   16.431112 v _12921_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12921_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12922_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09866_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09866_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01616_ (net)
                      0.101044    0.000000   16.431112 v _12922_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12922_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12923_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09867_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09867_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01617_ (net)
                      0.101044    0.000000   16.431112 v _12923_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12923_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12924_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09868_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09868_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01618_ (net)
                      0.101044    0.000000   16.431112 v _12924_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12924_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12925_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09869_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09869_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01619_ (net)
                      0.101044    0.000000   16.431112 v _12925_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12925_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12926_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09870_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09870_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01620_ (net)
                      0.101044    0.000000   16.431112 v _12926_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12926_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12927_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09871_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09871_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01621_ (net)
                      0.101044    0.000000   16.431112 v _12927_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12927_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12928_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09872_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09872_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01622_ (net)
                      0.101044    0.000000   16.431112 v _12928_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12928_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12929_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09873_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09873_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01623_ (net)
                      0.101044    0.000000   16.431112 v _12929_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12929_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12930_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09874_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09874_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01624_ (net)
                      0.101044    0.000000   16.431112 v _12930_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12930_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12931_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09875_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09875_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01625_ (net)
                      0.101044    0.000000   16.431112 v _12931_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12931_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12932_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09876_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09876_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01626_ (net)
                      0.101044    0.000000   16.431112 v _12932_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12932_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12933_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09877_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09877_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01627_ (net)
                      0.101044    0.000000   16.431112 v _12933_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12933_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12934_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09878_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09878_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01628_ (net)
                      0.101044    0.000000   16.431112 v _12934_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12934_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12935_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09879_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09879_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01629_ (net)
                      0.101044    0.000000   16.431112 v _12935_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12935_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12936_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09880_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09880_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01630_ (net)
                      0.101044    0.000000   16.431112 v _12936_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12936_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12937_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09881_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09881_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01631_ (net)
                      0.101044    0.000000   16.431112 v _12937_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12937_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)


Startpoint: cpu_addr[4] (input port clocked by clk)
Endpoint: _12938_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     9    0.021724    0.096648    0.066787    2.066787 v cpu_addr[4] (in)
                                                         cpu_addr[4] (net)
                      0.096648    0.000000    2.066787 v _06151_/A_N (sky130_fd_sc_hd__and2b_2)
   734    1.842851   13.835079   10.221739   12.288526 ^ _06151_/X (sky130_fd_sc_hd__and2b_2)
                                                         _03508_ (net)
                     13.835079    0.000000   12.288526 ^ _08482_/A (sky130_fd_sc_hd__nand2_2)
     4    0.004984    1.395405    1.159694   13.448219 v _08482_/Y (sky130_fd_sc_hd__nand2_2)
                                                         _05558_ (net)
                      1.395405    0.000000   13.448219 v _09839_/B (sky130_fd_sc_hd__or2_2)
    64    0.203200    0.908365    1.975527   15.423746 v _09839_/X (sky130_fd_sc_hd__or2_2)
                                                         _03126_ (net)
                      0.908365    0.000000   15.423746 v _09882_/S (sky130_fd_sc_hd__mux2_1)
     1    0.001577    0.101044    1.007367   16.431112 v _09882_/X (sky130_fd_sc_hd__mux2_1)
                                                         _01632_ (net)
                      0.101044    0.000000   16.431112 v _12938_/D (sky130_fd_sc_hd__dfxtp_2)
                                             16.431112   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _12938_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.265609    9.484391   library setup time
                                              9.484391   data required time
---------------------------------------------------------------------------------------------
                                              9.484391   data required time
                                            -16.431112   data arrival time
---------------------------------------------------------------------------------------------
                                             -6.946722   slack (VIOLATED)



