#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jan  8 17:52:48 2022
# Process ID: 10332
# Current directory: E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22164 E:\STUDY\Books\Electronica\microcontrollers\BITS\Onukr Mutulu Computer Architecture\MIPS_local\MIPS\MIPS_I_Arithmatic\mips_r_i\mips_r_i.xpr
# Log file: E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/vivado.log
# Journal file: E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i'
INFO: [Project 1-313] Project file moved from 'E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_I_Arithmatic/mips_r_i' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 671.066 ; gain = 99.566
update_compile_order -fileset sources_1
close [ open {E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.srcs/sources_1/new/pc_adder.v} w ]
add_files {{E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.srcs/sources_1/new/pc_adder.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.srcs/sources_1/new/main_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.srcs/sources_1/new/r_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_16_to_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.srcs/sim_1/new/r_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.sim/sim_1/behav/xsim'
"xelab -wto f24278b4c7d34e779313a76c513ea94e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24278b4c7d34e779313a76c513ea94e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr -notrace
couldn't read file "E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat Jan  8 17:58:53 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 698.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 140 ns : File "E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/MIPS_I_Arithmatic/mips_r_i/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 39
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 730.145 ; gain = 12.867
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 730.145 ; gain = 31.914
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 750.172 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan  9 18:50:37 2022...
