/******************************************************************************
*              (c), Copyright, FORCE COMPUTERS INDIA Limited                  *
*                                                                             *
* THIS CODE CONTAINS CONFIDENTIAL INFORMATION OF FORCE COMPUTERS, INC.        *
* NO RIGHTS ARE GRANTED HEREIN UNDER ANY PATENT, MASK WORK RIGHT OR COPYRIGHT *
* OF FORCE OR ANY THIRD PARTY. FORCE RESERVES THE RIGHT AT ITS SOLE DISCRETION*
* TO REQUEST THAT THIS CODE BE IMMEDIATELY RETURNED TO FORCE COMPUTERS.       *
* THIS CODE IS PROVIDED "AS IS". FORCE COMPUTERS MAKES NO WARRANTIES, EXPRESS,*
* IMPLIED OR OTHERWISE, REGARDING ITS ACCURACY, COMPLETENESS OR PERFORMANCE.  *
*******************************************************************************
*                                                                             *
* Filename:Regs.c                                                             *
*                                                                             *
* DESCRIPTION:	                                                              *
*       This file is generated by Regparse tool.                              *
*                                                                             *
* DEPENDENCIES:	                                                              *
*       None.                                                                 *
*                                                                             *
******************************************************************************/

/* Register Set DCD: */
#define	DCD_BASE              (0x00000000) /* base address for this window */
#define	DCD_SIZE              (0x00000008) /* Size of the window */

/* Register Set PCI_DCD: */
#define	PCI_DCD_BASE          (0x00000000)

/* Register Set PCI_REMAP: */
#define	PCI_REMAP_REMAP       (0x00000000)

/* Register Set mpsc_cause: */
#define	MPSC_CAUSE_X          (0x00000000)

/* Register Set brg: */
#define	BRG_CFG               (0x00000000)
#define	BRG_TUNE              (0x00000004)

/* Register Set mpsc: */
#define	MPSC_BASE             (0x00000000)
#define	MPSC_MAIN_CFG_LOW     (0x00000000)
#define	MPSC_MAIN_CFG_HI      (0x00000004)
#define	MPSC_PROTO_CFG        (0x00000008)
#define	MPSC_REG1             (0x0000000c)
#define	MPSC_REG2             (0x00000010) /* page:257 */
#define	MPSC_REG3             (0x00000014) /* page:258 */
#define	MPSC_REG4             (0x00000018)
#define	MPSC_REG5             (0x0000001c) /* page:259 */
#define	MPSC_REG6             (0x00000020)
#define	MPSC_REG7             (0x00000024)
#define	MPSC_REG8             (0x00000028)
#define	MPSC_REG9             (0x0000002c)
#define	MPSC_REG10            (0x00000030) /* Page:260 */

/* Register Set SDMA_RXBD: */
#define	SDMA_RXBD_SIZE        (0x00000000) /* Buffer size */
#define	SDMA_RXBD_BCOUNT      (0x00000002) /* Byte Count */
#define	SDMA_RXBD_CS          (0x00000004) /* Control/Status */
#define	SDMA_RXBD_NEXT        (0x00000008) /* Next buffer */
#define	SDMA_RXBD_BPTR        (0x0000000c) /* Buffer pointer */

/* Register Set SDMA_TXBD: */
#define	SDMA_TXBD_BCOUNT      (0x00000000) /* Buffer Size */
#define	SDMA_TXBD_SHADOW      (0x00000002) /* Shadow size */
#define	SDMA_TXBD_CS          (0x00000004) /* Control/Status */
#define	SDMA_TXBD_NEXT        (0x00000008) /* Next buffer */
#define	SDMA_TXBD_BPTR        (0x0000000c) /* Buffer pointer */

/* Register Set MV64360: */
#define	MV64360_CPU_CONFIGURATION (0x00000000)
#define	MV64360_LOW_IRQ_CAUSE (0x00000004)
#define	MV64360_CS0_DECODE    (0x00000008)
#define	MV64360_HI_IRQ_CAUSE  (0x0000000c)
#define	MV64360_CS0_DECODE_SIZE (0x00000010)
#define	MV64360_CPU_0_IRQ_MASK_LOW (0x00000014)
#define	MV64360_CS2_DECODE    (0x00000018)
#define	MV64360_CPU_0_IRQ_MASK_HI (0x0000001c)
#define	MV64360_CS2_DECODE_SIZE (0x00000020)
#define	MV64360_CPU_0_SELECT_CAUSE (0x00000024)
#define	MV64360_DCS_0_DECODE  (0x00000028)
#define	MV64360_DCS_0_DECODE_SIZE (0x00000030)
#define	MV64360_CPU_1_IRQ_MASK_LOW (0x00000034)
#define	MV64360_DCS_3_DECODE  (0x00000038)
#define	MV64360_CPU_1_IRQ_MASK_HI (0x0000003c)
#define	MV64360_DCS_3_DECODE_SIZE (0x00000040)
#define	MV64360_CPU_1_SELECT_CAUSE (0x00000044)
#define	MV64360_PCI0_IO_DECODE (0x00000048)
#define	MV64360_PCI0_IO_DECODE_SIZE (0x00000050)
#define	MV64360_INT0_IRQ_CAUSE_MASK_LOW (0x00000054)

#define	MV64360_PCI0_MEM0_DECODE_BASE (0x00000058)
#define	MV64360_INT0_IRQ_CAUSE_MASK_HI (0x0000005c)
#define	MV64360_PCI0_MEM0_DECODE_SIZE (0x00000060)
#define	MV64360_INT0_SELECT_CAUSE (0x00000064)
#define	MV64360_INTERNAL_SPACE_BASE (0x00000068)
#define	MV64360_CPU_ERROR_ADRS_LOW (0x00000070)
#define	MV64360_INT1_IRQ_CAUSE_MASK_LOW (0x00000074)
#define	MV64360_CPU_ERROR_ADRS_HI (0x00000078)
#define	MV64360_INT1_IRQ_CAUSE_MASK_HI (0x0000007c)

#define	MV64360_PCI0_MEM1_DECODE_BASE (0x00000080)
#define	MV64360_INT1_SELECT_CAUSE (0x00000084)
#define	MV64360_PCI0_MEM1_DECODE_SIZE (0x00000088)

#define	MV64360_PCI1_IO_DECODE_BASE (0x00000090)
#define	MV64360_PCI1_IO_DECODE_SIZE (0x00000098)

#define	MV64360_PCI1_MEM0_DECODE_BASE (0x000000a0)
#define	MV64360_PCI1_MEM0_DECODE_SIZE (0x000000a8)

#define	MV64360_PCI1_MEM1_DECODE_BASE (0x000000b0)
#define	MV64360_PCI1_MEM1_DECODE_SIZE (0x000000b8)
#define	MV64360_CPU0_SYNC_BARIER_TRIGGER (0x000000c0)
#define	MV64360_CPU0_SYNC_BARIER_VIRTUAL (0x000000c8)
#define	MV64360_CPU1_SYNC_BARIER_TRIGGER (0x000000d0)
#define	MV64360_CPU1_SYNC_BARIER_VIRTUAL (0x000000d8)

#define	MV64360_PCI0_IO_REMAP_REMAP (0x000000f0)

#define	MV64360_PCI0_MEM0_REMAP_REMAP (0x000000f8)

#define	MV64360_PCI0_MEM1_REMAP_REMAP (0x00000100)

#define	MV64360_PCI1_IO_REMAP_REMAP (0x00000108)

#define	MV64360_PCI1_MEM0_REMAP_REMAP (0x00000110)

#define	MV64360_PCI1_MEM1_REMAP_REMAP (0x00000118)
#define	MV64360_CPU_MODE      (0x00000120)
#define	MV64360_CPU_ERROR_DATA_LOW (0x00000128)
#define	MV64360_CPU_ERROR_DATA_HI (0x00000130)
#define	MV64360_CPU_ERROR_PARITY (0x00000138)
#define	MV64360_CPU_ERROR_CAUSE (0x00000140)
#define	MV64360_CPU_ERROR_MASK (0x00000148)
#define	MV64360_CPU_CROSS_BAR_CTRL_LOW (0x00000150)
#define	MV64360_CPU_CROSS_BAR_CTRL_HIGH (0x00000158)
#define	MV64360_CPU_MASTER_CTRL (0x00000160)
#define	MV64360_CPU_CROSS_BAR_TIMEOUT (0x00000168)
#define	MV64360_CPU_PROT_BASE_ADRS_0 (0x00000180)
#define	MV64360_CPU_PROT_SIZE_0 (0x00000188)
#define	MV64360_CPU_PROT_BASE_ADRS_1 (0x00000190)
#define	MV64360_CPU_PROT_SIZE_1 (0x00000198)
#define	MV64360_CPU_PROT_BASE_ADRS_2 (0x000001a0)
#define	MV64360_CPU_PROT_SIZE_2 (0x000001a8)
#define	MV64360_CPU_PROT_BASE_ADRS_3 (0x000001b0)
#define	MV64360_CPU_PROT_SIZE_3 (0x000001b8)
#define	MV64360_WHO_AM_I      (0x00000200)
#define	MV64360_CS1_DECODE    (0x00000208)
#define	MV64360_CS1_DECODE_SIZE (0x00000210)
#define	MV64360_CPU_0_DOOR_BELL (0x00000214)
#define	MV64360_CS3_DECODE    (0x00000218)
#define	MV64360_CPU_0_DOOR_BELL_CLEAR (0x0000021c)
#define	MV64360_CS3_DECODE_SIZE (0x00000220)
#define	MV64360_CPU_1_DOOR_BELL (0x00000224)
#define	MV64360_DCS_1_DECODE  (0x00000228)
#define	MV64360_CPU_1_DOOR_BELL_CLEAR (0x0000022c)
#define	MV64360_DCS_1_DECODE_SIZE (0x00000230)
#define	MV64360_CPU_0_DOOR_BELL_MASK (0x00000234)
#define	MV64360_BOOTCS_DECODE (0x00000238)
#define	MV64360_CPU_1_DOOR_BELL_MASK (0x0000023c)
#define	MV64360_BOOTCS_DECODE_SIZE (0x00000240)
#define	MV64360_SEMAPHORE_0   (0x00000244)
#define	MV64360_DCS_2_DECODE  (0x00000248)
#define	MV64360_SEMAPHORE_1   (0x0000024c)
#define	MV64360_DCS_2_DECODE_SIZE (0x00000250)
#define	MV64360_SEMAPHORE_2   (0x00000254)

#define	MV64360_PCI0_MEM2_DECODE_BASE (0x00000258)
#define	MV64360_SEMAPHORE_3   (0x0000025c)
#define	MV64360_PCI0_MEM2_DECODE_SIZE (0x00000260)
#define	MV64360_SEMAPHORE_4   (0x00000264)
#define	MV64360_INTEGRATED_SRAM_BASE (0x00000268)
#define	MV64360_SEMAPHORE_5   (0x0000026c)
#define	MV64360_SEMAPHORE_6   (0x00000274)
#define	MV64360_BASE_ADDR_ENABLE (0x00000278)
#define	MV64360_SEMAPHORE_7   (0x0000027c)

#define	MV64360_PCI0_MEM3_DECODE_BASE (0x00000280)
#define	MV64360_PCI0_MEM3_DECODE_SIZE (0x00000288)

#define	MV64360_PCI1_MEM2_DECODE_BASE (0x000002a0)
#define	MV64360_PCI1_MEM2_DECODE_SIZE (0x000002a8)

#define	MV64360_PCI1_MEM3_DECODE_BASE (0x000002b0)
#define	MV64360_PCI1_MEM3_DECODE_SIZE (0x000002b8)

#define	MV64360_PCI0_MEM2_REMAP_REMAP (0x000002f8)

#define	MV64360_PCI0_MEM3_REMAP_REMAP (0x00000300)

#define	MV64360_PCI1_MEM2_REMAP_REMAP (0x00000310)

#define	MV64360_PCI1_MEM3_REMAP_REMAP (0x00000318)
#define	MV64360_PCI0_MEM0_REMAP_HI (0x00000320)
#define	MV64360_PCI0_MEM1_REMAP_HI (0x00000328)
#define	MV64360_PCI0_MEM2_REMAP_HI (0x00000330)
#define	MV64360_PCI0_MEM3_REMAP_HI (0x00000338)
#define	MV64360_PCI1_MEM0_REMAP_HI (0x00000340)
#define	MV64360_PCI1_MEM1_REMAP_HI (0x00000348)
#define	MV64360_PCI1_MEM2_REMAP_HI (0x00000350)
#define	MV64360_PCI1_MEM3_REMAP_HI (0x00000358)
#define	MV64360_SRAM_CFG      (0x00000380)
#define	MV64360_SRAM_ERR_CAUSE (0x00000388)
#define	MV64360_SRAM_ERR_ADRS (0x00000390)
#define	MV64360_SRAM_ERR_DATA_LOW (0x00000398)
#define	MV64360_SRAM_ERR_DATA_HI (0x000003a0)
#define	MV64360_SRAM_ERR_PARITY (0x000003a8)
#define	MV64360_SRAM_TEST_MODE (0x000003f4)
#define	MV64360_SRAM_ERR_ADRS_HI (0x000003f8)
#define	MV64360_DEVBNK0_PARMS (0x0000045c)
#define	MV64360_DEVBNK1_PARMS (0x00000460)
#define	MV64360_DEVBNK2_PARMS (0x00000464)
#define	MV64360_DEVBNK3_PARMS (0x00000468)
#define	MV64360_DEVICE_BOOT_BANK_PARMS (0x0000046c)
#define	MV64360_DEVICE_CTRL   (0x000004c0)
#define	MV64360_DEVICE_CROSS_BAR_TIMEOUT (0x000004c4)
#define	MV64360_DEVICE_CROSS_BAR_CTRL_LOW (0x000004c8)
#define	MV64360_DEVICE_CROSS_BAR_CTRL_HI (0x000004cc)
#define	MV64360_DEVICE_IRQ_CAUSE (0x000004d0)
#define	MV64360_DEVICE_IRQ_MASK (0x000004d4)
#define	MV64360_DEVICE_ERROR_ADRS (0x000004d8)
#define	MV64360_DEVICE_ERR_DATA (0x000004dc)
#define	MV64360_DEVICE_ERR_PARITY (0x000004e0)
#define	MV64360_CHAN0_DMA_BYTE_COUNT (0x00000800)
#define	MV64360_CHAN1_DMA_BYTE_COUNT (0x00000804)
#define	MV64360_CHAN2_DMA_BYTE_COUNT (0x00000808)
#define	MV64360_CHAN3_DMA_BYTE_COUNT (0x0000080c)
#define	MV64360_CHAN0_DMA_SRC_ADRS (0x00000810)
#define	MV64360_CHAN1_DMA_SRC_ADRS (0x00000814)
#define	MV64360_CHAN2_DMA_SRC_ADRS (0x00000818)
#define	MV64360_CHAN3_DMA_SRC_ADRS (0x0000081c)
#define	MV64360_CHAN0_DMA_DST_ADRS (0x00000820)
#define	MV64360_CHAN1_DMA_DST_ADRS (0x00000824)
#define	MV64360_CHAN2_DMA_DST_ADRS (0x00000828)
#define	MV64360_CHAN3_DMA_DST_ADRS (0x0000082c)
#define	MV64360_CHAN0NEXT_REC_PTR (0x00000830)
#define	MV64360_CHAN1NEXT_REC_PTR (0x00000834)
#define	MV64360_CHAN2NEXT_REC_PTR (0x00000838)
#define	MV64360_CHAN3NEXT_REC_PTR (0x0000083c)
#define	MV64360_CHAN0_CTRL    (0x00000840)
#define	MV64360_CHAN1_CTRL    (0x00000844)
#define	MV64360_CHAN2_CTRL    (0x00000848)
#define	MV64360_CHAN3_CTRL    (0x0000084c)
#define	MV64360_TIMER_COUNTER0 (0x00000850)
#define	MV64360_TIMER_COUNTER1 (0x00000854)
#define	MV64360_TIMER_COUNTER2 (0x00000858)
#define	MV64360_TIMER_COUNTER3 (0x0000085c)
#define	MV64360_ARBITER_CTRL_0_3 (0x00000860)
#define	MV64360_TIMER_COUNTER_0_3_CTRL (0x00000864)
#define	MV64360_TIMER_COUNTER_0_3_IRQ_CAUSE (0x00000868)
#define	MV64360_TIMER_COUNTER_0_3_IRQ_MASK (0x0000086c)
#define	MV64360_CHAN0_CUR_DESCR_PTR (0x00000870)
#define	MV64360_CHAN1_CUR_DESCR_PTR (0x00000874)
#define	MV64360_CHAN2_CUR_DESCR_PTR (0x00000878)
#define	MV64360_CHAN3_CUR_DESCR_PTR (0x0000087c)
#define	MV64360_CHAN0_CTRL_HI (0x00000880)
#define	MV64360_CHAN1_CTRL_HI (0x00000884)
#define	MV64360_CHAN2_CTRL_HI (0x00000888)
#define	MV64360_CHAN3_CTRL_HI (0x0000088c)
#define	MV64360_CHAN0_DMA_SRC_HI_PCI_ADRS (0x00000890)
#define	MV64360_CHAN1_DMA_SRC_HI_PCI_ADRS (0x00000894)
#define	MV64360_CHAN2_DMA_SRC_HI_PCI_ADRS (0x00000898)
#define	MV64360_CHAN3_DMA_SRC_HI_PCI_ADRS (0x0000089c)
#define	MV64360_CHANELS0_3_IRQ_CAUSE (0x000008c0)
#define	MV64360_CHANELS0_3_IRQ_MASK (0x000008c4)
#define	MV64360_CHANELS0_3_ERROR_ADRS (0x000008c8)
#define	MV64360_CHANELS0_3_ERROR_SELECT (0x000008cc)
#define	MV64360_DMA_BASE_ADDR_0_DECODE (0x00000a00)
#define	MV64360_DMA_SIZE_REG_0 (0x00000a04)
#define	MV64360_DMA_BASE_ADDR_1_DECODE (0x00000a08)
#define	MV64360_DMA_SIZE_REG_1 (0x00000a0c)
#define	MV64360_DMA_BASE_ADDR_2_DECODE (0x00000a10)
#define	MV64360_DMA_SIZE_REG_2 (0x00000a14)
#define	MV64360_DMA_BASE_ADDR_3_DECODE (0x00000a18)
#define	MV64360_DMA_SIZE_REG_3 (0x00000a1c)
#define	MV64360_DMA_BASE_ADDR_4_DECODE (0x00000a20)
#define	MV64360_DMA_SIZE_REG_4 (0x00000a24)
#define	MV64360_DMA_BASE_ADDR_5_DECODE (0x00000a28)
#define	MV64360_DMA_SIZE_REG_5 (0x00000a2c)
#define	MV64360_DMA_BASE_ADDR_6_DECODE (0x00000a30)
#define	MV64360_DMA_SIZE_REG_6 (0x00000a34)
#define	MV64360_DMA_BASE_ADDR_7_DECODE (0x00000a38)
#define	MV64360_DMA_SIZE_REG_7 (0x00000a3c)
#define	MV64360_DMA_HI_ADDR_0_REMAP (0x00000a60)
#define	MV64360_DMA_HI_ADDR_1_REMAP (0x00000a64)
#define	MV64360_DMA_HI_ADDR_2_REMAP (0x00000a68)
#define	MV64360_DMA_HI_ADDR_3_REMAP (0x00000a6c)
#define	MV64360_DMA_ACC_PROTECT_CH0 (0x00000a70)
#define	MV64360_DMA_ACC_PROTECT_CH1 (0x00000a74)
#define	MV64360_DMA_ACC_PROTECT_CH2 (0x00000a78)
#define	MV64360_DMA_ACC_PROTECT_CH3 (0x00000a7c)
#define	MV64360_DMA_BASE_ADDR_EN (0x00000a80)
#define	MV64360_DMA_HEADER_RETRGT_CTRL (0x00000a84)
#define	MV64360_DMA_HEADER_RETRGT_BASE (0x00000a88)
#define	MV64360_PCI0_COMMAND  (0x00000c00)
#define	MV64360_PCI0_TIMEOUT_RETRY (0x00000c04)
#define	MV64360_PCI0_CS0_BANK_SIZE (0x00000c08)
#define	MV64360_PCI0_CS2_BANK_SIZE (0x00000c0c)
#define	MV64360_PCI0_DEVCS0_BANK_SIZE (0x00000c10)
#define	MV64360_PCI0_DEVCS3_BANK_SIZE (0x00000c14)
#define	MV64360_PCI0_SERR_MASK (0x00000c28)
#define	MV64360_PCI0_IRQ_ACKNOWLEDGE_VIRTUAL (0x00000c34)
#define	MV64360_MSI0_TRIGGER_TIMER (0x00000c38)
#define	MV64360_PCI0_BASE_ADRS_REGS_ENABLE (0x00000c3c)
#define	MV64360_PCI0_CS0_BASE_ADRS_REMAP (0x00000c48)
#define	MV64360_PCI0_CS2_BASE_ADRS_REMAP (0x00000c4c)
#define	MV64360_PCI0_DEVCS0_BASE_ADRS_REMAP (0x00000c50)
#define	MV64360_PCI0_DEVCS3_BASE_ADRS_REMAP (0x00000c54)
#define	MV64360_PCI1_CFG_ADRS (0x00000c78)
#define	MV64360_PCI1_CFG_DATA_VIRTUAL (0x00000c7c)
#define	MV64360_PCI1_COMMAND  (0x00000c80)
#define	MV64360_PCI1_TIMEOUT_RETRY (0x00000c84)
#define	MV64360_PCI1_CS0_BANK_SIZE (0x00000c88)
#define	MV64360_PCI1_CS2_BANK_SIZE (0x00000c8c)
#define	MV64360_PCI1_DEVCS0_BANK_SIZE (0x00000c90)
#define	MV64360_PCI1_DEVCS3_BANK_SIZE (0x00000c94)
#define	MV64360_PCI1_SERR_MASK (0x00000ca8)
#define	MV64360_PCI1_IRQ_ACKNOWLEDGE_VIRTUAL (0x00000cb4)
#define	MV64360_MSI1_TRIGGER_TIMER (0x00000cb8)
#define	MV64360_PCI1_BASE_ADRS_REGS_ENABLE (0x00000cbc)
#define	MV64360_PCI1_CS0_BASE_ADRS_REMAP (0x00000cc8)
#define	MV64360_PCI1_CS2_BASE_ADRS_REMAP (0x00000ccc)
#define	MV64360_PCI1_DEVCS0_BASE_ADRS_REMAP (0x00000cd0)
#define	MV64360_PCI1_DEVCS3_BASE_ADRS_REMAP (0x00000cd4)
#define	MV64360_PCI0_CFG_ADRS (0x00000cf8)
#define	MV64360_PCI0_CFG_DATA_VIRTUAL (0x00000cfc)
#define	MV64360_PCI0_MODE     (0x00000d00)
#define	MV64360_PCI0_READ_BUF_DISCARD_TIMER (0x00000d04)
#define	MV64360_PCI0_CS1_BANK_SIZE (0x00000d08)
#define	MV64360_PCI0_CS3_BANK_SIZE (0x00000d0c)
#define	MV64360_PCI0_DEVCS1_BANK_SIZE (0x00000d10)
#define	MV64360_PCI0_CSBOOT_BANK_SIZE (0x00000d14)
#define	MV64360_PCI0_DEVCS2_BANK_SIZE (0x00000d18)
#define	MV64360_PCI0_P2P_MEM0_BAR_SIZE (0x00000d1c)
#define	MV64360_PCI0_P2P_MEM1_BAR_SIZE (0x00000d20)
#define	MV64360_PCI0_P2P_IO_BAR_SIZE (0x00000d24)
#define	MV64360_PCI0_CPU_BAR_SIZE (0x00000d28)
#define	MV64360_PCI0_EXPANSION_ROM_BAR_SIZE (0x00000d2c)
#define	MV64360_PCI0_ADRS_DECODE_CTRL (0x00000d3c)
#define	MV64360_PCI0_CS1_BASE_ADRS_REMAP (0x00000d48)
#define	MV64360_PCI0_CS3_BASE_ADRS_REMAP (0x00000d4c)
#define	MV64360_PCI0_DEVCS1_BASE_ADRS_REMAP (0x00000d50)
#define	MV64360_PCI0_CSBOOTCS_BASE_ADRS_REMAP (0x00000d54)
#define	MV64360_PCI0_DEVCS2_BASE_ADRS_REMAP (0x00000d58)
#define	MV64360_PCI0_P2P_MEM0_BASE_ADRS_REMAP_LOW (0x00000d5c)
#define	MV64360_PCI0_P2P_MEM0_BASE_ADRS_REMAP_HI (0x00000d60)
#define	MV64360_PCI0_P2P_MEM1_BASE_ADRS_REMAP_LOW (0x00000d64)
#define	MV64360_PCI0_P2P_MEM1_BASE_ADRS_REMAP_HI (0x00000d68)
#define	MV64360_PCI0_P2P_IO_BASE_ADRS_REMAP (0x00000d6c)
#define	MV64360_PCI0_CPU_BASE_ADRS_REMAP (0x00000d70)
#define	MV64360_PCI1_MODE     (0x00000d80)
#define	MV64360_PCI1_READ_BUF_DISCARD_TIMER (0x00000d84)
#define	MV64360_PCI1_CS1_BANK_SIZE (0x00000d88)
#define	MV64360_PCI1_CS3_BANK_SIZE (0x00000d8c)
#define	MV64360_PCI1_DEVCS1_BANK_SIZE (0x00000d90)
#define	MV64360_PCI1_CSBOOT_BANK_SIZE (0x00000d94)
#define	MV64360_PCI1_DEVCS2_BANK_SIZE (0x00000d98)
#define	MV64360_PCI1_P2P_MEM0_BAR_SIZE (0x00000d9c)
#define	MV64360_PCI1_P2P_MEM1_BAR_SIZE (0x00000da0)
#define	MV64360_PCI1_P2P_IO_BAR_SIZE (0x00000da4)
#define	MV64360_PCI1_CPU_BAR_SIZE (0x00000da8)
#define	MV64360_PCI1_EXPANSION_ROM_BAR_SIZE (0x00000dac)
#define	MV64360_PCI1_ADRS_DECODE_CTRL (0x00000dbc)
#define	MV64360_PCI1_CS1_BASE_ADRS_REMAP (0x00000dc8)
#define	MV64360_PCI1_CS3_BASE_ADRS_REMAP (0x00000dcc)
#define	MV64360_PCI1_DEVCS1_BASE_ADRS_REMAP (0x00000dd0)
#define	MV64360_PCI1_CSBOOTCS_BASE_ADRS_REMAP (0x00000dd4)
#define	MV64360_PCI1_DEVCS2_BASE_ADRS_REMAP (0x00000dd8)
#define	MV64360_PCI1_P2P_MEM0_BASE_ADRS_REMAP_LOW (0x00000ddc)
#define	MV64360_PCI1_P2P_MEM0_BASE_ADRS_REMAP_HI (0x00000de0)
#define	MV64360_PCI1_P2P_MEM1_BASE_ADRS_REMAP_LOW (0x00000de4)
#define	MV64360_PCI1_P2P_MEM1_BASE_ADRS_REMAP_HI (0x00000de8)
#define	MV64360_PCI1_P2P_IO_BASE_ADRS_REMAP (0x00000dec)
#define	MV64360_PCI1_CPU_BASE_ADRS_REMAP (0x00000df0)
#define	MV64360_PCI0_SRAM_BAR_SIZE (0x00000e00)
#define	MV64360_PCI1_SRAM_BAR_SIZE (0x00000e80)
#define	MV64360_PCI0_EXPANSION_ROM_BASE_ADRS_REMAP (0x00000f38)
#define	MV64360_PCI0_HEADER_RETRGT_CTRL (0x00000f40)
#define	MV64360_PCI0_HEADER_RETRGT_BASE (0x00000f44)
#define	MV64360_PCI0_HEADER_RETRGT_BASE_HI (0x00000f48)
#define	MV64360_PCI1_EXPANSION_ROM_BASE_ADRS_REMAP (0x00000fb8)
#define	MV64360_PCI1_HEADER_RETRGT_CTRL (0x00000fc0)
#define	MV64360_PCI1_HEADER_RETRGT_BASE (0x00000fc4)
#define	MV64360_PCI1_HEADER_RETRGT_BASE_HI (0x00000fc8)
#define	MV64360_SDRAM_CFG     (0x00001400)
#define	MV64360_DUNIT_CTRL_LOW (0x00001404)
#define	MV64360_SDRAM_TIMING_CTRL_LOW (0x00001408)
#define	MV64360_SDRAM_TIMING_CTRL_HI (0x0000140c)
#define	MV64360_SDRAM_ADRS_DECODE (0x00001410)
#define	MV64360_SDRAM_OPEN_PG_CTRL (0x00001414)
#define	MV64360_SDRAM_OPERATION_MODE (0x00001418)
#define	MV64360_SDRAM_EXT_MODE (0x00001420)
#define	MV64360_DUNIT_CTRL_HI (0x00001424)
#define	MV64360_SDRAM_CROSS_BAR_CTRL_LOW (0x00001430)
#define	MV64360_SDRAM_CROSS_BAR_CTRL_HI (0x00001434)
#define	MV64360_SDRAM_CROSS_BAR_TIMEOUT (0x00001438)
#define	MV64360_SDRAM_ERROR_DATA_HI (0x00001440)
#define	MV64360_SDRAM_ERROR_DATA_LOW (0x00001444)
#define	MV64360_SDRAM_RECEIVED_ECC (0x00001448)
#define	MV64360_SDRAM_CALCULATED_ECC (0x0000144c)
#define	MV64360_SDRAM_AND_DEVICE_ERROR_ADRS (0x00001450)
#define	MV64360_SDRAM_ECC_CTRL (0x00001454)
#define	MV64360_SDRAM_ECC_ERROR_COUNTER (0x00001458)
#define	MV64360_INB_MSG_REG0_CPU_SIDE_PCI0 (0x00001c10)
#define	MV64360_INB_MSG_REG1_CPU_SIDE_PCI0 (0x00001c14)
#define	MV64360_OUTB_MSG_REG0_CPU_SIDE_PCI0 (0x00001c18)
#define	MV64360_OUTB_MSG_REG1_CPU_SIDE_PCI0 (0x00001c1c)
#define	MV64360_INB_DOORBELL_CPU_SIDE_PCI0 (0x00001c20)
#define	MV64360_INB_IRQ_CAUSE_CPU_SIDE_PCI0 (0x00001c24)
#define	MV64360_INB_IRQ_MASK_CPU_SIDE_PCI0 (0x00001c28)
#define	MV64360_OUTB_DOORBELL_CPU_SIDE_PCI0 (0x00001c2c)
#define	MV64360_OUTB_IRQ_CAUSE_CPU_SIDE_PCI0 (0x00001c30)
#define	MV64360_OUTB_IRQ_MASK_CPU_SIDE_PCI0 (0x00001c34)
#define	MV64360_INB_QUEUE_PORT_VIRTUAL_CPU_SIDE_PCI0 (0x00001c40)
#define	MV64360_OUTB_QUEUE_PORT_VIRTUAL_CPU_SIDE_PCI0 (0x00001c44)
#define	MV64360_QUEUE_CTRL_CPU_SIDE_PCI0 (0x00001c50)
#define	MV64360_QUEUE_BASE_ADRS_CPU_SIDE_PCI0 (0x00001c54)
#define	MV64360_INB_FREE_HEAD_PTR_CPU_SIDE_PCI0 (0x00001c60)
#define	MV64360_INB_FREE_TAIL_PTR_CPU_SIDE_PCI0 (0x00001c64)
#define	MV64360_INB_POST_HEAD_PTR_CPU_SIDE_PCI0 (0x00001c68)
#define	MV64360_INB_POST_TAIL_PTR_CPU_SIDE_PCI0 (0x00001c6c)
#define	MV64360_OUTB_FREE_HEAD_PTR_CPU_SIDE_PCI0 (0x00001c70)
#define	MV64360_OUTB_FREE_TAIL_PTR_CPU_SIDE_PCI0 (0x00001c74)
#define	MV64360_OUTB_POST_HEAD_PTR_CPU_SIDE_PCI0 (0x00001c78)
#define	MV64360_OUTB_POST_TAIL_PTR_CPU_SIDE_PCI0 (0x00001c7c)
#define	MV64360_INB_MSG_REG0_CPU_SIDE_PCI1 (0x00001c90)
#define	MV64360_INB_MSG_REG1_CPU_SIDE_PCI1 (0x00001c94)
#define	MV64360_OUTB_MSG_REG0_CPU_SIDE_PCI1 (0x00001c98)
#define	MV64360_OUTB_MSG_REG1_CPU_SIDE_PCI1 (0x00001c9c)
#define	MV64360_INB_DOORBELL_CPU_SIDE_PCI1 (0x00001ca0)
#define	MV64360_INB_IRQ_CAUSE_CPU_SIDE_PCI1 (0x00001ca4)
#define	MV64360_INB_IRQ_MASK_CPU_SIDE_PCI1 (0x00001ca8)
#define	MV64360_OUTB_DOORBELL_CPU_SIDE_PCI1 (0x00001cac)
#define	MV64360_OUTB_IRQ_CAUSE_CPU_SIDE_PCI1 (0x00001cb0)
#define	MV64360_OUTB_IRQ_MASK_CPU_SIDE_PCI1 (0x00001cb4)
#define	MV64360_INB_QUEUE_PORT_VIRTUAL_CPU_SIDE_PCI1 (0x00001cc0)
#define	MV64360_OUTB_QUEUE_PORT_VIRTUAL_CPU_SIDE_PCI1 (0x00001cc4)
#define	MV64360_QUEUE_CTRL_CPU_SIDE_PCI1 (0x00001cd0)
#define	MV64360_QUEUE_BASE_ADRS_CPU_SIDE_PCI1 (0x00001cd4)
#define	MV64360_INB_FREE_HEAD_PTR_CPU_SIDE_PCI1 (0x00001ce0)
#define	MV64360_INB_FREE_TAIL_PTR_CPU_SIDE_PCI1 (0x00001ce4)
#define	MV64360_INB_POST_HEAD_PTR_CPU_SIDE_PCI1 (0x00001ce8)
#define	MV64360_INB_POST_TAIL_PTR_CPU_SIDE_PCI1 (0x00001cec)
#define	MV64360_OUTB_FREE_HEAD_PTR_CPU_SIDE_PCI1 (0x00001cf0)
#define	MV64360_OUTB_FREE_TAIL_PTR_CPU_SIDE_PCI1 (0x00001cf4)
#define	MV64360_OUTB_POST_HEAD_PTR_CPU_SIDE_PCI1 (0x00001cf8)
#define	MV64360_OUTB_POST_TAIL_PTR_CPU_SIDE_PCI1 (0x00001cfc)
#define	MV64360_PCI0_ARBITER_CTRL (0x00001d00)
#define	MV64360_PCI0_CROSS_BAR_TIMEOUT (0x00001d04)
#define	MV64360_PCI0_CROSS_BAR_CTRL_LOW (0x00001d08)
#define	MV64360_PCI0_CROSS_BAR_CTRL_HI (0x00001d0c)
#define	MV64360_PCI0_SYNC_BARRIER_VIRTUAL (0x00001d10)
#define	MV64360_PCI0_P2P_CFG  (0x00001d14)
#define	MV64360_PCI0_SYNC_BARRIER_TRIGGER (0x00001d18)
#define	MV64360_PCI0_MPP_PADS_CALIBRATION (0x00001d1c)
#define	MV64360_PCI0_DLL_STATUS_CTRL (0x00001d20)
#define	MV64360_PCI0_MMASK    (0x00001d24)
#define	MV64360_PCI0_ERROR_ADRS_LOW (0x00001d40)
#define	MV64360_PCI0_ERROR_ADRS_HI (0x00001d44)
#define	MV64360_PCI0_ERROR_ATTRIB (0x00001d48)
#define	MV64360_PCI0_ERROR_CAUSE (0x00001d58)
#define	MV64360_PCI0_ERROR_MASK (0x00001d5c)
#define	MV64360_PCI1_ARBITER_CTRL (0x00001d80)
#define	MV64360_PCI1_CROSS_BAR_TIMEOUT (0x00001d84)
#define	MV64360_PCI1_CROSS_BAR_CTRL_LOW (0x00001d88)
#define	MV64360_PCI1_CROSS_BAR_CTRL_HI (0x00001d8c)
#define	MV64360_PCI1_SYNC_BARRIER_VIRTUAL (0x00001d90)
#define	MV64360_PCI1_P2P_CFG  (0x00001d94)
#define	MV64360_PCI1_SYNC_BARRIER_TRIGGER (0x00001d98)
#define	MV64360_PCI1_MPP_PADS_CALIBRATION (0x00001d9c)
#define	MV64360_PCI1_DLL_STATUS_CTRL (0x00001da0)
#define	MV64360_PCI1_MMASK    (0x00001da4)
#define	MV64360_PCI1_ERROR_ADRS_LOW (0x00001dc0)
#define	MV64360_PCI1_ERROR_ADRS_HI (0x00001dc4)
#define	MV64360_PCI1_ERROR_ATTRIB (0x00001dc8)
#define	MV64360_PCI1_ERROR_CAUSE (0x00001dd8)
#define	MV64360_PCI1_ERROR_MASK (0x00001ddc)
#define	MV64360_PCI0_ACCESS_CTRL_BASE_0_LOW (0x00001e00)
#define	MV64360_PCI0_ACCESS_CTRL_BASE_0_HI (0x00001e04)
#define	MV64360_PCI0_ACCESS_CTRL_TOP_0 (0x00001e08)
#define	MV64360_PCI0_ACCESS_CTRL_BASE_1_LOW (0x00001e10)
#define	MV64360_PCI0_ACCESS_CTRL_BASE_1_HI (0x00001e14)
#define	MV64360_PCI0_ACCESS_CTRL_TOP_1 (0x00001e18)
#define	MV64360_PCI0_ACCESS_CTRL_BASE_2_LOW (0x00001e20)
#define	MV64360_PCI0_ACCESS_CTRL_BASE_2_HI (0x00001e24)
#define	MV64360_PCI0_ACCESS_CTRL_TOP_2 (0x00001e28)
#define	MV64360_PCI0_ACCESS_CTRL_BASE_3_LOW (0x00001e30)
#define	MV64360_PCI0_ACCESS_CTRL_BASE_3_HI (0x00001e34)
#define	MV64360_PCI0_ACCESS_CTRL_TOP_3 (0x00001e38)
#define	MV64360_PCI0_ACCESS_CTRL_BASE_4_LOW (0x00001e40)
#define	MV64360_PCI0_ACCESS_CTRL_BASE_4_HI (0x00001e44)
#define	MV64360_PCI0_ACCESS_CTRL_TOP_4 (0x00001e48)
#define	MV64360_PCI0_ACCESS_CTRL_BASE_5_LOW (0x00001e50)
#define	MV64360_PCI0_ACCESS_CTRL_BASE_5_HI (0x00001e54)
#define	MV64360_PCI0_ACCESS_CTRL_TOP_5 (0x00001e58)
#define	MV64360_PCI1_ACCESS_CTRL_BASE_0_LOW (0x00001e80)
#define	MV64360_PCI1_ACCESS_CTRL_BASE_0_HI (0x00001e84)
#define	MV64360_PCI1_ACCESS_CTRL_TOP_0 (0x00001e88)
#define	MV64360_PCI1_ACCESS_CTRL_BASE_1_LOW (0x00001e90)
#define	MV64360_PCI1_ACCESS_CTRL_BASE_1_HI (0x00001e94)
#define	MV64360_PCI1_ACCESS_CTRL_TOP_1 (0x00001e98)
#define	MV64360_PCI1_ACCESS_CTRL_BASE_2_LOW (0x00001ea0)
#define	MV64360_PCI1_ACCESS_CTRL_BASE_2_HI (0x00001ea4)
#define	MV64360_PCI1_ACCESS_CTRL_TOP_2 (0x00001ea8)
#define	MV64360_PCI1_ACCESS_CTRL_BASE_3_LOW (0x00001eb0)
#define	MV64360_PCI1_ACCESS_CTRL_BASE_3_HI (0x00001eb4)
#define	MV64360_PCI1_ACCESS_CTRL_TOP_3 (0x00001eb8)
#define	MV64360_PCI1_ACCESS_CTRL_BASE_4_LOW (0x00001ec0)
#define	MV64360_PCI1_ACCESS_CTRL_BASE_4_HI (0x00001ec4)
#define	MV64360_PCI1_ACCESS_CTRL_TOP_4 (0x00001ec8)
#define	MV64360_PCI1_ACCESS_CTRL_BASE_5_LOW (0x00001ed0)
#define	MV64360_PCI1_ACCESS_CTRL_BASE_5_HI (0x00001ed4)
#define	MV64360_PCI1_ACCESS_CTRL_TOP_5 (0x00001ed8)
#define	MV64360_ETH_PHY_ADRS  (0x00002000)
#define	MV64360_ETH_SMI       (0x00002004)
#define	MV64360_ETH_DEFAULT_ADRS (0x00002008)
#define	MV64360_ETH_DEFAULT_ID (0x0000200c)
#define	MV64360_ETH_INT_CAUSE (0x00002080)
#define	MV64360_ETH_INT_MASK  (0x00002084)
#define	MV64360_ETH_ERR_ADRS  (0x00002094)
#define	MV64360_ETH_INTERNAL_ADRS_ERR (0x00002098)
#define	MV64360_ETH_WINDOW_0_BASE_ADRS (0x00002200)
#define	MV64360_ETH_WINDOW_0_SIZE_ADRS (0x00002204)
#define	MV64360_ETH_WINDOW_1_BASE_ADRS (0x00002208)
#define	MV64360_ETH_WINDOW_1_SIZE_ADRS (0x0000220c)
#define	MV64360_ETH_WINDOW_2_BASE_ADRS (0x00002210)
#define	MV64360_ETH_WINDOW_2_SIZE_ADRS (0x00002214)
#define	MV64360_ETH_WINDOW_3_BASE_ADRS (0x00002218)
#define	MV64360_ETH_WINDOW_3_SIZE_ADRS (0x0000221c)
#define	MV64360_ETH_WINDOW_4_BASE_ADRS (0x00002220)
#define	MV64360_ETH_WINDOW_4_SIZE_ADRS (0x00002224)
#define	MV64360_ETH_WINDOW_5_BASE_ADRS (0x00002228)
#define	MV64360_ETH_WINDOW_5_SIZE_ADRS (0x0000222c)
#define	MV64360_HEADER_RETARGET_BASE (0x00002230)
#define	MV64360_HEADER_RETARGET_CTRL (0x00002234)
#define	MV64360_ETH_ADRS_REMAP_0_HI (0x00002280)
#define	MV64360_ETH_ADRS_REMAP_1_HI (0x00002284)
#define	MV64360_ETH_ADRS_REMAP_2_HI (0x00002288)
#define	MV64360_ETH_ADRS_REMAP_3_HI (0x0000228c)
#define	MV64360_ETH_BASE_ADRS_ENABLE (0x00002290)
#define	MV64360_ETH_0_ACCESS_PROTECT (0x00002294)
#define	MV64360_ETH_1_ACCESS_PROTECT (0x00002298)
#define	MV64360_ETH_2_ACCESS_PROTECT (0x0000229c)
#define	MV64360_ETH0_PORT_CFG (0x00002400)
#define	MV64360_ETH0_PORT_CFG_EXTEND (0x00002404)
#define	MV64360_ETH0_MII_SERIAL_PARAMS (0x00002408)
#define	MV64360_ETH0_GMII_SERIAL_PARAMS (0x0000240c)
#define	MV64360_ETH0_VLAN_TYPE (0x00002410)
#define	MV64360_ETH0_MAC_ADDR_LOW (0x00002414)
#define	MV64360_ETH0_MAC_ADDR_HI (0x00002418)
#define	MV64360_ETH0_SDMA_CFG (0x0000241c)
#define	MV64360_ETH0_SERIAL_CTRL (0x0000243c)
#define	MV64360_ETH0_PORT_STATUS (0x00002444)
#define	MV64360_ETH0_MAX_TX_UNIT (0x00002458)
#define	MV64360_ETH0_PORT_INT_CAUSE (0x00002460)
#define	MV64360_ETH0_PORT_EXT_INT_CAUSE (0x00002464)
#define	MV64360_ETH0_PORT_INT_MASK (0x00002468)
#define	MV64360_ETH0_PORT_EXT_INT_MASK (0x0000246c)
#define	MV64360_ETH0_PORT_INTERNAL_ERR (0x00002494)
#define	MV64360_ETH1_PORT_CFG (0x00002800)
#define	MV64360_ETH1_PORT_CFG_EXTEND (0x00002804)
#define	MV64360_ETH1_MII_SERIAL_PARAMS (0x00002808)
#define	MV64360_ETH1_GMII_SERIAL_PARAMS (0x0000280c)
#define	MV64360_ETH1_VLAN_TYPE (0x00002810)
#define	MV64360_ETH1_MAC_ADDR_LOW (0x00002814)
#define	MV64360_ETH1_MAC_ADDR_HI (0x00002818)
#define	MV64360_ETH1_SDMA_CFG (0x0000281c)
#define	MV64360_ETH1_SERIAL_CTRL (0x0000283c)
#define	MV64360_ETH1_PORT_STATUS (0x00002844)
#define	MV64360_ETH1_MAX_TX_UNIT (0x00002858)
#define	MV64360_ETH1_PORT_INT_CAUSE (0x00002860)
#define	MV64360_ETH1_PORT_EXT_INT_CAUSE (0x00002864)
#define	MV64360_ETH1_PORT_INT_MASK (0x00002868)
#define	MV64360_ETH1_PORT_EXT_INT_MASK (0x0000286c)
#define	MV64360_ETH1_PORT_INTERNAL_ERR (0x00002894)
#define	MV64360_ETH2_PORT_CFG (0x00002c00)
#define	MV64360_ETH2_PORT_CFG_EXTEND (0x00002c04)
#define	MV64360_ETH2_MII_SERIAL_PARAMS (0x00002c08)
#define	MV64360_ETH2_GMII_SERIAL_PARAMS (0x00002c0c)
#define	MV64360_ETH2_VLAN_TYPE (0x00002c10)
#define	MV64360_ETH2_MAC_ADDR_LOW (0x00002c14)
#define	MV64360_ETH2_MAC_ADDR_HI (0x00002c18)
#define	MV64360_ETH2_SDMA_CFG (0x00002c1c)
#define	MV64360_ETH2_SERIAL_CTRL (0x00002c3c)
#define	MV64360_ETH2_PORT_STATUS (0x00002c44)
#define	MV64360_ETH2_MAX_TX_UNIT (0x00002c58)
#define	MV64360_ETH2_PORT_INT_CAUSE (0x00002c60)
#define	MV64360_ETH2_PORT_EXT_INT_CAUSE (0x00002c64)
#define	MV64360_ETH2_PORT_INT_MASK (0x00002c68)
#define	MV64360_ETH2_PORT_EXT_INT_MASK (0x00002c6c)
#define	MV64360_ETH2_PORT_INTERNAL_ERR (0x00002c94)
#define	MV64360_CHAN0_CFG     (0x00004000)
#define	MV64360_CHAN0_COMMAND (0x00004008)
#define	MV64360_CHAN1_CFG     (0x00005000)
#define	MV64360_CHAN1_COMMAND (0x00005008)

#define	MV64360_MPSC0_LOW_BASE (0x00008000)
#define	MV64360_MPSC0_LOW_MAIN_CFG_LOW (0x00008000)
#define	MV64360_MPSC0_LOW_MAIN_CFG_HI (0x00008004)
#define	MV64360_MPSC0_LOW_PROTO_CFG (0x00008008)
#define	MV64360_MPSC0_LOW_REG1 (0x0000800c)
#define	MV64360_MPSC0_LOW_REG2 (0x00008010) /* page:257 */
#define	MV64360_MPSC0_LOW_REG3 (0x00008014) /* page:258 */
#define	MV64360_MPSC0_LOW_REG4 (0x00008018)
#define	MV64360_MPSC0_LOW_REG5 (0x0000801c) /* page:259 */
#define	MV64360_MPSC0_LOW_REG6 (0x00008020)
#define	MV64360_MPSC0_LOW_REG7 (0x00008024)
#define	MV64360_MPSC0_LOW_REG8 (0x00008028)
#define	MV64360_MPSC0_LOW_REG9 (0x0000802c)
#define	MV64360_MPSC0_LOW_REG10 (0x00008030) /* Page:260 */

#define	MV64360_MPSC1_LOW_BASE (0x00009000)
#define	MV64360_MPSC1_LOW_MAIN_CFG_LOW (0x00009000)
#define	MV64360_MPSC1_LOW_MAIN_CFG_HI (0x00009004)
#define	MV64360_MPSC1_LOW_PROTO_CFG (0x00009008)
#define	MV64360_MPSC1_LOW_REG1 (0x0000900c)
#define	MV64360_MPSC1_LOW_REG2 (0x00009010) /* page:257 */
#define	MV64360_MPSC1_LOW_REG3 (0x00009014) /* page:258 */
#define	MV64360_MPSC1_LOW_REG4 (0x00009018)
#define	MV64360_MPSC1_LOW_REG5 (0x0000901c) /* page:259 */
#define	MV64360_MPSC1_LOW_REG6 (0x00009020)
#define	MV64360_MPSC1_LOW_REG7 (0x00009024)
#define	MV64360_MPSC1_LOW_REG8 (0x00009028)
#define	MV64360_MPSC1_LOW_REG9 (0x0000902c)
#define	MV64360_MPSC1_LOW_REG10 (0x00009030) /* Page:260 */

#define	MV64360_BRG0_CFG      (0x0000b200)
#define	MV64360_BRG0_TUNE     (0x0000b204)

#define	MV64360_BRG1_CFG      (0x0000b208)
#define	MV64360_BRG1_TUNE     (0x0000b20c)
#define	MV64360_MAIN_ROUTING  (0x0000b400)
#define	MV64360_RX_CLOCK_ROUTING (0x0000b404)
#define	MV64360_TX_CLOCK_ROUTING (0x0000b408)
#define	MV64360_COMM_UNIT_CONFIGURATION (0x0000b40c)
#define	MV64360_WATCHDOG_CFG  (0x0000b410)
#define	MV64360_WATCHDOG_VALUE (0x0000b414)
#define	MV64360_SDMA_CAUSE    (0x0000b800)

#define	MV64360_MPSC0_CAUSE_X (0x0000b804)

#define	MV64360_MPSC1_CAUSE_X (0x0000b80c)
#define	MV64360_BRG_CAUSE     (0x0000b834)
#define	MV64360_SDMA_MASK     (0x0000b880)
#define	MV64360_MPSC0_MASK    (0x0000b884)
#define	MV64360_MPSC1_MASK    (0x0000b88c)
#define	MV64360_BRG_MASK      (0x0000b8b4)
#define	MV64360_TWSI_SLAVE_ADRS (0x0000c000)
#define	MV64360_TWSI_DATA     (0x0000c004)
#define	MV64360_TWSI_CTRL     (0x0000c008)
#define	MV64360_TWSI_STATUS_BAUDE_RATE (0x0000c00c)
#define	MV64360_TWSI_EXTENDED_SLAVE_ADRS (0x0000c010)
#define	MV64360_TWSI_SOFT_RESET (0x0000c01c)
#define	MV64360_MPP_CTRL0     (0x0000f000)
#define	MV64360_MPP_CTRL1     (0x0000f004)
#define	MV64360_MPP_CTRL2     (0x0000f008)
#define	MV64360_MPP_CTRL3     (0x0000f00c)
#define	MV64360_GPP_IO_CTRL   (0x0000f100)
#define	MV64360_GPP_VALUE     (0x0000f104)
#define	MV64360_GPP_IRQ_CAUSE (0x0000f108)
#define	MV64360_GPP_IRQ_MASK0 (0x0000f10c)
#define	MV64360_GPP_LEVEL_CTRL (0x0000f110)
#define	MV64360_GPP_IRQ_MASK1 (0x0000f114)
#define	MV64360_MPSC_WINDOW_0_BASE_ADRS (0x0000f200)
#define	MV64360_MPSC_WINDOW_0_SIZE_REG (0x0000f204)
#define	MV64360_MPSC_WINDOW_1_BASE_ADRS (0x0000f208)
#define	MV64360_MPSC_WINDOW_1_SIZE_REG (0x0000f20c)
#define	MV64360_MPSC_WINDOW_2_BASE_ADRS (0x0000f210)
#define	MV64360_MPSC_WINDOW_2_SIZE_REG (0x0000f214)
#define	MV64360_MPSC_WINDOW_3_BASE_ADRS (0x0000f218)
#define	MV64360_MPSC_WINDOW_3_SIZE_REG (0x0000f21c)
#define	MV64360_MPSC_ADDR_REMAP_HI_0 (0x0000f240)
#define	MV64360_MPSC_ADDR_REMAP_HI_1 (0x0000f244)
#define	MV64360_MPSC_BASE_ADDR_ENABLE (0x0000f250)
#define	MV64360_MPSC_0_ACCESS_PROTECT (0x0000f254)
#define	MV64360_MPSC_1_ACCESS_PROTECT (0x0000f258)
#define	MV64360_MPSC_INTERNAL_SPACE_ADDR (0x0000f25c)
#define	MV64360_COMM_UNIT_ARBITER_CTRL (0x0000f300)
#define	MV64360_COMM_UNIT_CROSS_BAR_TIMEOUT (0x0000f304)
#define	MV64360_COMM_UNIT_IRQ_CAUSE (0x0000f310)
#define	MV64360_COMM_UNIT_IRQ_MASK (0x0000f314)
#define	MV64360_COMM_UNIT_ERROR_ADRS (0x0000f318)
#define	MV64360_SERIAL_INIT_LAST_DATA (0x0000f324)
#define	MV64360_SERIAL_INIT_CTRL (0x0000f328)
#define	MV64360_SERIAL_INIT_STATUS (0x0000f32c)

/* Register Set pcicfg0: */
#define	PCICFG0_PCI_DEVICE_AND_VENDOR_ID (0x00000000)
#define	PCICFG0_PCI_STATUS_AND_COMMAND (0x00000004)
#define	PCICFG0_PCI_CLASS_CODE_AND_REVISION_ID (0x00000008)
#define	PCICFG0_PCI_BIST_HEADER_TYPE_LATENCY_TIMER_CACHE_LINE (0x0000000c)
#define	PCICFG0_PCI_CS0_BASE_ADRS_LOW (0x00000010)
#define	PCICFG0_PCI_CS0_BASE_ADRS_HI (0x00000014)
#define	PCICFG0_PCI_CS1_BASE_ADRS_LOW (0x00000018)
#define	PCICFG0_PCI_CS1_BASE_ADRS_HI (0x0000001c)
#define	PCICFG0_PCI_INTERNAL_REGS_MEM_MAPPED_BASE_ADRS (0x00000020)
#define	PCICFG0_PCI_SUBSYSTEM_ID_AND_SUBSYSTEM_VENDOR_ID (0x0000002c)
#define	PCICFG0_PCI_EXPANSION_ROM_BASE_ADRS (0x00000030)
#define	PCICFG0_PCI_CAPABILTY_LIST_PTR (0x00000034)
#define	PCICFG0_PCI_IRQ_PIN_AND_LINE (0x0000003c)
#define	PCICFG0_PCI_POWER_MANAGEMENT_CAPABILITY (0x00000040)
#define	PCICFG0_PCI_POWER_MANAGEMENT_STATUS_AND_CTRL (0x00000044)
#define	PCICFG0_PCI_VPD_ADRS  (0x00000048)
#define	PCICFG0_PCI_VPD_DATA  (0x0000004c)
#define	PCICFG0_PCI_MSI_MSG_CTRL (0x00000050)
#define	PCICFG0_PCI_MSI_MSG_ADRS (0x00000054)
#define	PCICFG0_PCI_MSI_MSG_UPPER_ADRS (0x00000058)
#define	PCICFG0_PCI_MSI_MSG_DATA (0x0000005c)
#define	PCICFG0_PCI_X_CMD     (0x00000060)
#define	PCICFG0_PCI_X_STATUS  (0x00000064)
#define	PCICFG0_PCI_COMPACT_PCI_HOT_SWAP_CAPABILITY (0x00000068)
#define	PCICFG0_PCI_CS2_BASE_ADRS_LOW (0x00000110)
#define	PCICFG0_PCI_CS2_BASE_ADRS_HI (0x00000114)
#define	PCICFG0_PCI_CS3_BASE_ADRS_LOW (0x00000118)
#define	PCICFG0_PCI_CS3_BASE_ADRS_HI (0x0000011c)
#define	PCICFG0_PCI_SRAM_BASE_ADRS_LOW (0x00000120)
#define	PCICFG0_PCI_SRAM_BASE_ADRS_HI (0x00000124)
#define	PCICFG0_PCI_DCS0_BASE_ADRS_LOW (0x00000210)
#define	PCICFG0_PCI_DCS0_BASE_ADRS_HI (0x00000214)
#define	PCICFG0_PCI_DCS1_BASE_ADRS_LOW (0x00000218)
#define	PCICFG0_PCI_DCS1_BASE_ADRS_HI (0x0000021c)
#define	PCICFG0_PCI_DCS2_BASE_ADRS_LOW (0x00000220)
#define	PCICFG0_PCI_DCS2_BASE_ADRS_HI (0x00000224)
#define	PCICFG0_PCI_DCS3_BASE_ADRS_LOW (0x00000310)
#define	PCICFG0_PCI_DCS3_BASE_ADRS_HI (0x00000314)
#define	PCICFG0_PCI_BOOTCS_BASE_ADRS_LOW (0x00000318)
#define	PCICFG0_PCI_BOOTCS_BASE_ADRS_HI (0x0000031c)
#define	PCICFG0_PCI_CPU_BASE_ADRS_LOW (0x00000320)
#define	PCICFG0_PCI_CPU_BASE_ADRS_HI (0x00000324)
#define	PCICFG0_PCI_P2P_MEM0_BASE_ADRS_LOW (0x00000410)
#define	PCICFG0_PCI_P2P_MEM0_BASE_ADRS_HI (0x00000414)
#define	PCICFG0_PCI_P2P_MEM1_BASE_ADRS_LOW (0x00000418)
#define	PCICFG0_PCI_P2P_MEM1_BASE_ADRS_HI (0x0000041c)
#define	PCICFG0_PCI_P2P_I_O_BASE_ADRS (0x00000420)
#define	PCICFG0_PCI_INTERNAL_REG_I_O_MAP_BASE_ADRS (0x00000424)

