Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jul 29 21:00:11 2024
| Host         : ClientOrchid running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -pb miniRV_SoC_timing_summary_routed.pb -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.053        0.000                      0                82723        0.260        0.000                      0                82723        2.633        0.000                       0                  8431  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
fpga_clk           {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {1.736 14.236}     25.000          40.000          
  clkfbout_cpuclk  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_cpuclk        0.053        0.000                      0                82723        0.260        0.000                      0                82723       11.250        0.000                       0                  8427  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 Core_cpu/myPC/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@26.736ns - clk_out1_cpuclk rise@1.736ns)
  Data Path Delay:        23.983ns  (logic 3.643ns (15.190%)  route 20.340ns (84.810%))
  Logic Levels:           19  (LUT3=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.896ns = ( 27.632 - 26.736 ) 
    Source Clock Delay      (SCD):    0.859ns = ( 2.595 - 1.736 ) 
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     3.281 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     4.534    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -4.056 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -2.351    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.255 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     0.039    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.163 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.883    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.979 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.616     2.595    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X68Y111        FDPE                                         r  Core_cpu/myPC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDPE (Prop_fdpe_C_Q)         0.456     3.051 f  Core_cpu/myPC/pc_reg[8]/Q
                         net (fo=101, routed)         1.222     4.273    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X71Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.397 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.643     5.040    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_4_n_0
    SLICE_X71Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.164 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.651     5.815    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1_n_0
    SLICE_X72Y112        LUT6 (Prop_lut6_I2_O)        0.124     5.939 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=39, routed)          1.602     7.541    Core_cpu/myRF/regs_reg_r1_0_31_24_29/ADDRB0
    SLICE_X76Y121        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.693 r  Core_cpu/myRF/regs_reg_r1_0_31_24_29/RAMB/O
                         net (fo=16, routed)          1.171     8.864    Core_cpu/myRF/RF_rD1[26]
    SLICE_X73Y132        LUT3 (Prop_lut3_I0_O)        0.348     9.212 r  Core_cpu/myRF/pc[26]_i_14/O
                         net (fo=11, routed)          1.123    10.335    Core_cpu/myRF/ALU_A_data[26]
    SLICE_X73Y124        LUT6 (Prop_lut6_I3_O)        0.124    10.459 r  Core_cpu/myRF/Mem_DRAM_i_300/O
                         net (fo=3, routed)           1.005    11.464    Core_cpu/myRF/Mem_DRAM_i_300_n_0
    SLICE_X73Y123        LUT6 (Prop_lut6_I5_O)        0.124    11.588 r  Core_cpu/myRF/Mem_DRAM_i_229/O
                         net (fo=2, routed)           1.647    13.235    Core_cpu/myRF/Mem_DRAM_i_229_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.359 r  Core_cpu/myRF/Mem_DRAM_i_103/O
                         net (fo=1, routed)           0.637    13.996    Core_cpu/myRF/Mem_DRAM_i_103_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.120 r  Core_cpu/myRF/Mem_DRAM_i_14/O
                         net (fo=8196, routed)        3.757    17.876    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/A0
    SLICE_X76Y61         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    18.000 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.000    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/OD
    SLICE_X76Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    18.241 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/F7.B/O
                         net (fo=1, routed)           0.000    18.241    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/O0
    SLICE_X76Y61         MUXF8 (Prop_muxf8_I0_O)      0.098    18.339 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/F8/O
                         net (fo=1, routed)           1.282    19.621    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I1_O)        0.319    19.940 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    19.940    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_18_n_0
    SLICE_X73Y76         MUXF7 (Prop_muxf7_I1_O)      0.245    20.185 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    20.185    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_7_n_0
    SLICE_X73Y76         MUXF8 (Prop_muxf8_I0_O)      0.104    20.289 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.931    21.220    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2_n_0
    SLICE_X72Y84         LUT6 (Prop_lut6_I1_O)        0.316    21.536 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           0.957    22.493    Core_cpu/myRF/data_reg[31][8]
    SLICE_X72Y100        LUT5 (Prop_lut5_I0_O)        0.124    22.617 r  Core_cpu/myRF/regs_reg_r1_0_31_0_5_i_38/O
                         net (fo=4, routed)           0.750    23.368    Core_cpu/myRF/Bus_rdata[8]
    SLICE_X64Y103        LUT6 (Prop_lut6_I5_O)        0.124    23.492 r  Core_cpu/myRF/Mem_DRAM_i_147/O
                         net (fo=1, routed)           0.444    23.936    Core_cpu/myRF/Mem_DRAM_i_147_n_0
    SLICE_X64Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.060 r  Core_cpu/myRF/Mem_DRAM_i_38/O
                         net (fo=258, routed)         2.518    26.578    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_8_8/D
    SLICE_X70Y56         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     26.736    26.736 r  
    Y18                                               0.000    26.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000    26.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    28.210 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.391    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    21.536 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    23.161    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.252 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.294    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.394 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.032    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.123 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.509    27.632    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_8_8/WCLK
    SLICE_X70Y56         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.144    27.489    
                         clock uncertainty           -0.133    27.356    
    SLICE_X70Y56         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    26.631    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         26.631    
                         arrival time                         -26.578    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 Core_cpu/myPC/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@26.736ns - clk_out1_cpuclk rise@1.736ns)
  Data Path Delay:        23.958ns  (logic 3.643ns (15.206%)  route 20.315ns (84.794%))
  Logic Levels:           19  (LUT3=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.885ns = ( 27.621 - 26.736 ) 
    Source Clock Delay      (SCD):    0.859ns = ( 2.595 - 1.736 ) 
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     3.281 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     4.534    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -4.056 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -2.351    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.255 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     0.039    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.163 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.883    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.979 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.616     2.595    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X68Y111        FDPE                                         r  Core_cpu/myPC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDPE (Prop_fdpe_C_Q)         0.456     3.051 f  Core_cpu/myPC/pc_reg[8]/Q
                         net (fo=101, routed)         1.222     4.273    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X71Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.397 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.643     5.040    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_4_n_0
    SLICE_X71Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.164 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.651     5.815    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1_n_0
    SLICE_X72Y112        LUT6 (Prop_lut6_I2_O)        0.124     5.939 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=39, routed)          1.602     7.541    Core_cpu/myRF/regs_reg_r1_0_31_24_29/ADDRB0
    SLICE_X76Y121        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.693 r  Core_cpu/myRF/regs_reg_r1_0_31_24_29/RAMB/O
                         net (fo=16, routed)          1.171     8.864    Core_cpu/myRF/RF_rD1[26]
    SLICE_X73Y132        LUT3 (Prop_lut3_I0_O)        0.348     9.212 r  Core_cpu/myRF/pc[26]_i_14/O
                         net (fo=11, routed)          1.123    10.335    Core_cpu/myRF/ALU_A_data[26]
    SLICE_X73Y124        LUT6 (Prop_lut6_I3_O)        0.124    10.459 r  Core_cpu/myRF/Mem_DRAM_i_300/O
                         net (fo=3, routed)           1.005    11.464    Core_cpu/myRF/Mem_DRAM_i_300_n_0
    SLICE_X73Y123        LUT6 (Prop_lut6_I5_O)        0.124    11.588 r  Core_cpu/myRF/Mem_DRAM_i_229/O
                         net (fo=2, routed)           1.647    13.235    Core_cpu/myRF/Mem_DRAM_i_229_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.359 r  Core_cpu/myRF/Mem_DRAM_i_103/O
                         net (fo=1, routed)           0.637    13.996    Core_cpu/myRF/Mem_DRAM_i_103_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.120 r  Core_cpu/myRF/Mem_DRAM_i_14/O
                         net (fo=8196, routed)        3.757    17.876    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/A0
    SLICE_X76Y61         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    18.000 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.000    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/OD
    SLICE_X76Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    18.241 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/F7.B/O
                         net (fo=1, routed)           0.000    18.241    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/O0
    SLICE_X76Y61         MUXF8 (Prop_muxf8_I0_O)      0.098    18.339 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/F8/O
                         net (fo=1, routed)           1.282    19.621    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I1_O)        0.319    19.940 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    19.940    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_18_n_0
    SLICE_X73Y76         MUXF7 (Prop_muxf7_I1_O)      0.245    20.185 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    20.185    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_7_n_0
    SLICE_X73Y76         MUXF8 (Prop_muxf8_I0_O)      0.104    20.289 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.931    21.220    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2_n_0
    SLICE_X72Y84         LUT6 (Prop_lut6_I1_O)        0.316    21.536 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           0.957    22.493    Core_cpu/myRF/data_reg[31][8]
    SLICE_X72Y100        LUT5 (Prop_lut5_I0_O)        0.124    22.617 r  Core_cpu/myRF/regs_reg_r1_0_31_0_5_i_38/O
                         net (fo=4, routed)           0.750    23.368    Core_cpu/myRF/Bus_rdata[8]
    SLICE_X64Y103        LUT6 (Prop_lut6_I5_O)        0.124    23.492 r  Core_cpu/myRF/Mem_DRAM_i_147/O
                         net (fo=1, routed)           0.444    23.936    Core_cpu/myRF/Mem_DRAM_i_147_n_0
    SLICE_X64Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.060 r  Core_cpu/myRF/Mem_DRAM_i_38/O
                         net (fo=258, routed)         2.493    26.553    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_8_8/D
    SLICE_X56Y62         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     26.736    26.736 r  
    Y18                                               0.000    26.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000    26.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    28.210 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.391    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    21.536 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    23.161    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.252 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.294    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.394 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.032    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.123 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.498    27.621    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_8_8/WCLK
    SLICE_X56Y62         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.144    27.478    
                         clock uncertainty           -0.133    27.345    
    SLICE_X56Y62         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    26.620    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         26.620    
                         arrival time                         -26.553    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 Core_cpu/myPC/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@26.736ns - clk_out1_cpuclk rise@1.736ns)
  Data Path Delay:        23.940ns  (logic 3.643ns (15.217%)  route 20.297ns (84.783%))
  Logic Levels:           19  (LUT3=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.892ns = ( 27.628 - 26.736 ) 
    Source Clock Delay      (SCD):    0.859ns = ( 2.595 - 1.736 ) 
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     3.281 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     4.534    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -4.056 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -2.351    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.255 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     0.039    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.163 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.883    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.979 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.616     2.595    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X68Y111        FDPE                                         r  Core_cpu/myPC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDPE (Prop_fdpe_C_Q)         0.456     3.051 f  Core_cpu/myPC/pc_reg[8]/Q
                         net (fo=101, routed)         1.222     4.273    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X71Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.397 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.643     5.040    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_4_n_0
    SLICE_X71Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.164 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.651     5.815    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1_n_0
    SLICE_X72Y112        LUT6 (Prop_lut6_I2_O)        0.124     5.939 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=39, routed)          1.602     7.541    Core_cpu/myRF/regs_reg_r1_0_31_24_29/ADDRB0
    SLICE_X76Y121        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.693 r  Core_cpu/myRF/regs_reg_r1_0_31_24_29/RAMB/O
                         net (fo=16, routed)          1.171     8.864    Core_cpu/myRF/RF_rD1[26]
    SLICE_X73Y132        LUT3 (Prop_lut3_I0_O)        0.348     9.212 r  Core_cpu/myRF/pc[26]_i_14/O
                         net (fo=11, routed)          1.123    10.335    Core_cpu/myRF/ALU_A_data[26]
    SLICE_X73Y124        LUT6 (Prop_lut6_I3_O)        0.124    10.459 r  Core_cpu/myRF/Mem_DRAM_i_300/O
                         net (fo=3, routed)           1.005    11.464    Core_cpu/myRF/Mem_DRAM_i_300_n_0
    SLICE_X73Y123        LUT6 (Prop_lut6_I5_O)        0.124    11.588 r  Core_cpu/myRF/Mem_DRAM_i_229/O
                         net (fo=2, routed)           1.647    13.235    Core_cpu/myRF/Mem_DRAM_i_229_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.359 r  Core_cpu/myRF/Mem_DRAM_i_103/O
                         net (fo=1, routed)           0.637    13.996    Core_cpu/myRF/Mem_DRAM_i_103_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.120 r  Core_cpu/myRF/Mem_DRAM_i_14/O
                         net (fo=8196, routed)        3.757    17.876    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/A0
    SLICE_X76Y61         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    18.000 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.000    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/OD
    SLICE_X76Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    18.241 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/F7.B/O
                         net (fo=1, routed)           0.000    18.241    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/O0
    SLICE_X76Y61         MUXF8 (Prop_muxf8_I0_O)      0.098    18.339 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/F8/O
                         net (fo=1, routed)           1.282    19.621    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I1_O)        0.319    19.940 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    19.940    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_18_n_0
    SLICE_X73Y76         MUXF7 (Prop_muxf7_I1_O)      0.245    20.185 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    20.185    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_7_n_0
    SLICE_X73Y76         MUXF8 (Prop_muxf8_I0_O)      0.104    20.289 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.931    21.220    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2_n_0
    SLICE_X72Y84         LUT6 (Prop_lut6_I1_O)        0.316    21.536 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           0.957    22.493    Core_cpu/myRF/data_reg[31][8]
    SLICE_X72Y100        LUT5 (Prop_lut5_I0_O)        0.124    22.617 r  Core_cpu/myRF/regs_reg_r1_0_31_0_5_i_38/O
                         net (fo=4, routed)           0.750    23.368    Core_cpu/myRF/Bus_rdata[8]
    SLICE_X64Y103        LUT6 (Prop_lut6_I5_O)        0.124    23.492 r  Core_cpu/myRF/Mem_DRAM_i_147/O
                         net (fo=1, routed)           0.444    23.936    Core_cpu/myRF/Mem_DRAM_i_147_n_0
    SLICE_X64Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.060 r  Core_cpu/myRF/Mem_DRAM_i_38/O
                         net (fo=258, routed)         2.475    26.535    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_8_8/D
    SLICE_X58Y58         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     26.736    26.736 r  
    Y18                                               0.000    26.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000    26.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    28.210 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.391    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    21.536 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    23.161    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.252 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.294    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.394 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.032    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.123 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.505    27.628    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_8_8/WCLK
    SLICE_X58Y58         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.144    27.485    
                         clock uncertainty           -0.133    27.352    
    SLICE_X58Y58         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    26.627    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         26.627    
                         arrival time                         -26.535    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 Core_cpu/myPC/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@26.736ns - clk_out1_cpuclk rise@1.736ns)
  Data Path Delay:        23.999ns  (logic 3.643ns (15.180%)  route 20.356ns (84.820%))
  Logic Levels:           19  (LUT3=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.975ns = ( 27.711 - 26.736 ) 
    Source Clock Delay      (SCD):    0.859ns = ( 2.595 - 1.736 ) 
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     3.281 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     4.534    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -4.056 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -2.351    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.255 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     0.039    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.163 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.883    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.979 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.616     2.595    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X68Y111        FDPE                                         r  Core_cpu/myPC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDPE (Prop_fdpe_C_Q)         0.456     3.051 f  Core_cpu/myPC/pc_reg[8]/Q
                         net (fo=101, routed)         1.222     4.273    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X71Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.397 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.643     5.040    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_4_n_0
    SLICE_X71Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.164 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.651     5.815    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1_n_0
    SLICE_X72Y112        LUT6 (Prop_lut6_I2_O)        0.124     5.939 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=39, routed)          1.602     7.541    Core_cpu/myRF/regs_reg_r1_0_31_24_29/ADDRB0
    SLICE_X76Y121        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.693 r  Core_cpu/myRF/regs_reg_r1_0_31_24_29/RAMB/O
                         net (fo=16, routed)          1.171     8.864    Core_cpu/myRF/RF_rD1[26]
    SLICE_X73Y132        LUT3 (Prop_lut3_I0_O)        0.348     9.212 r  Core_cpu/myRF/pc[26]_i_14/O
                         net (fo=11, routed)          1.123    10.335    Core_cpu/myRF/ALU_A_data[26]
    SLICE_X73Y124        LUT6 (Prop_lut6_I3_O)        0.124    10.459 r  Core_cpu/myRF/Mem_DRAM_i_300/O
                         net (fo=3, routed)           1.005    11.464    Core_cpu/myRF/Mem_DRAM_i_300_n_0
    SLICE_X73Y123        LUT6 (Prop_lut6_I5_O)        0.124    11.588 r  Core_cpu/myRF/Mem_DRAM_i_229/O
                         net (fo=2, routed)           1.647    13.235    Core_cpu/myRF/Mem_DRAM_i_229_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.359 r  Core_cpu/myRF/Mem_DRAM_i_103/O
                         net (fo=1, routed)           0.637    13.996    Core_cpu/myRF/Mem_DRAM_i_103_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.120 r  Core_cpu/myRF/Mem_DRAM_i_14/O
                         net (fo=8196, routed)        3.757    17.876    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/A0
    SLICE_X76Y61         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    18.000 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.000    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/OD
    SLICE_X76Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    18.241 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/F7.B/O
                         net (fo=1, routed)           0.000    18.241    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/O0
    SLICE_X76Y61         MUXF8 (Prop_muxf8_I0_O)      0.098    18.339 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/F8/O
                         net (fo=1, routed)           1.282    19.621    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I1_O)        0.319    19.940 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    19.940    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_18_n_0
    SLICE_X73Y76         MUXF7 (Prop_muxf7_I1_O)      0.245    20.185 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    20.185    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_7_n_0
    SLICE_X73Y76         MUXF8 (Prop_muxf8_I0_O)      0.104    20.289 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.931    21.220    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2_n_0
    SLICE_X72Y84         LUT6 (Prop_lut6_I1_O)        0.316    21.536 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           0.957    22.493    Core_cpu/myRF/data_reg[31][8]
    SLICE_X72Y100        LUT5 (Prop_lut5_I0_O)        0.124    22.617 r  Core_cpu/myRF/regs_reg_r1_0_31_0_5_i_38/O
                         net (fo=4, routed)           0.750    23.368    Core_cpu/myRF/Bus_rdata[8]
    SLICE_X64Y103        LUT6 (Prop_lut6_I5_O)        0.124    23.492 r  Core_cpu/myRF/Mem_DRAM_i_147/O
                         net (fo=1, routed)           0.444    23.936    Core_cpu/myRF/Mem_DRAM_i_147_n_0
    SLICE_X64Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.060 r  Core_cpu/myRF/Mem_DRAM_i_38/O
                         net (fo=258, routed)         2.535    26.595    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_8_8/D
    SLICE_X74Y65         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     26.736    26.736 r  
    Y18                                               0.000    26.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000    26.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    28.210 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.391    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    21.536 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    23.161    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.252 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.294    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.394 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.032    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.123 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.588    27.711    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_8_8/WCLK
    SLICE_X74Y65         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.144    27.568    
                         clock uncertainty           -0.133    27.435    
    SLICE_X74Y65         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    26.710    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         26.710    
                         arrival time                         -26.595    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 Core_cpu/myPC/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@26.736ns - clk_out1_cpuclk rise@1.736ns)
  Data Path Delay:        23.936ns  (logic 3.643ns (15.220%)  route 20.293ns (84.780%))
  Logic Levels:           19  (LUT3=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.979ns = ( 27.715 - 26.736 ) 
    Source Clock Delay      (SCD):    0.859ns = ( 2.595 - 1.736 ) 
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     3.281 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     4.534    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -4.056 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -2.351    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.255 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     0.039    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.163 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.883    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.979 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.616     2.595    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X68Y111        FDPE                                         r  Core_cpu/myPC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDPE (Prop_fdpe_C_Q)         0.456     3.051 f  Core_cpu/myPC/pc_reg[8]/Q
                         net (fo=101, routed)         1.222     4.273    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X71Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.397 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.643     5.040    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_4_n_0
    SLICE_X71Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.164 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.651     5.815    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1_n_0
    SLICE_X72Y112        LUT6 (Prop_lut6_I2_O)        0.124     5.939 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=39, routed)          1.602     7.541    Core_cpu/myRF/regs_reg_r1_0_31_24_29/ADDRB0
    SLICE_X76Y121        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.693 r  Core_cpu/myRF/regs_reg_r1_0_31_24_29/RAMB/O
                         net (fo=16, routed)          1.171     8.864    Core_cpu/myRF/RF_rD1[26]
    SLICE_X73Y132        LUT3 (Prop_lut3_I0_O)        0.348     9.212 r  Core_cpu/myRF/pc[26]_i_14/O
                         net (fo=11, routed)          1.123    10.335    Core_cpu/myRF/ALU_A_data[26]
    SLICE_X73Y124        LUT6 (Prop_lut6_I3_O)        0.124    10.459 r  Core_cpu/myRF/Mem_DRAM_i_300/O
                         net (fo=3, routed)           1.005    11.464    Core_cpu/myRF/Mem_DRAM_i_300_n_0
    SLICE_X73Y123        LUT6 (Prop_lut6_I5_O)        0.124    11.588 r  Core_cpu/myRF/Mem_DRAM_i_229/O
                         net (fo=2, routed)           1.647    13.235    Core_cpu/myRF/Mem_DRAM_i_229_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.359 r  Core_cpu/myRF/Mem_DRAM_i_103/O
                         net (fo=1, routed)           0.637    13.996    Core_cpu/myRF/Mem_DRAM_i_103_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.120 r  Core_cpu/myRF/Mem_DRAM_i_14/O
                         net (fo=8196, routed)        3.757    17.876    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/A0
    SLICE_X76Y61         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    18.000 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.000    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/OD
    SLICE_X76Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    18.241 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/F7.B/O
                         net (fo=1, routed)           0.000    18.241    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/O0
    SLICE_X76Y61         MUXF8 (Prop_muxf8_I0_O)      0.098    18.339 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/F8/O
                         net (fo=1, routed)           1.282    19.621    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I1_O)        0.319    19.940 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    19.940    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_18_n_0
    SLICE_X73Y76         MUXF7 (Prop_muxf7_I1_O)      0.245    20.185 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    20.185    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_7_n_0
    SLICE_X73Y76         MUXF8 (Prop_muxf8_I0_O)      0.104    20.289 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.931    21.220    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2_n_0
    SLICE_X72Y84         LUT6 (Prop_lut6_I1_O)        0.316    21.536 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           0.957    22.493    Core_cpu/myRF/data_reg[31][8]
    SLICE_X72Y100        LUT5 (Prop_lut5_I0_O)        0.124    22.617 r  Core_cpu/myRF/regs_reg_r1_0_31_0_5_i_38/O
                         net (fo=4, routed)           0.750    23.368    Core_cpu/myRF/Bus_rdata[8]
    SLICE_X64Y103        LUT6 (Prop_lut6_I5_O)        0.124    23.492 r  Core_cpu/myRF/Mem_DRAM_i_147/O
                         net (fo=1, routed)           0.444    23.936    Core_cpu/myRF/Mem_DRAM_i_147_n_0
    SLICE_X64Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.060 r  Core_cpu/myRF/Mem_DRAM_i_38/O
                         net (fo=258, routed)         2.471    26.531    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_8_8/D
    SLICE_X80Y67         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     26.736    26.736 r  
    Y18                                               0.000    26.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000    26.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    28.210 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.391    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    21.536 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    23.161    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.252 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.294    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.394 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.032    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.123 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.592    27.715    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_8_8/WCLK
    SLICE_X80Y67         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.144    27.572    
                         clock uncertainty           -0.133    27.439    
    SLICE_X80Y67         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    26.714    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         26.714    
                         arrival time                         -26.531    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 Core_cpu/myPC/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@26.736ns - clk_out1_cpuclk rise@1.736ns)
  Data Path Delay:        23.841ns  (logic 3.643ns (15.280%)  route 20.198ns (84.719%))
  Logic Levels:           19  (LUT3=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.884ns = ( 27.620 - 26.736 ) 
    Source Clock Delay      (SCD):    0.859ns = ( 2.595 - 1.736 ) 
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     3.281 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     4.534    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -4.056 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -2.351    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.255 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     0.039    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.163 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.883    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.979 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.616     2.595    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X68Y111        FDPE                                         r  Core_cpu/myPC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDPE (Prop_fdpe_C_Q)         0.456     3.051 f  Core_cpu/myPC/pc_reg[8]/Q
                         net (fo=101, routed)         1.222     4.273    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X71Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.397 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.643     5.040    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_4_n_0
    SLICE_X71Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.164 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.651     5.815    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1_n_0
    SLICE_X72Y112        LUT6 (Prop_lut6_I2_O)        0.124     5.939 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=39, routed)          1.602     7.541    Core_cpu/myRF/regs_reg_r1_0_31_24_29/ADDRB0
    SLICE_X76Y121        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.693 r  Core_cpu/myRF/regs_reg_r1_0_31_24_29/RAMB/O
                         net (fo=16, routed)          1.171     8.864    Core_cpu/myRF/RF_rD1[26]
    SLICE_X73Y132        LUT3 (Prop_lut3_I0_O)        0.348     9.212 r  Core_cpu/myRF/pc[26]_i_14/O
                         net (fo=11, routed)          1.123    10.335    Core_cpu/myRF/ALU_A_data[26]
    SLICE_X73Y124        LUT6 (Prop_lut6_I3_O)        0.124    10.459 r  Core_cpu/myRF/Mem_DRAM_i_300/O
                         net (fo=3, routed)           1.005    11.464    Core_cpu/myRF/Mem_DRAM_i_300_n_0
    SLICE_X73Y123        LUT6 (Prop_lut6_I5_O)        0.124    11.588 r  Core_cpu/myRF/Mem_DRAM_i_229/O
                         net (fo=2, routed)           1.647    13.235    Core_cpu/myRF/Mem_DRAM_i_229_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.359 r  Core_cpu/myRF/Mem_DRAM_i_103/O
                         net (fo=1, routed)           0.637    13.996    Core_cpu/myRF/Mem_DRAM_i_103_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.120 r  Core_cpu/myRF/Mem_DRAM_i_14/O
                         net (fo=8196, routed)        3.757    17.876    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/A0
    SLICE_X76Y61         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    18.000 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.000    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/OD
    SLICE_X76Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    18.241 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/F7.B/O
                         net (fo=1, routed)           0.000    18.241    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/O0
    SLICE_X76Y61         MUXF8 (Prop_muxf8_I0_O)      0.098    18.339 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/F8/O
                         net (fo=1, routed)           1.282    19.621    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I1_O)        0.319    19.940 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    19.940    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_18_n_0
    SLICE_X73Y76         MUXF7 (Prop_muxf7_I1_O)      0.245    20.185 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    20.185    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_7_n_0
    SLICE_X73Y76         MUXF8 (Prop_muxf8_I0_O)      0.104    20.289 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.931    21.220    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2_n_0
    SLICE_X72Y84         LUT6 (Prop_lut6_I1_O)        0.316    21.536 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           0.957    22.493    Core_cpu/myRF/data_reg[31][8]
    SLICE_X72Y100        LUT5 (Prop_lut5_I0_O)        0.124    22.617 r  Core_cpu/myRF/regs_reg_r1_0_31_0_5_i_38/O
                         net (fo=4, routed)           0.750    23.368    Core_cpu/myRF/Bus_rdata[8]
    SLICE_X64Y103        LUT6 (Prop_lut6_I5_O)        0.124    23.492 r  Core_cpu/myRF/Mem_DRAM_i_147/O
                         net (fo=1, routed)           0.444    23.936    Core_cpu/myRF/Mem_DRAM_i_147_n_0
    SLICE_X64Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.060 r  Core_cpu/myRF/Mem_DRAM_i_38/O
                         net (fo=258, routed)         2.376    26.436    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/D
    SLICE_X56Y63         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     26.736    26.736 r  
    Y18                                               0.000    26.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000    26.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    28.210 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.391    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    21.536 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    23.161    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.252 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.294    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.394 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.032    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.123 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.497    27.620    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/WCLK
    SLICE_X56Y63         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.144    27.477    
                         clock uncertainty           -0.133    27.344    
    SLICE_X56Y63         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    26.619    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         26.619    
                         arrival time                         -26.436    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 Core_cpu/myPC/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@26.736ns - clk_out1_cpuclk rise@1.736ns)
  Data Path Delay:        23.829ns  (logic 3.643ns (15.288%)  route 20.186ns (84.712%))
  Logic Levels:           19  (LUT3=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.890ns = ( 27.626 - 26.736 ) 
    Source Clock Delay      (SCD):    0.859ns = ( 2.595 - 1.736 ) 
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     3.281 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     4.534    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -4.056 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -2.351    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.255 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     0.039    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.163 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.883    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.979 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.616     2.595    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X68Y111        FDPE                                         r  Core_cpu/myPC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDPE (Prop_fdpe_C_Q)         0.456     3.051 f  Core_cpu/myPC/pc_reg[8]/Q
                         net (fo=101, routed)         1.222     4.273    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X71Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.397 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.643     5.040    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_4_n_0
    SLICE_X71Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.164 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.651     5.815    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1_n_0
    SLICE_X72Y112        LUT6 (Prop_lut6_I2_O)        0.124     5.939 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=39, routed)          1.602     7.541    Core_cpu/myRF/regs_reg_r1_0_31_24_29/ADDRB0
    SLICE_X76Y121        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.693 r  Core_cpu/myRF/regs_reg_r1_0_31_24_29/RAMB/O
                         net (fo=16, routed)          1.171     8.864    Core_cpu/myRF/RF_rD1[26]
    SLICE_X73Y132        LUT3 (Prop_lut3_I0_O)        0.348     9.212 r  Core_cpu/myRF/pc[26]_i_14/O
                         net (fo=11, routed)          1.123    10.335    Core_cpu/myRF/ALU_A_data[26]
    SLICE_X73Y124        LUT6 (Prop_lut6_I3_O)        0.124    10.459 r  Core_cpu/myRF/Mem_DRAM_i_300/O
                         net (fo=3, routed)           1.005    11.464    Core_cpu/myRF/Mem_DRAM_i_300_n_0
    SLICE_X73Y123        LUT6 (Prop_lut6_I5_O)        0.124    11.588 r  Core_cpu/myRF/Mem_DRAM_i_229/O
                         net (fo=2, routed)           1.647    13.235    Core_cpu/myRF/Mem_DRAM_i_229_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.359 r  Core_cpu/myRF/Mem_DRAM_i_103/O
                         net (fo=1, routed)           0.637    13.996    Core_cpu/myRF/Mem_DRAM_i_103_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.120 r  Core_cpu/myRF/Mem_DRAM_i_14/O
                         net (fo=8196, routed)        3.757    17.876    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/A0
    SLICE_X76Y61         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    18.000 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.000    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/OD
    SLICE_X76Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    18.241 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/F7.B/O
                         net (fo=1, routed)           0.000    18.241    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/O0
    SLICE_X76Y61         MUXF8 (Prop_muxf8_I0_O)      0.098    18.339 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/F8/O
                         net (fo=1, routed)           1.282    19.621    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I1_O)        0.319    19.940 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    19.940    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_18_n_0
    SLICE_X73Y76         MUXF7 (Prop_muxf7_I1_O)      0.245    20.185 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    20.185    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_7_n_0
    SLICE_X73Y76         MUXF8 (Prop_muxf8_I0_O)      0.104    20.289 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.931    21.220    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2_n_0
    SLICE_X72Y84         LUT6 (Prop_lut6_I1_O)        0.316    21.536 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           0.957    22.493    Core_cpu/myRF/data_reg[31][8]
    SLICE_X72Y100        LUT5 (Prop_lut5_I0_O)        0.124    22.617 r  Core_cpu/myRF/regs_reg_r1_0_31_0_5_i_38/O
                         net (fo=4, routed)           0.750    23.368    Core_cpu/myRF/Bus_rdata[8]
    SLICE_X64Y103        LUT6 (Prop_lut6_I5_O)        0.124    23.492 r  Core_cpu/myRF/Mem_DRAM_i_147/O
                         net (fo=1, routed)           0.444    23.936    Core_cpu/myRF/Mem_DRAM_i_147_n_0
    SLICE_X64Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.060 r  Core_cpu/myRF/Mem_DRAM_i_38/O
                         net (fo=258, routed)         2.364    26.424    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_8_8/D
    SLICE_X58Y61         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     26.736    26.736 r  
    Y18                                               0.000    26.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000    26.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    28.210 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.391    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    21.536 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    23.161    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.252 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.294    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.394 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.032    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.123 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.503    27.626    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_8_8/WCLK
    SLICE_X58Y61         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.144    27.483    
                         clock uncertainty           -0.133    27.350    
    SLICE_X58Y61         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    26.625    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         26.625    
                         arrival time                         -26.424    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 Core_cpu/myPC/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@26.736ns - clk_out1_cpuclk rise@1.736ns)
  Data Path Delay:        23.913ns  (logic 3.643ns (15.234%)  route 20.270ns (84.766%))
  Logic Levels:           19  (LUT3=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.979ns = ( 27.715 - 26.736 ) 
    Source Clock Delay      (SCD):    0.859ns = ( 2.595 - 1.736 ) 
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     3.281 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     4.534    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -4.056 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -2.351    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.255 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     0.039    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.163 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.883    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.979 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.616     2.595    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X68Y111        FDPE                                         r  Core_cpu/myPC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDPE (Prop_fdpe_C_Q)         0.456     3.051 f  Core_cpu/myPC/pc_reg[8]/Q
                         net (fo=101, routed)         1.222     4.273    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X71Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.397 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.643     5.040    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_4_n_0
    SLICE_X71Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.164 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.651     5.815    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1_n_0
    SLICE_X72Y112        LUT6 (Prop_lut6_I2_O)        0.124     5.939 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=39, routed)          1.602     7.541    Core_cpu/myRF/regs_reg_r1_0_31_24_29/ADDRB0
    SLICE_X76Y121        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.693 r  Core_cpu/myRF/regs_reg_r1_0_31_24_29/RAMB/O
                         net (fo=16, routed)          1.171     8.864    Core_cpu/myRF/RF_rD1[26]
    SLICE_X73Y132        LUT3 (Prop_lut3_I0_O)        0.348     9.212 r  Core_cpu/myRF/pc[26]_i_14/O
                         net (fo=11, routed)          1.123    10.335    Core_cpu/myRF/ALU_A_data[26]
    SLICE_X73Y124        LUT6 (Prop_lut6_I3_O)        0.124    10.459 r  Core_cpu/myRF/Mem_DRAM_i_300/O
                         net (fo=3, routed)           1.005    11.464    Core_cpu/myRF/Mem_DRAM_i_300_n_0
    SLICE_X73Y123        LUT6 (Prop_lut6_I5_O)        0.124    11.588 r  Core_cpu/myRF/Mem_DRAM_i_229/O
                         net (fo=2, routed)           1.647    13.235    Core_cpu/myRF/Mem_DRAM_i_229_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.359 r  Core_cpu/myRF/Mem_DRAM_i_103/O
                         net (fo=1, routed)           0.637    13.996    Core_cpu/myRF/Mem_DRAM_i_103_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.120 r  Core_cpu/myRF/Mem_DRAM_i_14/O
                         net (fo=8196, routed)        3.757    17.876    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/A0
    SLICE_X76Y61         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    18.000 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.000    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/OD
    SLICE_X76Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    18.241 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/F7.B/O
                         net (fo=1, routed)           0.000    18.241    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/O0
    SLICE_X76Y61         MUXF8 (Prop_muxf8_I0_O)      0.098    18.339 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/F8/O
                         net (fo=1, routed)           1.282    19.621    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I1_O)        0.319    19.940 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    19.940    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_18_n_0
    SLICE_X73Y76         MUXF7 (Prop_muxf7_I1_O)      0.245    20.185 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    20.185    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_7_n_0
    SLICE_X73Y76         MUXF8 (Prop_muxf8_I0_O)      0.104    20.289 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.931    21.220    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2_n_0
    SLICE_X72Y84         LUT6 (Prop_lut6_I1_O)        0.316    21.536 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           0.957    22.493    Core_cpu/myRF/data_reg[31][8]
    SLICE_X72Y100        LUT5 (Prop_lut5_I0_O)        0.124    22.617 r  Core_cpu/myRF/regs_reg_r1_0_31_0_5_i_38/O
                         net (fo=4, routed)           0.750    23.368    Core_cpu/myRF/Bus_rdata[8]
    SLICE_X64Y103        LUT6 (Prop_lut6_I5_O)        0.124    23.492 r  Core_cpu/myRF/Mem_DRAM_i_147/O
                         net (fo=1, routed)           0.444    23.936    Core_cpu/myRF/Mem_DRAM_i_147_n_0
    SLICE_X64Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.060 r  Core_cpu/myRF/Mem_DRAM_i_38/O
                         net (fo=258, routed)         2.448    26.508    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_8_8/D
    SLICE_X78Y64         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     26.736    26.736 r  
    Y18                                               0.000    26.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000    26.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    28.210 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.391    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    21.536 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    23.161    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.252 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.294    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.394 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.032    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.123 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.592    27.715    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_8_8/WCLK
    SLICE_X78Y64         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.144    27.572    
                         clock uncertainty           -0.133    27.439    
    SLICE_X78Y64         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    26.714    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         26.714    
                         arrival time                         -26.508    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 Core_cpu/myPC/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@26.736ns - clk_out1_cpuclk rise@1.736ns)
  Data Path Delay:        23.900ns  (logic 3.643ns (15.243%)  route 20.257ns (84.757%))
  Logic Levels:           19  (LUT3=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.975ns = ( 27.711 - 26.736 ) 
    Source Clock Delay      (SCD):    0.859ns = ( 2.595 - 1.736 ) 
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     3.281 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     4.534    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -4.056 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -2.351    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.255 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     0.039    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.163 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.883    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.979 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.616     2.595    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X68Y111        FDPE                                         r  Core_cpu/myPC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDPE (Prop_fdpe_C_Q)         0.456     3.051 f  Core_cpu/myPC/pc_reg[8]/Q
                         net (fo=101, routed)         1.222     4.273    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X71Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.397 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.643     5.040    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_4_n_0
    SLICE_X71Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.164 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.651     5.815    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1_n_0
    SLICE_X72Y112        LUT6 (Prop_lut6_I2_O)        0.124     5.939 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=39, routed)          1.602     7.541    Core_cpu/myRF/regs_reg_r1_0_31_24_29/ADDRB0
    SLICE_X76Y121        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.693 r  Core_cpu/myRF/regs_reg_r1_0_31_24_29/RAMB/O
                         net (fo=16, routed)          1.171     8.864    Core_cpu/myRF/RF_rD1[26]
    SLICE_X73Y132        LUT3 (Prop_lut3_I0_O)        0.348     9.212 r  Core_cpu/myRF/pc[26]_i_14/O
                         net (fo=11, routed)          1.123    10.335    Core_cpu/myRF/ALU_A_data[26]
    SLICE_X73Y124        LUT6 (Prop_lut6_I3_O)        0.124    10.459 r  Core_cpu/myRF/Mem_DRAM_i_300/O
                         net (fo=3, routed)           1.005    11.464    Core_cpu/myRF/Mem_DRAM_i_300_n_0
    SLICE_X73Y123        LUT6 (Prop_lut6_I5_O)        0.124    11.588 r  Core_cpu/myRF/Mem_DRAM_i_229/O
                         net (fo=2, routed)           1.647    13.235    Core_cpu/myRF/Mem_DRAM_i_229_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.359 r  Core_cpu/myRF/Mem_DRAM_i_103/O
                         net (fo=1, routed)           0.637    13.996    Core_cpu/myRF/Mem_DRAM_i_103_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.120 r  Core_cpu/myRF/Mem_DRAM_i_14/O
                         net (fo=8196, routed)        3.757    17.876    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/A0
    SLICE_X76Y61         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    18.000 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.000    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/OD
    SLICE_X76Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    18.241 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/F7.B/O
                         net (fo=1, routed)           0.000    18.241    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/O0
    SLICE_X76Y61         MUXF8 (Prop_muxf8_I0_O)      0.098    18.339 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/F8/O
                         net (fo=1, routed)           1.282    19.621    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I1_O)        0.319    19.940 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    19.940    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_18_n_0
    SLICE_X73Y76         MUXF7 (Prop_muxf7_I1_O)      0.245    20.185 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    20.185    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_7_n_0
    SLICE_X73Y76         MUXF8 (Prop_muxf8_I0_O)      0.104    20.289 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.931    21.220    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2_n_0
    SLICE_X72Y84         LUT6 (Prop_lut6_I1_O)        0.316    21.536 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           0.957    22.493    Core_cpu/myRF/data_reg[31][8]
    SLICE_X72Y100        LUT5 (Prop_lut5_I0_O)        0.124    22.617 r  Core_cpu/myRF/regs_reg_r1_0_31_0_5_i_38/O
                         net (fo=4, routed)           0.750    23.368    Core_cpu/myRF/Bus_rdata[8]
    SLICE_X64Y103        LUT6 (Prop_lut6_I5_O)        0.124    23.492 r  Core_cpu/myRF/Mem_DRAM_i_147/O
                         net (fo=1, routed)           0.444    23.936    Core_cpu/myRF/Mem_DRAM_i_147_n_0
    SLICE_X64Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.060 r  Core_cpu/myRF/Mem_DRAM_i_38/O
                         net (fo=258, routed)         2.435    26.495    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_8_8/D
    SLICE_X76Y65         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     26.736    26.736 r  
    Y18                                               0.000    26.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000    26.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    28.210 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.391    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    21.536 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    23.161    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.252 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.294    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.394 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.032    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.123 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.588    27.711    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_8_8/WCLK
    SLICE_X76Y65         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.144    27.568    
                         clock uncertainty           -0.133    27.435    
    SLICE_X76Y65         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    26.710    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         26.710    
                         arrival time                         -26.495    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 Core_cpu/myPC/pc_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk rise@26.736ns - clk_out1_cpuclk rise@1.736ns)
  Data Path Delay:        23.903ns  (logic 3.643ns (15.241%)  route 20.260ns (84.759%))
  Logic Levels:           19  (LUT3=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.978ns = ( 27.714 - 26.736 ) 
    Source Clock Delay      (SCD):    0.859ns = ( 2.595 - 1.736 ) 
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     3.281 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     4.534    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -4.056 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -2.351    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.255 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     0.039    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.163 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.883    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.979 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.616     2.595    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X68Y111        FDPE                                         r  Core_cpu/myPC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDPE (Prop_fdpe_C_Q)         0.456     3.051 f  Core_cpu/myPC/pc_reg[8]/Q
                         net (fo=101, routed)         1.222     4.273    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X71Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.397 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.643     5.040    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_4_n_0
    SLICE_X71Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.164 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.651     5.815    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_1_n_0
    SLICE_X72Y112        LUT6 (Prop_lut6_I2_O)        0.124     5.939 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=39, routed)          1.602     7.541    Core_cpu/myRF/regs_reg_r1_0_31_24_29/ADDRB0
    SLICE_X76Y121        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.693 r  Core_cpu/myRF/regs_reg_r1_0_31_24_29/RAMB/O
                         net (fo=16, routed)          1.171     8.864    Core_cpu/myRF/RF_rD1[26]
    SLICE_X73Y132        LUT3 (Prop_lut3_I0_O)        0.348     9.212 r  Core_cpu/myRF/pc[26]_i_14/O
                         net (fo=11, routed)          1.123    10.335    Core_cpu/myRF/ALU_A_data[26]
    SLICE_X73Y124        LUT6 (Prop_lut6_I3_O)        0.124    10.459 r  Core_cpu/myRF/Mem_DRAM_i_300/O
                         net (fo=3, routed)           1.005    11.464    Core_cpu/myRF/Mem_DRAM_i_300_n_0
    SLICE_X73Y123        LUT6 (Prop_lut6_I5_O)        0.124    11.588 r  Core_cpu/myRF/Mem_DRAM_i_229/O
                         net (fo=2, routed)           1.647    13.235    Core_cpu/myRF/Mem_DRAM_i_229_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.359 r  Core_cpu/myRF/Mem_DRAM_i_103/O
                         net (fo=1, routed)           0.637    13.996    Core_cpu/myRF/Mem_DRAM_i_103_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.120 r  Core_cpu/myRF/Mem_DRAM_i_14/O
                         net (fo=8196, routed)        3.757    17.876    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/A0
    SLICE_X76Y61         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    18.000 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.000    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/OD
    SLICE_X76Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    18.241 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/F7.B/O
                         net (fo=1, routed)           0.000    18.241    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/O0
    SLICE_X76Y61         MUXF8 (Prop_muxf8_I0_O)      0.098    18.339 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8/F8/O
                         net (fo=1, routed)           1.282    19.621    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_8_8_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I1_O)        0.319    19.940 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    19.940    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_18_n_0
    SLICE_X73Y76         MUXF7 (Prop_muxf7_I1_O)      0.245    20.185 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    20.185    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_7_n_0
    SLICE_X73Y76         MUXF8 (Prop_muxf8_I0_O)      0.104    20.289 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.931    21.220    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2_n_0
    SLICE_X72Y84         LUT6 (Prop_lut6_I1_O)        0.316    21.536 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           0.957    22.493    Core_cpu/myRF/data_reg[31][8]
    SLICE_X72Y100        LUT5 (Prop_lut5_I0_O)        0.124    22.617 r  Core_cpu/myRF/regs_reg_r1_0_31_0_5_i_38/O
                         net (fo=4, routed)           0.750    23.368    Core_cpu/myRF/Bus_rdata[8]
    SLICE_X64Y103        LUT6 (Prop_lut6_I5_O)        0.124    23.492 r  Core_cpu/myRF/Mem_DRAM_i_147/O
                         net (fo=1, routed)           0.444    23.936    Core_cpu/myRF/Mem_DRAM_i_147_n_0
    SLICE_X64Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.060 r  Core_cpu/myRF/Mem_DRAM_i_38/O
                         net (fo=258, routed)         2.438    26.498    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_8_8/D
    SLICE_X74Y61         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     26.736    26.736 r  
    Y18                                               0.000    26.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000    26.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    28.210 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.391    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    21.536 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    23.161    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.252 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.294    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.394 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.032    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.123 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        1.591    27.714    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_8_8/WCLK
    SLICE_X74Y61         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.144    27.571    
                         clock uncertainty           -0.133    27.438    
    SLICE_X74Y61         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    26.713    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         26.713    
                         arrival time                         -26.498    
  -------------------------------------------------------------------
                         slack                                  0.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 myDigital/flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Destination:            myDigital/flag_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@1.736ns - clk_out1_cpuclk rise@1.736ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.863%)  route 0.184ns (50.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 2.978 - 1.736 ) 
    Source Clock Delay      (SCD):    0.645ns = ( 2.381 - 1.736 ) 
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     2.048 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.488    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     0.150 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     0.660    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.686 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.480    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.525 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.792    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.818 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.564     2.381    myDigital/cpu_clk_BUFG
    SLICE_X33Y112        FDCE                                         r  myDigital/flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDCE (Prop_fdce_C_Q)         0.141     2.522 r  myDigital/flag_reg[1]/Q
                         net (fo=17, routed)          0.184     2.706    myDigital/flag[1]
    SLICE_X33Y112        LUT4 (Prop_lut4_I0_O)        0.042     2.748 r  myDigital/flag[2]_i_1/O
                         net (fo=1, routed)           0.000     2.748    myDigital/flag[2]_i_1_n_0
    SLICE_X33Y112        FDCE                                         r  myDigital/flag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     2.237 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.718    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     0.061 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.616    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.645 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.761    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.817 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.116    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.145 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.833     2.978    myDigital/cpu_clk_BUFG
    SLICE_X33Y112        FDCE                                         r  myDigital/flag_reg[2]/C
                         clock pessimism             -0.597     2.381    
    SLICE_X33Y112        FDCE (Hold_fdce_C_D)         0.107     2.488    myDigital/flag_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 myDigital/flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Destination:            myDigital/flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@1.736ns - clk_out1_cpuclk rise@1.736ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 2.980 - 1.736 ) 
    Source Clock Delay      (SCD):    0.646ns = ( 2.382 - 1.736 ) 
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     2.048 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.488    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     0.150 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     0.660    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.686 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.480    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.525 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.792    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.818 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.565     2.382    myDigital/cpu_clk_BUFG
    SLICE_X33Y111        FDCE                                         r  myDigital/flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDCE (Prop_fdce_C_Q)         0.141     2.523 r  myDigital/flag_reg[0]/Q
                         net (fo=39, routed)          0.181     2.704    myDigital/flag[0]
    SLICE_X33Y111        LUT2 (Prop_lut2_I1_O)        0.045     2.749 r  myDigital/flag[0]_i_1/O
                         net (fo=1, routed)           0.000     2.749    myDigital/flag[0]_i_1_n_0
    SLICE_X33Y111        FDCE                                         r  myDigital/flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     2.237 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.718    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     0.061 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.616    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.645 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.761    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.817 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.116    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.145 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.836     2.980    myDigital/cpu_clk_BUFG
    SLICE_X33Y111        FDCE                                         r  myDigital/flag_reg[0]/C
                         clock pessimism             -0.598     2.382    
    SLICE_X33Y111        FDCE (Hold_fdce_C_D)         0.091     2.473    myDigital/flag_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 myDigital/flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Destination:            myDigital/flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@1.736ns - clk_out1_cpuclk rise@1.736ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.269%)  route 0.184ns (49.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 2.978 - 1.736 ) 
    Source Clock Delay      (SCD):    0.645ns = ( 2.381 - 1.736 ) 
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     2.048 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.488    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     0.150 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     0.660    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.686 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.480    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.525 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.792    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.818 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.564     2.381    myDigital/cpu_clk_BUFG
    SLICE_X33Y112        FDCE                                         r  myDigital/flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDCE (Prop_fdce_C_Q)         0.141     2.522 r  myDigital/flag_reg[1]/Q
                         net (fo=17, routed)          0.184     2.706    myDigital/flag[1]
    SLICE_X33Y112        LUT3 (Prop_lut3_I2_O)        0.045     2.751 r  myDigital/flag[1]_i_1/O
                         net (fo=1, routed)           0.000     2.751    myDigital/flag[1]_i_1_n_0
    SLICE_X33Y112        FDCE                                         r  myDigital/flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     2.237 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.718    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     0.061 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.616    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.645 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.761    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.817 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.116    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.145 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.833     2.978    myDigital/cpu_clk_BUFG
    SLICE_X33Y112        FDCE                                         r  myDigital/flag_reg[1]/C
                         clock pessimism             -0.597     2.381    
    SLICE_X33Y112        FDCE (Hold_fdce_C_D)         0.091     2.472    myDigital/flag_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Destination:            myDigital/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@1.736ns - clk_out1_cpuclk rise@1.736ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 2.980 - 1.736 ) 
    Source Clock Delay      (SCD):    0.646ns = ( 2.382 - 1.736 ) 
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     2.048 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.488    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     0.150 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     0.660    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.686 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.480    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.525 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.792    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.818 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.565     2.382    myDigital/cpu_clk_BUFG
    SLICE_X32Y110        FDCE                                         r  myDigital/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDCE (Prop_fdce_C_Q)         0.141     2.523 r  myDigital/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     2.656    myDigital/counter_reg[6]
    SLICE_X32Y110        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.767 r  myDigital/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.767    myDigital/counter_reg[4]_i_1_n_5
    SLICE_X32Y110        FDCE                                         r  myDigital/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     2.237 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.718    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     0.061 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.616    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.645 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.761    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.817 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.116    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.145 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.836     2.980    myDigital/cpu_clk_BUFG
    SLICE_X32Y110        FDCE                                         r  myDigital/counter_reg[6]/C
                         clock pessimism             -0.598     2.382    
    SLICE_X32Y110        FDCE (Hold_fdce_C_D)         0.105     2.487    myDigital/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Destination:            myDigital/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@1.736ns - clk_out1_cpuclk rise@1.736ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 2.981 - 1.736 ) 
    Source Clock Delay      (SCD):    0.647ns = ( 2.383 - 1.736 ) 
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     2.048 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.488    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     0.150 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     0.660    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.686 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.480    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.525 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.792    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.818 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.566     2.383    myDigital/cpu_clk_BUFG
    SLICE_X32Y109        FDCE                                         r  myDigital/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDCE (Prop_fdce_C_Q)         0.141     2.524 r  myDigital/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     2.657    myDigital/counter_reg[2]
    SLICE_X32Y109        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.768 r  myDigital/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.768    myDigital/counter_reg[0]_i_1_n_5
    SLICE_X32Y109        FDCE                                         r  myDigital/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     2.237 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.718    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     0.061 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.616    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.645 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.761    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.817 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.116    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.145 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.836     2.981    myDigital/cpu_clk_BUFG
    SLICE_X32Y109        FDCE                                         r  myDigital/counter_reg[2]/C
                         clock pessimism             -0.598     2.383    
    SLICE_X32Y109        FDCE (Hold_fdce_C_D)         0.105     2.488    myDigital/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Destination:            myDigital/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@1.736ns - clk_out1_cpuclk rise@1.736ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 2.980 - 1.736 ) 
    Source Clock Delay      (SCD):    0.646ns = ( 2.382 - 1.736 ) 
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     2.048 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.488    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     0.150 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     0.660    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.686 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.480    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.525 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.792    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.818 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.565     2.382    myDigital/cpu_clk_BUFG
    SLICE_X32Y111        FDCE                                         r  myDigital/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDCE (Prop_fdce_C_Q)         0.141     2.523 r  myDigital/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     2.657    myDigital/counter_reg[10]
    SLICE_X32Y111        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.768 r  myDigital/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.768    myDigital/counter_reg[8]_i_1_n_5
    SLICE_X32Y111        FDCE                                         r  myDigital/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     2.237 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.718    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     0.061 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.616    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.645 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.761    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.817 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.116    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.145 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.836     2.980    myDigital/cpu_clk_BUFG
    SLICE_X32Y111        FDCE                                         r  myDigital/counter_reg[10]/C
                         clock pessimism             -0.598     2.382    
    SLICE_X32Y111        FDCE (Hold_fdce_C_D)         0.105     2.487    myDigital/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 Core_cpu/myPC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Destination:            Core_cpu/myPC/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@1.736ns - clk_out1_cpuclk rise@1.736ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.809%)  route 0.211ns (53.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 2.975 - 1.736 ) 
    Source Clock Delay      (SCD):    0.641ns = ( 2.377 - 1.736 ) 
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     2.048 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.488    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     0.150 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     0.660    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.686 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.480    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.525 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.792    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.818 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.560     2.377    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X64Y114        FDCE                                         r  Core_cpu/myPC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDCE (Prop_fdce_C_Q)         0.141     2.518 r  Core_cpu/myPC/pc_reg[0]/Q
                         net (fo=17, routed)          0.211     2.730    Core_cpu/myRF/Q[0]
    SLICE_X64Y114        LUT6 (Prop_lut6_I1_O)        0.045     2.775 r  Core_cpu/myRF/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     2.775    Core_cpu/myPC/D[0]
    SLICE_X64Y114        FDCE                                         r  Core_cpu/myPC/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     2.237 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.718    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     0.061 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.616    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.645 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.761    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.817 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.116    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.145 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.831     2.975    Core_cpu/myPC/cpu_clk_BUFG
    SLICE_X64Y114        FDCE                                         r  Core_cpu/myPC/pc_reg[0]/C
                         clock pessimism             -0.598     2.377    
    SLICE_X64Y114        FDCE (Hold_fdce_C_D)         0.091     2.468    Core_cpu/myPC/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.468    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Destination:            myDigital/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@1.736ns - clk_out1_cpuclk rise@1.736ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 2.980 - 1.736 ) 
    Source Clock Delay      (SCD):    0.646ns = ( 2.382 - 1.736 ) 
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     2.048 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.488    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     0.150 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     0.660    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.686 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.480    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.525 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.792    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.818 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.565     2.382    myDigital/cpu_clk_BUFG
    SLICE_X32Y110        FDCE                                         r  myDigital/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDCE (Prop_fdce_C_Q)         0.141     2.523 r  myDigital/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     2.656    myDigital/counter_reg[6]
    SLICE_X32Y110        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.800 r  myDigital/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.800    myDigital/counter_reg[4]_i_1_n_4
    SLICE_X32Y110        FDCE                                         r  myDigital/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     2.237 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.718    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     0.061 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.616    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.645 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.761    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.817 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.116    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.145 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.836     2.980    myDigital/cpu_clk_BUFG
    SLICE_X32Y110        FDCE                                         r  myDigital/counter_reg[7]/C
                         clock pessimism             -0.598     2.382    
    SLICE_X32Y110        FDCE (Hold_fdce_C_D)         0.105     2.487    myDigital/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Destination:            myDigital/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@1.736ns - clk_out1_cpuclk rise@1.736ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 2.981 - 1.736 ) 
    Source Clock Delay      (SCD):    0.647ns = ( 2.383 - 1.736 ) 
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     2.048 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.488    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     0.150 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     0.660    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.686 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.480    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.525 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.792    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.818 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.566     2.383    myDigital/cpu_clk_BUFG
    SLICE_X32Y109        FDCE                                         r  myDigital/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDCE (Prop_fdce_C_Q)         0.141     2.524 r  myDigital/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     2.657    myDigital/counter_reg[2]
    SLICE_X32Y109        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.801 r  myDigital/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.801    myDigital/counter_reg[0]_i_1_n_4
    SLICE_X32Y109        FDCE                                         r  myDigital/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     2.237 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.718    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     0.061 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.616    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.645 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.761    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.817 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.116    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.145 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.836     2.981    myDigital/cpu_clk_BUFG
    SLICE_X32Y109        FDCE                                         r  myDigital/counter_reg[3]/C
                         clock pessimism             -0.598     2.383    
    SLICE_X32Y109        FDCE (Hold_fdce_C_D)         0.105     2.488    myDigital/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Destination:            myDigital/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@1.736ns fall@14.236ns period=25.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@1.736ns - clk_out1_cpuclk rise@1.736ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 2.980 - 1.736 ) 
    Source Clock Delay      (SCD):    0.646ns = ( 2.382 - 1.736 ) 
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     2.048 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.488    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     0.150 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     0.660    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.686 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.480    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.525 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.792    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.818 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.565     2.382    myDigital/cpu_clk_BUFG
    SLICE_X32Y111        FDCE                                         r  myDigital/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDCE (Prop_fdce_C_Q)         0.141     2.523 r  myDigital/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     2.657    myDigital/counter_reg[10]
    SLICE_X32Y111        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.801 r  myDigital/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.801    myDigital/counter_reg[8]_i_1_n_4
    SLICE_X32Y111        FDCE                                         r  myDigital/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      1.736     1.736 r  
    Y18                                               0.000     1.736 r  fpga_clk (IN)
                         net (fo=0)                   0.000     1.736    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     2.237 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.718    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     0.061 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.616    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.645 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.761    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.817 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.116    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.145 r  cpu_clk_BUFG_inst/O
                         net (fo=8424, routed)        0.836     2.980    myDigital/cpu_clk_BUFG
    SLICE_X32Y111        FDCE                                         r  myDigital/counter_reg[11]/C
                         clock pessimism             -0.598     2.382    
    SLICE_X32Y111        FDCE (Hold_fdce_C_D)         0.105     2.487    myDigital/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 1.736 14.236 }
Period(ns):         25.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y2   Clkgen/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0   cpu_clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X64Y114   Core_cpu/myPC/pc_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         25.000      24.000     SLICE_X69Y109   Core_cpu/myPC/pc_reg[10]/C
Min Period        n/a     FDPE/C             n/a            1.000         25.000      24.000     SLICE_X72Y112   Core_cpu/myPC/pc_reg[11]/C
Min Period        n/a     FDPE/C             n/a            1.000         25.000      24.000     SLICE_X72Y113   Core_cpu/myPC/pc_reg[12]/C
Min Period        n/a     FDPE/C             n/a            1.000         25.000      24.000     SLICE_X71Y114   Core_cpu/myPC/pc_reg[13]/C
Min Period        n/a     FDPE/C             n/a            1.000         25.000      24.000     SLICE_X72Y113   Core_cpu/myPC/pc_reg[14]/C
Min Period        n/a     FDPE/C             n/a            1.000         25.000      24.000     SLICE_X71Y112   Core_cpu/myPC/pc_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X60Y68    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_26_26/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X60Y68    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_26_26/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X54Y66    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_25_25/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X54Y66    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_25_25/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X54Y66    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_25_25/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X54Y66    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_25_25/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X14Y99    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_9_9/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X14Y99    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_9_9/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X10Y99    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_2_2/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X10Y99    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X56Y107   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_11_11/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X56Y107   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_11_11/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X56Y107   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_11_11/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X74Y90    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_8_8/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X74Y90    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_8_8/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X74Y90    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_8_8/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X74Y90    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_8_8/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X62Y117   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_17_17/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X62Y117   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_17_17/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         12.500      11.250     SLICE_X46Y52    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_25_25/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   Clkgen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT



