0.7
2020.1
May 27 2020
20:09:33
C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv,1687088097,systemVerilog,,C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/gray_decoder.sv,,carry_ripple_adder;full_adder,,,,,,,,
C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/gray_decoder.sv,1687087834,systemVerilog,,C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/gray_encoder.sv,,gray_decoder,,,,,,,,
C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/gray_encoder.sv,1687087019,systemVerilog,,C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/testbench.sv,,gray_encoder,,,,,,,,
C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv,1687085577,systemVerilog,,,,multiplier,,,,,,,,
C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/testbench.sv,1687089137,systemVerilog,,,,testbench,,,,,,,,
