// Seed: 4242230341
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    output id_3,
    output id_4,
    output id_5
);
  logic id_6;
  type_11 id_7 (
      1,
      id_3[1],
      1 == id_4
  );
  assign id_6 = 1;
endmodule
