<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-pxa › include › mach › regs-uart.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-uart.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ASM_ARCH_REGS_UART_H</span>
<span class="cp">#define __ASM_ARCH_REGS_UART_H</span>

<span class="cm">/*</span>
<span class="cm"> * UARTs</span>
<span class="cm"> */</span>

<span class="cm">/* Full Function UART (FFUART) */</span>
<span class="cp">#define FFUART		FFRBR</span>
<span class="cp">#define FFRBR		__REG(0x40100000)  </span><span class="cm">/* Receive Buffer Register (read only) */</span><span class="cp"></span>
<span class="cp">#define FFTHR		__REG(0x40100000)  </span><span class="cm">/* Transmit Holding Register (write only) */</span><span class="cp"></span>
<span class="cp">#define FFIER		__REG(0x40100004)  </span><span class="cm">/* Interrupt Enable Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define FFIIR		__REG(0x40100008)  </span><span class="cm">/* Interrupt ID Register (read only) */</span><span class="cp"></span>
<span class="cp">#define FFFCR		__REG(0x40100008)  </span><span class="cm">/* FIFO Control Register (write only) */</span><span class="cp"></span>
<span class="cp">#define FFLCR		__REG(0x4010000C)  </span><span class="cm">/* Line Control Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define FFMCR		__REG(0x40100010)  </span><span class="cm">/* Modem Control Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define FFLSR		__REG(0x40100014)  </span><span class="cm">/* Line Status Register (read only) */</span><span class="cp"></span>
<span class="cp">#define FFMSR		__REG(0x40100018)  </span><span class="cm">/* Modem Status Register (read only) */</span><span class="cp"></span>
<span class="cp">#define FFSPR		__REG(0x4010001C)  </span><span class="cm">/* Scratch Pad Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define FFISR		__REG(0x40100020)  </span><span class="cm">/* Infrared Selection Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define FFDLL		__REG(0x40100000)  </span><span class="cm">/* Divisor Latch Low Register (DLAB = 1) (read/write) */</span><span class="cp"></span>
<span class="cp">#define FFDLH		__REG(0x40100004)  </span><span class="cm">/* Divisor Latch High Register (DLAB = 1) (read/write) */</span><span class="cp"></span>

<span class="cm">/* Bluetooth UART (BTUART) */</span>
<span class="cp">#define BTUART		BTRBR</span>
<span class="cp">#define BTRBR		__REG(0x40200000)  </span><span class="cm">/* Receive Buffer Register (read only) */</span><span class="cp"></span>
<span class="cp">#define BTTHR		__REG(0x40200000)  </span><span class="cm">/* Transmit Holding Register (write only) */</span><span class="cp"></span>
<span class="cp">#define BTIER		__REG(0x40200004)  </span><span class="cm">/* Interrupt Enable Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define BTIIR		__REG(0x40200008)  </span><span class="cm">/* Interrupt ID Register (read only) */</span><span class="cp"></span>
<span class="cp">#define BTFCR		__REG(0x40200008)  </span><span class="cm">/* FIFO Control Register (write only) */</span><span class="cp"></span>
<span class="cp">#define BTLCR		__REG(0x4020000C)  </span><span class="cm">/* Line Control Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define BTMCR		__REG(0x40200010)  </span><span class="cm">/* Modem Control Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define BTLSR		__REG(0x40200014)  </span><span class="cm">/* Line Status Register (read only) */</span><span class="cp"></span>
<span class="cp">#define BTMSR		__REG(0x40200018)  </span><span class="cm">/* Modem Status Register (read only) */</span><span class="cp"></span>
<span class="cp">#define BTSPR		__REG(0x4020001C)  </span><span class="cm">/* Scratch Pad Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define BTISR		__REG(0x40200020)  </span><span class="cm">/* Infrared Selection Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define BTDLL		__REG(0x40200000)  </span><span class="cm">/* Divisor Latch Low Register (DLAB = 1) (read/write) */</span><span class="cp"></span>
<span class="cp">#define BTDLH		__REG(0x40200004)  </span><span class="cm">/* Divisor Latch High Register (DLAB = 1) (read/write) */</span><span class="cp"></span>

<span class="cm">/* Standard UART (STUART) */</span>
<span class="cp">#define STUART		STRBR</span>
<span class="cp">#define STRBR		__REG(0x40700000)  </span><span class="cm">/* Receive Buffer Register (read only) */</span><span class="cp"></span>
<span class="cp">#define STTHR		__REG(0x40700000)  </span><span class="cm">/* Transmit Holding Register (write only) */</span><span class="cp"></span>
<span class="cp">#define STIER		__REG(0x40700004)  </span><span class="cm">/* Interrupt Enable Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define STIIR		__REG(0x40700008)  </span><span class="cm">/* Interrupt ID Register (read only) */</span><span class="cp"></span>
<span class="cp">#define STFCR		__REG(0x40700008)  </span><span class="cm">/* FIFO Control Register (write only) */</span><span class="cp"></span>
<span class="cp">#define STLCR		__REG(0x4070000C)  </span><span class="cm">/* Line Control Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define STMCR		__REG(0x40700010)  </span><span class="cm">/* Modem Control Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define STLSR		__REG(0x40700014)  </span><span class="cm">/* Line Status Register (read only) */</span><span class="cp"></span>
<span class="cp">#define STMSR		__REG(0x40700018)  </span><span class="cm">/* Reserved */</span><span class="cp"></span>
<span class="cp">#define STSPR		__REG(0x4070001C)  </span><span class="cm">/* Scratch Pad Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define STISR		__REG(0x40700020)  </span><span class="cm">/* Infrared Selection Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define STDLL		__REG(0x40700000)  </span><span class="cm">/* Divisor Latch Low Register (DLAB = 1) (read/write) */</span><span class="cp"></span>
<span class="cp">#define STDLH		__REG(0x40700004)  </span><span class="cm">/* Divisor Latch High Register (DLAB = 1) (read/write) */</span><span class="cp"></span>

<span class="cm">/* Hardware UART (HWUART) */</span>
<span class="cp">#define HWUART		HWRBR</span>
<span class="cp">#define HWRBR		__REG(0x41600000)  </span><span class="cm">/* Receive Buffer Register (read only) */</span><span class="cp"></span>
<span class="cp">#define HWTHR		__REG(0x41600000)  </span><span class="cm">/* Transmit Holding Register (write only) */</span><span class="cp"></span>
<span class="cp">#define HWIER		__REG(0x41600004)  </span><span class="cm">/* Interrupt Enable Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define HWIIR		__REG(0x41600008)  </span><span class="cm">/* Interrupt ID Register (read only) */</span><span class="cp"></span>
<span class="cp">#define HWFCR		__REG(0x41600008)  </span><span class="cm">/* FIFO Control Register (write only) */</span><span class="cp"></span>
<span class="cp">#define HWLCR		__REG(0x4160000C)  </span><span class="cm">/* Line Control Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define HWMCR		__REG(0x41600010)  </span><span class="cm">/* Modem Control Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define HWLSR		__REG(0x41600014)  </span><span class="cm">/* Line Status Register (read only) */</span><span class="cp"></span>
<span class="cp">#define HWMSR		__REG(0x41600018)  </span><span class="cm">/* Modem Status Register (read only) */</span><span class="cp"></span>
<span class="cp">#define HWSPR		__REG(0x4160001C)  </span><span class="cm">/* Scratch Pad Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define HWISR		__REG(0x41600020)  </span><span class="cm">/* Infrared Selection Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define HWFOR		__REG(0x41600024)  </span><span class="cm">/* Receive FIFO Occupancy Register (read only) */</span><span class="cp"></span>
<span class="cp">#define HWABR		__REG(0x41600028)  </span><span class="cm">/* Auto-Baud Control Register (read/write) */</span><span class="cp"></span>
<span class="cp">#define HWACR		__REG(0x4160002C)  </span><span class="cm">/* Auto-Baud Count Register (read only) */</span><span class="cp"></span>
<span class="cp">#define HWDLL		__REG(0x41600000)  </span><span class="cm">/* Divisor Latch Low Register (DLAB = 1) (read/write) */</span><span class="cp"></span>
<span class="cp">#define HWDLH		__REG(0x41600004)  </span><span class="cm">/* Divisor Latch High Register (DLAB = 1) (read/write) */</span><span class="cp"></span>

<span class="cp">#define IER_DMAE	(1 &lt;&lt; 7)	</span><span class="cm">/* DMA Requests Enable */</span><span class="cp"></span>
<span class="cp">#define IER_UUE		(1 &lt;&lt; 6)	</span><span class="cm">/* UART Unit Enable */</span><span class="cp"></span>
<span class="cp">#define IER_NRZE	(1 &lt;&lt; 5)	</span><span class="cm">/* NRZ coding Enable */</span><span class="cp"></span>
<span class="cp">#define IER_RTIOE	(1 &lt;&lt; 4)	</span><span class="cm">/* Receiver Time Out Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define IER_MIE		(1 &lt;&lt; 3)	</span><span class="cm">/* Modem Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define IER_RLSE	(1 &lt;&lt; 2)	</span><span class="cm">/* Receiver Line Status Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define IER_TIE		(1 &lt;&lt; 1)	</span><span class="cm">/* Transmit Data request Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define IER_RAVIE	(1 &lt;&lt; 0)	</span><span class="cm">/* Receiver Data Available Interrupt Enable */</span><span class="cp"></span>

<span class="cp">#define IIR_FIFOES1	(1 &lt;&lt; 7)	</span><span class="cm">/* FIFO Mode Enable Status */</span><span class="cp"></span>
<span class="cp">#define IIR_FIFOES0	(1 &lt;&lt; 6)	</span><span class="cm">/* FIFO Mode Enable Status */</span><span class="cp"></span>
<span class="cp">#define IIR_TOD		(1 &lt;&lt; 3)	</span><span class="cm">/* Time Out Detected */</span><span class="cp"></span>
<span class="cp">#define IIR_IID2	(1 &lt;&lt; 2)	</span><span class="cm">/* Interrupt Source Encoded */</span><span class="cp"></span>
<span class="cp">#define IIR_IID1	(1 &lt;&lt; 1)	</span><span class="cm">/* Interrupt Source Encoded */</span><span class="cp"></span>
<span class="cp">#define IIR_IP		(1 &lt;&lt; 0)	</span><span class="cm">/* Interrupt Pending (active low) */</span><span class="cp"></span>

<span class="cp">#define FCR_ITL2	(1 &lt;&lt; 7)	</span><span class="cm">/* Interrupt Trigger Level */</span><span class="cp"></span>
<span class="cp">#define FCR_ITL1	(1 &lt;&lt; 6)	</span><span class="cm">/* Interrupt Trigger Level */</span><span class="cp"></span>
<span class="cp">#define FCR_RESETTF	(1 &lt;&lt; 2)	</span><span class="cm">/* Reset Transmitter FIFO */</span><span class="cp"></span>
<span class="cp">#define FCR_RESETRF	(1 &lt;&lt; 1)	</span><span class="cm">/* Reset Receiver FIFO */</span><span class="cp"></span>
<span class="cp">#define FCR_TRFIFOE	(1 &lt;&lt; 0)	</span><span class="cm">/* Transmit and Receive FIFO Enable */</span><span class="cp"></span>
<span class="cp">#define FCR_ITL_1	(0)</span>
<span class="cp">#define FCR_ITL_8	(FCR_ITL1)</span>
<span class="cp">#define FCR_ITL_16	(FCR_ITL2)</span>
<span class="cp">#define FCR_ITL_32	(FCR_ITL2|FCR_ITL1)</span>

<span class="cp">#define LCR_DLAB	(1 &lt;&lt; 7)	</span><span class="cm">/* Divisor Latch Access Bit */</span><span class="cp"></span>
<span class="cp">#define LCR_SB		(1 &lt;&lt; 6)	</span><span class="cm">/* Set Break */</span><span class="cp"></span>
<span class="cp">#define LCR_STKYP	(1 &lt;&lt; 5)	</span><span class="cm">/* Sticky Parity */</span><span class="cp"></span>
<span class="cp">#define LCR_EPS		(1 &lt;&lt; 4)	</span><span class="cm">/* Even Parity Select */</span><span class="cp"></span>
<span class="cp">#define LCR_PEN		(1 &lt;&lt; 3)	</span><span class="cm">/* Parity Enable */</span><span class="cp"></span>
<span class="cp">#define LCR_STB		(1 &lt;&lt; 2)	</span><span class="cm">/* Stop Bit */</span><span class="cp"></span>
<span class="cp">#define LCR_WLS1	(1 &lt;&lt; 1)	</span><span class="cm">/* Word Length Select */</span><span class="cp"></span>
<span class="cp">#define LCR_WLS0	(1 &lt;&lt; 0)	</span><span class="cm">/* Word Length Select */</span><span class="cp"></span>

<span class="cp">#define LSR_FIFOE	(1 &lt;&lt; 7)	</span><span class="cm">/* FIFO Error Status */</span><span class="cp"></span>
<span class="cp">#define LSR_TEMT	(1 &lt;&lt; 6)	</span><span class="cm">/* Transmitter Empty */</span><span class="cp"></span>
<span class="cp">#define LSR_TDRQ	(1 &lt;&lt; 5)	</span><span class="cm">/* Transmit Data Request */</span><span class="cp"></span>
<span class="cp">#define LSR_BI		(1 &lt;&lt; 4)	</span><span class="cm">/* Break Interrupt */</span><span class="cp"></span>
<span class="cp">#define LSR_FE		(1 &lt;&lt; 3)	</span><span class="cm">/* Framing Error */</span><span class="cp"></span>
<span class="cp">#define LSR_PE		(1 &lt;&lt; 2)	</span><span class="cm">/* Parity Error */</span><span class="cp"></span>
<span class="cp">#define LSR_OE		(1 &lt;&lt; 1)	</span><span class="cm">/* Overrun Error */</span><span class="cp"></span>
<span class="cp">#define LSR_DR		(1 &lt;&lt; 0)	</span><span class="cm">/* Data Ready */</span><span class="cp"></span>

<span class="cp">#define MCR_LOOP	(1 &lt;&lt; 4)</span>
<span class="cp">#define MCR_OUT2	(1 &lt;&lt; 3)	</span><span class="cm">/* force MSR_DCD in loopback mode */</span><span class="cp"></span>
<span class="cp">#define MCR_OUT1	(1 &lt;&lt; 2)	</span><span class="cm">/* force MSR_RI in loopback mode */</span><span class="cp"></span>
<span class="cp">#define MCR_RTS		(1 &lt;&lt; 1)	</span><span class="cm">/* Request to Send */</span><span class="cp"></span>
<span class="cp">#define MCR_DTR		(1 &lt;&lt; 0)	</span><span class="cm">/* Data Terminal Ready */</span><span class="cp"></span>

<span class="cp">#define MSR_DCD		(1 &lt;&lt; 7)	</span><span class="cm">/* Data Carrier Detect */</span><span class="cp"></span>
<span class="cp">#define MSR_RI		(1 &lt;&lt; 6)	</span><span class="cm">/* Ring Indicator */</span><span class="cp"></span>
<span class="cp">#define MSR_DSR		(1 &lt;&lt; 5)	</span><span class="cm">/* Data Set Ready */</span><span class="cp"></span>
<span class="cp">#define MSR_CTS		(1 &lt;&lt; 4)	</span><span class="cm">/* Clear To Send */</span><span class="cp"></span>
<span class="cp">#define MSR_DDCD	(1 &lt;&lt; 3)	</span><span class="cm">/* Delta Data Carrier Detect */</span><span class="cp"></span>
<span class="cp">#define MSR_TERI	(1 &lt;&lt; 2)	</span><span class="cm">/* Trailing Edge Ring Indicator */</span><span class="cp"></span>
<span class="cp">#define MSR_DDSR	(1 &lt;&lt; 1)	</span><span class="cm">/* Delta Data Set Ready */</span><span class="cp"></span>
<span class="cp">#define MSR_DCTS	(1 &lt;&lt; 0)	</span><span class="cm">/* Delta Clear To Send */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * IrSR (Infrared Selection Register)</span>
<span class="cm"> */</span>
<span class="cp">#define STISR_RXPL      (1 &lt;&lt; 4)        </span><span class="cm">/* Receive Data Polarity */</span><span class="cp"></span>
<span class="cp">#define STISR_TXPL      (1 &lt;&lt; 3)        </span><span class="cm">/* Transmit Data Polarity */</span><span class="cp"></span>
<span class="cp">#define STISR_XMODE     (1 &lt;&lt; 2)        </span><span class="cm">/* Transmit Pulse Width Select */</span><span class="cp"></span>
<span class="cp">#define STISR_RCVEIR    (1 &lt;&lt; 1)        </span><span class="cm">/* Receiver SIR Enable */</span><span class="cp"></span>
<span class="cp">#define STISR_XMITIR    (1 &lt;&lt; 0)        </span><span class="cm">/* Transmitter SIR Enable */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARCH_REGS_UART_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
