--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml mcs_top.twx mcs_top.ncd -o mcs_top.twr mcs_top.pcf -ucf
mcs_top.ucf -ucf dp_dram.ucf -ucf hdmi.ucf

Design file:              mcs_top.ncd
Physical constraint file: mcs_top.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: clkRst/CLK_500
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: clkRst/CLK_500_n
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clkRst/CLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset_path" TIG;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X29Y90.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     14.268ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      17.219ns (Levels of Logic = 3)
  Clock Path Skew:      3.373ns (5.118 - 1.745)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.430   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X28Y75.B4      net (fanout=22)       5.456   clkRst/rstDelay<24>
    SLICE_X28Y75.B       Tilo                  0.235   mcs_0/U0/LMB_Rst
                                                       lut6426_88
    PLL_ADV_X0Y0.RST     net (fanout=3)        3.846   ][64215_89
    PLL_ADV_X0Y0.LOCKED  Tplldo_LOCKED         1.300   withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
    SLICE_X28Y75.A1      net (fanout=2)        4.025   withHdmiTx.Inst_hdmiOutIF/pll_locked
    SLICE_X28Y75.AMUX    Tilo                  0.298   mcs_0/U0/LMB_Rst
                                                       lut71808_14730
    SLICE_X29Y90.SR      net (fanout=1)        1.308   ][IN_virtPIBox_10921_14731
    SLICE_X29Y90.CLK     Trck                  0.321   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                     17.219ns (2.584ns logic, 14.635ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.307ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      8.258ns (Levels of Logic = 2)
  Clock Path Skew:      3.373ns (5.118 - 1.745)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.430   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X28Y75.B4      net (fanout=22)       5.456   clkRst/rstDelay<24>
    SLICE_X28Y75.B       Tilo                  0.235   mcs_0/U0/LMB_Rst
                                                       lut6426_88
    SLICE_X28Y75.A5      net (fanout=3)        0.210   ][64215_89
    SLICE_X28Y75.AMUX    Tilo                  0.298   mcs_0/U0/LMB_Rst
                                                       lut71808_14730
    SLICE_X29Y90.SR      net (fanout=1)        1.308   ][IN_virtPIBox_10921_14731
    SLICE_X29Y90.CLK     Trck                  0.321   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      8.258ns (1.284ns logic, 6.974ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X29Y90.SR), 2 paths
--------------------------------------------------------------------------------
Delay (hold path):      2.454ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      4.448ns (Levels of Logic = 2)
  Clock Path Skew:      1.572ns (2.273 - 0.701)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.198   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X28Y75.B4      net (fanout=22)       3.040   clkRst/rstDelay<24>
    SLICE_X28Y75.B       Tilo                  0.142   mcs_0/U0/LMB_Rst
                                                       lut6426_88
    SLICE_X28Y75.A5      net (fanout=3)        0.055   ][64215_89
    SLICE_X28Y75.AMUX    Tilo                  0.183   mcs_0/U0/LMB_Rst
                                                       lut71808_14730
    SLICE_X29Y90.SR      net (fanout=1)        0.651   ][IN_virtPIBox_10921_14731
    SLICE_X29Y90.CLK     Tremck      (-Th)    -0.179   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      4.448ns (0.702ns logic, 3.746ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      7.144ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      9.138ns (Levels of Logic = 3)
  Clock Path Skew:      1.572ns (2.273 - 0.701)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.198   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X28Y75.B4      net (fanout=22)       3.040   clkRst/rstDelay<24>
    SLICE_X28Y75.B       Tilo                  0.142   mcs_0/U0/LMB_Rst
                                                       lut6426_88
    PLL_ADV_X0Y0.RST     net (fanout=3)        2.037   ][64215_89
    PLL_ADV_X0Y0.LOCKED  Tplldo_LOCKED         0.541   withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
    SLICE_X28Y75.A1      net (fanout=2)        2.167   withHdmiTx.Inst_hdmiOutIF/pll_locked
    SLICE_X28Y75.AMUX    Tilo                  0.183   mcs_0/U0/LMB_Rst
                                                       lut71808_14730
    SLICE_X29Y90.SR      net (fanout=1)        0.651   ][IN_virtPIBox_10921_14731
    SLICE_X29Y90.CLK     Tremck      (-Th)    -0.179   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      9.138ns (1.243ns logic, 7.895ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset2_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X22Y75.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.259ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r0 (FF)
  Data Path Delay:      7.239ns (Levels of Logic = 1)
  Clock Path Skew:      3.402ns (5.147 - 1.745)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.430   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X28Y75.B4      net (fanout=22)       5.456   clkRst/rstDelay<24>
    SLICE_X28Y75.B       Tilo                  0.235   mcs_0/U0/LMB_Rst
                                                       lut6426_88
    SLICE_X22Y75.SR      net (fanout=3)        0.888   ][64215_89
    SLICE_X22Y75.CLK     Trck                  0.230   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r0
    -------------------------------------------------  ---------------------------
    Total                                      7.239ns (0.895ns logic, 6.344ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X22Y75.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.710ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r0 (FF)
  Data Path Delay:      6.796ns (Levels of Logic = 1)
  Clock Path Skew:      4.664ns (6.062 - 1.398)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.405   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X28Y75.B4      net (fanout=22)       5.173   clkRst/rstDelay<24>
    SLICE_X28Y75.B       Tilo                  0.222   mcs_0/U0/LMB_Rst
                                                       lut6426_88
    SLICE_X22Y75.SR      net (fanout=3)        0.839   ][64215_89
    SLICE_X22Y75.CLK     Tremck      (-Th)    -0.157   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r0
    -------------------------------------------------  ---------------------------
    Total                                      6.796ns (0.784ns logic, 6.012ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset3_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X22Y75.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.281ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r1 (FF)
  Data Path Delay:      7.261ns (Levels of Logic = 1)
  Clock Path Skew:      3.402ns (5.147 - 1.745)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.430   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X28Y75.B4      net (fanout=22)       5.456   clkRst/rstDelay<24>
    SLICE_X28Y75.B       Tilo                  0.235   mcs_0/U0/LMB_Rst
                                                       lut6426_88
    SLICE_X22Y75.SR      net (fanout=3)        0.888   ][64215_89
    SLICE_X22Y75.CLK     Trck                  0.252   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      7.261ns (0.917ns logic, 6.344ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset3_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X22Y75.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.730ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r1 (FF)
  Data Path Delay:      6.816ns (Levels of Logic = 1)
  Clock Path Skew:      4.664ns (6.062 - 1.398)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.405   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X28Y75.B4      net (fanout=22)       5.173   clkRst/rstDelay<24>
    SLICE_X28Y75.B       Tilo                  0.222   mcs_0/U0/LMB_Rst
                                                       lut6426_88
    SLICE_X22Y75.SR      net (fanout=3)        0.839   ][64215_89
    SLICE_X22Y75.CLK     Tremck      (-Th)    -0.177   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      6.816ns (0.804ns logic, 6.012ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiRxClk = PERIOD TIMEGRP "hdmiRxClk" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.052ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiRxClk = PERIOD TIMEGRP "hdmiRxClk" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.948ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.052ns (950.570MHz) (Tbufper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I
  Location pin: BUFIO2_X3Y10.I
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclkint
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiRx_n_3_ = PERIOD TIMEGRP "hdmiRxClk_n" TS_hdmiRxClk 
PHASE 6 ns HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.052ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiRx_n_3_ = PERIOD TIMEGRP "hdmiRxClk_n" TS_hdmiRxClk PHASE 6 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 10.948ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.052ns (950.570MHz) (Tbufper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I
  Location pin: BUFIO2_X3Y10.I
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclkint
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 936 paths analyzed, 392 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.776ns.
--------------------------------------------------------------------------------

Paths for end point GPO1_5 (OLOGIC_X1Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5 (FF)
  Destination:          GPO1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.634ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (2.657 - 2.580)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5 to GPO1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y57.BQ      Tcko                  0.525   GPO1_i<7>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5
    OLOGIC_X1Y119.D1     net (fanout=1)        6.931   GPO1_i<5>
    OLOGIC_X1Y119.CLK0   Todck                 1.178   GPO1_5
                                                       GPO1_5
    -------------------------------------------------  ---------------------------
    Total                                      8.634ns (1.703ns logic, 6.931ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point GPO1_6 (OLOGIC_X27Y4.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6 (FF)
  Destination:          GPO1_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.646ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (2.648 - 2.580)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6 to GPO1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y57.CQ      Tcko                  0.525   GPO1_i<7>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6
    OLOGIC_X27Y4.D1      net (fanout=1)        4.943   GPO1_i<6>
    OLOGIC_X27Y4.CLK0    Todck                 1.178   GPO1_6
                                                       GPO1_6
    -------------------------------------------------  ---------------------------
    Total                                      6.646ns (1.703ns logic, 4.943ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.edidRom/rstPipe_1 (SLICE_X54Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.edidRom/rstPipe_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.466ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (0.616 - 0.648)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.edidRom/rstPipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.430   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X54Y48.SR      net (fanout=22)       5.634   clkRst/rstDelay<24>
    SLICE_X54Y48.CLK     Tsrck                 0.402   withHdmiTx.edidRom/rstPipe<1>
                                                       withHdmiTx.edidRom/rstPipe_1
    -------------------------------------------------  ---------------------------
    Total                                      6.466ns (0.832ns logic, 5.634ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.edidRom/sdaDelayed_3 (SLICE_X54Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.edidRom/rstPipe_1 (FF)
  Destination:          withHdmiTx.edidRom/sdaDelayed_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      -0.017ns (0.194 - 0.211)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.edidRom/rstPipe_1 to withHdmiTx.edidRom/sdaDelayed_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y48.BQ      Tcko                  0.200   withHdmiTx.edidRom/rstPipe<1>
                                                       withHdmiTx.edidRom/rstPipe_1
    SLICE_X54Y47.SR      net (fanout=17)       0.136   withHdmiTx.edidRom/rstPipe<1>
    SLICE_X54Y47.CLK     Tcksr       (-Th)    -0.006   withHdmiTx.edidRom/sdaDelayed<3>
                                                       withHdmiTx.edidRom/sdaDelayed_3
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (0.206ns logic, 0.136ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.edidRom/sdaDelayed_2 (SLICE_X54Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.edidRom/rstPipe_1 (FF)
  Destination:          withHdmiTx.edidRom/sdaDelayed_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      -0.017ns (0.194 - 0.211)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.edidRom/rstPipe_1 to withHdmiTx.edidRom/sdaDelayed_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y48.BQ      Tcko                  0.200   withHdmiTx.edidRom/rstPipe<1>
                                                       withHdmiTx.edidRom/rstPipe_1
    SLICE_X54Y47.SR      net (fanout=17)       0.136   withHdmiTx.edidRom/rstPipe<1>
    SLICE_X54Y47.CLK     Tcksr       (-Th)    -0.019   withHdmiTx.edidRom/sdaDelayed<3>
                                                       withHdmiTx.edidRom/sdaDelayed_2
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.219ns logic, 0.136ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.edidRom/sdaDelayed_0 (SLICE_X54Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.edidRom/rstPipe_1 (FF)
  Destination:          withHdmiTx.edidRom/sdaDelayed_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      -0.017ns (0.194 - 0.211)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.edidRom/rstPipe_1 to withHdmiTx.edidRom/sdaDelayed_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y48.BQ      Tcko                  0.200   withHdmiTx.edidRom/rstPipe<1>
                                                       withHdmiTx.edidRom/rstPipe_1
    SLICE_X54Y47.SR      net (fanout=17)       0.136   withHdmiTx.edidRom/rstPipe<1>
    SLICE_X54Y47.CLK     Tcksr       (-Th)    -0.030   withHdmiTx.edidRom/sdaDelayed<3>
                                                       withHdmiTx.edidRom/sdaDelayed_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.230ns logic, 0.136ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.486ns (period - min period limit)
  Period: 1.538ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_650
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: withHdmiTx.edidRom_u_rom/Mram_dataOut/CLKAWRCLK
  Logical resource: withHdmiTx.edidRom_u_rom/Mram_dataOut/CLKAWRCLK
  Location pin: RAMB8_X3Y22.CLKAWRCLK
  Clock network: sysClk
--------------------------------------------------------------------------------
Slack: 6.640ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_500_n = PERIOD TIMEGRP "clkRst_CLK_500_n" 
TS_Clk / 6 PHASE         0.833333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_500_n = PERIOD TIMEGRP "clkRst_CLK_500_n" TS_Clk / 6 PHASE
        0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.067ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: clkMem2x180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP 
"clkRst_clkGen_clkout5" TS_Clk / 0.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18349 paths analyzed, 1630 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.814ns.
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (ILOGIC_X0Y37.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkRst/localRst (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.175ns (Levels of Logic = 2)
  Clock Path Skew:      0.472ns (1.145 - 0.673)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkRst/localRst to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y63.DQ      Tcko                  0.476   clkRst/localRst
                                                       clkRst/localRst
    SLICE_X0Y83.B2       net (fanout=6)        3.352   clkRst/localRst
    SLICE_X0Y83.B        Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       lut5780_0
    SLICE_X1Y71.D4       net (fanout=6)        1.235   lut5780_0
    SLICE_X1Y71.D        Tilo                  0.259   ][63622_1
                                                       ][63622_1_INV_0
    ILOGIC_X0Y37.SR      net (fanout=56)       5.876   ][63622_1
    ILOGIC_X0Y37.CLK0    Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     12.175ns (1.712ns logic, 10.463ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.456ns (Levels of Logic = 2)
  Clock Path Skew:      0.496ns (1.237 - 0.741)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y83.BMUX     Tshcko                0.535   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X0Y83.B1       net (fanout=2)        0.574   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X0Y83.B        Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       lut5780_0
    SLICE_X1Y71.D4       net (fanout=6)        1.235   lut5780_0
    SLICE_X1Y71.D        Tilo                  0.259   ][63622_1
                                                       ][63622_1_INV_0
    ILOGIC_X0Y37.SR      net (fanout=56)       5.876   ][63622_1
    ILOGIC_X0Y37.CLK0    Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                      9.456ns (1.771ns logic, 7.685ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.409ns (Levels of Logic = 2)
  Clock Path Skew:      0.498ns (1.237 - 0.739)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y84.AQ       Tcko                  0.430   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X0Y83.B5       net (fanout=2)        0.632   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X0Y83.B        Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       lut5780_0
    SLICE_X1Y71.D4       net (fanout=6)        1.235   lut5780_0
    SLICE_X1Y71.D        Tilo                  0.259   ][63622_1
                                                       ][63622_1_INV_0
    ILOGIC_X0Y37.SR      net (fanout=56)       5.876   ][63622_1
    ILOGIC_X0Y37.CLK0    Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                      9.409ns (1.666ns logic, 7.743ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (ILOGIC_X0Y117.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkRst/localRst (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.475ns (Levels of Logic = 2)
  Clock Path Skew:      0.487ns (1.257 - 0.770)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkRst/localRst to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y63.DQ      Tcko                  0.476   clkRst/localRst
                                                       clkRst/localRst
    SLICE_X0Y83.B2       net (fanout=6)        3.352   clkRst/localRst
    SLICE_X0Y83.B        Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       lut5780_0
    SLICE_X1Y71.D4       net (fanout=6)        1.235   lut5780_0
    SLICE_X1Y71.D        Tilo                  0.259   ][63622_1
                                                       ][63622_1_INV_0
    ILOGIC_X0Y117.SR     net (fanout=56)       5.176   ][63622_1
    ILOGIC_X0Y117.CLK0   Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     11.475ns (1.712ns logic, 9.763ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.756ns (Levels of Logic = 2)
  Clock Path Skew:      0.521ns (1.165 - 0.644)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y83.BMUX     Tshcko                0.535   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X0Y83.B1       net (fanout=2)        0.574   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X0Y83.B        Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       lut5780_0
    SLICE_X1Y71.D4       net (fanout=6)        1.235   lut5780_0
    SLICE_X1Y71.D        Tilo                  0.259   ][63622_1
                                                       ][63622_1_INV_0
    ILOGIC_X0Y117.SR     net (fanout=56)       5.176   ][63622_1
    ILOGIC_X0Y117.CLK0   Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                      8.756ns (1.771ns logic, 6.985ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.709ns (Levels of Logic = 2)
  Clock Path Skew:      0.523ns (1.165 - 0.642)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y84.AQ       Tcko                  0.430   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X0Y83.B5       net (fanout=2)        0.632   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X0Y83.B        Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       lut5780_0
    SLICE_X1Y71.D4       net (fanout=6)        1.235   lut5780_0
    SLICE_X1Y71.D        Tilo                  0.259   ][63622_1
                                                       ][63622_1_INV_0
    ILOGIC_X0Y117.SR     net (fanout=56)       5.176   ][63622_1
    ILOGIC_X0Y117.CLK0   Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                      8.709ns (1.666ns logic, 7.043ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0 (SLICE_X22Y100.CE), 92 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.688ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.192 - 0.195)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y103.AQ     Tcko                  0.430   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X9Y101.C2      net (fanout=17)       3.250   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X9Y101.CMUX    Tilo                  0.337   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
                                                       lut32412_6169
    SLICE_X13Y99.D2      net (fanout=2)        1.224   lut32412_6169
    SLICE_X13Y99.D       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       lut32413_6170
    SLICE_X13Y93.C4      net (fanout=7)        1.187   ][46736_6171
    SLICE_X13Y93.C       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21
                                                       lut32434_6190
    SLICE_X11Y100.C3     net (fanout=6)        1.230   lut32434_6190
    SLICE_X11Y100.C      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       lut32488_6223
    SLICE_X22Y100.CE     net (fanout=3)        1.940   ][46768_6224
    SLICE_X22Y100.CLK    Tceck                 0.313   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0
    -------------------------------------------------  ---------------------------
    Total                                     10.688ns (1.857ns logic, 8.831ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.601ns (Levels of Logic = 4)
  Clock Path Skew:      -0.044ns (0.596 - 0.640)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y84.DQ      Tcko                  0.525   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y93.A4      net (fanout=8)        2.042   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y93.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       lut32431_6187
    SLICE_X13Y93.D5      net (fanout=2)        1.032   lut32431_6187
    SLICE_X13Y93.DMUX    Tilo                  0.337   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21
                                                       lut32433_6189
    SLICE_X13Y93.C5      net (fanout=1)        0.405   lut32433_6189
    SLICE_X13Y93.C       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21
                                                       lut32434_6190
    SLICE_X11Y100.C3     net (fanout=6)        1.230   lut32434_6190
    SLICE_X11Y100.C      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       lut32488_6223
    SLICE_X22Y100.CE     net (fanout=3)        1.940   ][46768_6224
    SLICE_X22Y100.CLK    Tceck                 0.313   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0
    -------------------------------------------------  ---------------------------
    Total                                      8.601ns (1.952ns logic, 6.649ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.613ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.292 - 0.300)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y104.DMUX    Tshcko                0.535   lut31379_5812
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42
    SLICE_X9Y101.C1      net (fanout=7)        1.070   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42
    SLICE_X9Y101.CMUX    Tilo                  0.337   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
                                                       lut32412_6169
    SLICE_X13Y99.D2      net (fanout=2)        1.224   lut32412_6169
    SLICE_X13Y99.D       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       lut32413_6170
    SLICE_X13Y93.C4      net (fanout=7)        1.187   ][46736_6171
    SLICE_X13Y93.C       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21
                                                       lut32434_6190
    SLICE_X11Y100.C3     net (fanout=6)        1.230   lut32434_6190
    SLICE_X11Y100.C      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       lut32488_6223
    SLICE_X22Y100.CE     net (fanout=3)        1.940   ][46768_6224
    SLICE_X22Y100.CLK    Tceck                 0.313   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0
    -------------------------------------------------  ---------------------------
    Total                                      8.613ns (1.962ns logic, 6.651ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP "clkRst_clkGen_clkout5" TS_Clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5 (SLICE_X26Y103.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.065 - 0.061)
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y103.AQ     Tcko                  0.198   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X26Y103.CE     net (fanout=17)       0.260   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X26Y103.CLK    Tckce       (-Th)     0.108   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s<5>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.090ns logic, 0.260ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4 (SLICE_X26Y103.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.065 - 0.061)
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y103.AQ     Tcko                  0.198   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X26Y103.CE     net (fanout=17)       0.260   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X26Y103.CLK    Tckce       (-Th)     0.104   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s<5>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.094ns logic, 0.260ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3 (SLICE_X26Y103.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.356ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.065 - 0.061)
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y103.AQ     Tcko                  0.198   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X26Y103.CE     net (fanout=17)       0.260   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X26Y103.CLK    Tckce       (-Th)     0.102   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s<5>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3
    -------------------------------------------------  ---------------------------
    Total                                      0.356ns (0.096ns logic, 0.260ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP "clkRst_clkGen_clkout5" TS_Clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clkRst/clkGen/clkout6_buf/I0
  Logical resource: clkRst/clkGen/clkout6_buf/I0
  Location pin: BUFGMUX_X3Y15.I0
  Clock network: clkRst/clkGen/clkout5
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0
  Location pin: ILOGIC_X0Y117.CLK0
  Clock network: clkDrp
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR
  Location pin: ILOGIC_X0Y117.SR
  Clock network: ][63622_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_500 = PERIOD TIMEGRP "clkRst_CLK_500" TS_Clk / 
6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_500 = PERIOD TIMEGRP "clkRst_CLK_500" TS_Clk / 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.067ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: clkMem2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30791775 paths analyzed, 14418 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.797ns.
--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_1 (SLICE_X28Y58.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GPI1_r_1 (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.595ns (Levels of Logic = 0)
  Clock Path Skew:      -0.983ns (2.173 - 3.156)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GPI1_r_1 to mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y119.Q4    Tickq                 1.778   GPI1_1_IBUF
                                                       GPI1_r_1
    SLICE_X28Y58.BX      net (fanout=1)        6.703   GPI1_r<1>
    SLICE_X28Y58.CLK     Tdick                 0.114   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<2>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_1
    -------------------------------------------------  ---------------------------
    Total                                      8.595ns (1.892ns logic, 6.703ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_2 (SLICE_X28Y58.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GPI1_r_2 (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.572ns (Levels of Logic = 0)
  Clock Path Skew:      -0.983ns (2.173 - 3.156)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GPI1_r_2 to mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y118.Q4    Tickq                 1.778   GPI1_2_IBUF
                                                       GPI1_r_2
    SLICE_X28Y58.CX      net (fanout=1)        6.680   GPI1_r<2>
    SLICE_X28Y58.CLK     Tdick                 0.114   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<2>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_2
    -------------------------------------------------  ---------------------------
    Total                                      8.572ns (1.892ns logic, 6.680ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1 (RAMB16_X0Y18.ADDRA1), 90 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.503ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (0.698 - 0.772)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y66.AQ      Tcko                  0.430   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I
    SLICE_X20Y65.D1      net (fanout=7)        1.061   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid
    SLICE_X20Y65.D       Tilo                  0.235   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1
    SLICE_X20Y60.A6      net (fanout=2)        0.626   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
    SLICE_X20Y60.BMUX    Topab                 0.519   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/SUM_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X
    SLICE_X23Y60.A2      net (fanout=1)        0.975   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_Sum
    SLICE_X23Y60.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/NewPC_Mux
    RAMB16_X0Y18.ADDRA1  net (fanout=32)       4.998   mcs_0/U0/ilmb_M_ABus<28>
    RAMB16_X0Y18.CLKA    Trcck_ADDRA           0.400   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.503ns (1.843ns logic, 7.660ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.426ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (0.698 - 0.772)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y66.AQ      Tcko                  0.430   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I
    SLICE_X20Y65.D1      net (fanout=7)        1.061   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid
    SLICE_X20Y65.D       Tilo                  0.235   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1
    SLICE_X20Y60.AX      net (fanout=2)        0.758   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
    SLICE_X20Y60.BMUX    Taxb                  0.310   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X
    SLICE_X23Y60.A2      net (fanout=1)        0.975   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_Sum
    SLICE_X23Y60.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/NewPC_Mux
    RAMB16_X0Y18.ADDRA1  net (fanout=32)       4.998   mcs_0/U0/ilmb_M_ABus<28>
    RAMB16_X0Y18.CLKA    Trcck_ADDRA           0.400   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.426ns (1.634ns logic, 7.792ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.412ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.698 - 0.770)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y67.AQ      Tcko                  0.476   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch
    SLICE_X20Y65.D2      net (fanout=2)        0.924   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch
    SLICE_X20Y65.D       Tilo                  0.235   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1
    SLICE_X20Y60.A6      net (fanout=2)        0.626   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
    SLICE_X20Y60.BMUX    Topab                 0.519   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/SUM_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X
    SLICE_X23Y60.A2      net (fanout=1)        0.975   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_Sum
    SLICE_X23Y60.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/NewPC_Mux
    RAMB16_X0Y18.ADDRA1  net (fanout=32)       4.998   mcs_0/U0/ilmb_M_ABus<28>
    RAMB16_X0Y18.CLKA    Trcck_ADDRA           0.400   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[31].RAMB16_S1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.412ns (1.889ns logic, 7.523ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP (SLICE_X22Y59.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1 (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.AQ      Tcko                  0.200   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1
    SLICE_X22Y59.D2      net (fanout=35)       0.437   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<1>
    SLICE_X22Y59.CLK     Tah         (-Th)     0.295   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<20>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (-0.095ns logic, 0.437ns route)
                                                       (-27.8% logic, 127.8% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP (SLICE_X22Y59.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1 (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.AQ      Tcko                  0.200   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1
    SLICE_X22Y59.D2      net (fanout=35)       0.437   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<1>
    SLICE_X22Y59.CLK     Tah         (-Th)     0.295   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<20>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (-0.095ns logic, 0.437ns route)
                                                       (-27.8% logic, 127.8% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP (SLICE_X22Y59.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1 (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.AQ      Tcko                  0.200   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1
    SLICE_X22Y59.D2      net (fanout=35)       0.437   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<1>
    SLICE_X22Y59.CLK     Tah         (-Th)     0.295   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<20>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (-0.095ns logic, 0.437ns route)
                                                       (-27.8% logic, 127.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.852ns (206.101MHz) (Tdspper_AREG_PREG)
  Physical resource: withMbrot.mbCompute/latency3.fmul_4/blk00000029/CLK
  Logical resource: withMbrot.mbCompute/latency3.fmul_4/blk00000029/CLK
  Location pin: DSP48_X1Y6.CLK
  Clock network: cpuClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: cpuClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB
  Location pin: RAMB16_X0Y22.CLKB
  Clock network: cpuClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0" TS_hdmiRxClk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0" TS_hdmiRxClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.148ns (period - min period limit)
  Period: 1.200ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk0
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk" TS_hdmiRx_n_3_ 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk" TS_hdmiRx_n_3_ HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.148ns (period - min period limit)
  Period: 1.200ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk0
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = 
PERIOD TIMEGRP         "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"     
    TS_clkRst_CLK_100s / 1.3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106 paths analyzed, 106 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.445ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave (OLOGIC_X4Y118.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_0 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.333ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.628 - 0.624)
  Source Clock:         withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.221ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_0 to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.AMUX   Tshcko                0.518   withHdmiTx.Inst_hdmiOutIF/hdmiTxGFastPipe<4>
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_0
    OLOGIC_X4Y118.D1     net (fanout=1)        4.818   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe<0>
    OLOGIC_X4Y118.CLKDIV Tosdck_D             -0.003   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave
    -------------------------------------------------  ---------------------------
    Total                                      5.333ns (0.515ns logic, 4.818ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_4_BRB1 (SLICE_X13Y110.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/redEncoder/q_9 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_4_BRB1 (FF)
  Requirement:          7.692ns
  Data Path Delay:      4.363ns (Levels of Logic = 1)
  Clock Path Skew:      -0.444ns (2.279 - 2.723)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/redEncoder/q_9 to withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_4_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y109.AQ     Tcko                  0.525   withHdmiTx.Inst_hdmiOutIF/redEncoder/q<9>
                                                       withHdmiTx.Inst_hdmiOutIF/redEncoder/q_9
    SLICE_X13Y110.C4     net (fanout=1)        3.574   withHdmiTx.Inst_hdmiOutIF/redEncoder/q<9>
    SLICE_X13Y110.CLK    Tas                   0.264   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_2_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/redEncoder/q<9>_rt
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_4_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (0.789ns logic, 3.574ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_2 (SLICE_X13Y110.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_2 (FF)
  Requirement:          7.692ns
  Data Path Delay:      4.848ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.599 - 0.626)
  Source Clock:         withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.221ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0 to withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y108.AQ     Tcko                  0.525   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0
    SLICE_X13Y110.A3     net (fanout=8)        3.950   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB0
    SLICE_X13Y110.CLK    Tas                   0.373   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_2_BRB2
                                                       lut33862_6746
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_2
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (0.898ns logic, 3.950ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB1 (SLICE_X38Y108.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_5 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (1.047 - 0.997)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_5 to withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y108.CQ     Tcko                  0.198   withHdmiTx.Inst_hdmiOutIF/blueEncoder/q<7>
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_5
    SLICE_X38Y108.BX     net (fanout=1)        0.231   withHdmiTx.Inst_hdmiOutIF/blueEncoder/q<5>
    SLICE_X38Y108.CLK    Tckdi       (-Th)    -0.041   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.239ns logic, 0.231ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2 (SLICE_X38Y108.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.203ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_0 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.508ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (1.047 - 0.997)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_0 to withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y108.AMUX   Tshcko                0.244   withHdmiTx.Inst_hdmiOutIF/blueEncoder/q<7>
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_0
    SLICE_X38Y108.CX     net (fanout=1)        0.223   withHdmiTx.Inst_hdmiOutIF/blueEncoder/q<0>
    SLICE_X38Y108.CLK    Tckdi       (-Th)    -0.041   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
    -------------------------------------------------  ---------------------------
    Total                                      0.508ns (0.285ns logic, 0.223ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB1 (SLICE_X38Y107.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_5 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.545ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (1.045 - 0.989)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_5 to withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y105.DMUX   Tshcko                0.266   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q<6>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_5
    SLICE_X38Y107.AX     net (fanout=1)        0.238   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q<5>
    SLICE_X38Y107.CLK    Tckdi       (-Th)    -0.041   withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      0.545ns (0.307ns logic, 0.238ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.026ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1
--------------------------------------------------------------------------------
Slack: 7.212ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB2/CLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1/CK
  Location pin: SLICE_X38Y106.CLK
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_130
--------------------------------------------------------------------------------
Slack: 7.212ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB2/CLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB1/CK
  Location pin: SLICE_X38Y106.CLK
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_130
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP        
 "withHdmiTx_Inst_hdmiOutIF_clk_650" TS_clkRst_CLK_100s / 6.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = 
PERIOD TIMEGRP         "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"     
    TS_clkRst_CLK_100s / 0.65 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6245 paths analyzed, 916 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.702ns.
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P5EN), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          15.384ns
  Data Path Delay:      11.567ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P5EMPTY     Tmcbcko_EMPTY         2.270   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X16Y79.A1      net (fanout=4)        4.524   c3_p5_rd_empty
    SLICE_X16Y79.A       Tilo                  0.235   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2
                                                       lut5836_47
    MCB_X0Y1.P5EN        net (fanout=1)        4.006   lut5836_47
    MCB_X0Y1.P5CLK       Tmcbdck_EN            0.532   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.567ns (3.037ns logic, 8.530ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          15.384ns
  Data Path Delay:      8.540ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.693 - 0.723)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y95.CQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X16Y84.B4      net (fanout=4)        2.428   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X16Y84.B       Tilo                  0.235   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       lut5824_43
    SLICE_X16Y79.A5      net (fanout=7)        0.674   lut5824_43
    SLICE_X16Y79.A       Tilo                  0.235   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2
                                                       lut5836_47
    MCB_X0Y1.P5EN        net (fanout=1)        4.006   lut5836_47
    MCB_X0Y1.P5CLK       Tmcbdck_EN            0.532   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.540ns (1.432ns logic, 7.108ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_dram_reader/hsync_r (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          15.384ns
  Data Path Delay:      7.737ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.693 - 0.734)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_dram_reader/hsync_r to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y86.DQ      Tcko                  0.525   withHdmiTx.Inst_dram_reader/hsync_r
                                                       withHdmiTx.Inst_dram_reader/hsync_r
    SLICE_X16Y84.B1      net (fanout=3)        1.530   withHdmiTx.Inst_dram_reader/hsync_r
    SLICE_X16Y84.B       Tilo                  0.235   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       lut5824_43
    SLICE_X16Y79.A5      net (fanout=7)        0.674   lut5824_43
    SLICE_X16Y79.A       Tilo                  0.235   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2
                                                       lut5836_47
    MCB_X0Y1.P5EN        net (fanout=1)        4.006   lut5836_47
    MCB_X0Y1.P5CLK       Tmcbdck_EN            0.532   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.737ns (1.527ns logic, 6.210ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rowAddr_17 (SLICE_X7Y82.D1), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rowAddr_17 (FF)
  Requirement:          15.384ns
  Data Path Delay:      8.986ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.610 - 0.626)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync to withHdmiTx.Inst_dram_reader/rowAddr_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y95.CQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X16Y84.B4      net (fanout=4)        2.428   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X16Y84.B       Tilo                  0.235   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       lut5824_43
    SLICE_X27Y88.B3      net (fanout=7)        1.481   lut5824_43
    SLICE_X27Y88.B       Tilo                  0.259   lut36106_7469
                                                       lut35805_7344
    SLICE_X27Y88.A5      net (fanout=1)        0.230   lut35805_7344
    SLICE_X27Y88.A       Tilo                  0.259   lut36106_7469
                                                       lut35806_7345
    SLICE_X4Y84.B5       net (fanout=5)        1.908   lut35806_7345
    SLICE_X4Y84.B        Tilo                  0.235   withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_889_o_add_4_OUT_xor<24>_rt
                                                       lut35807_7346
    SLICE_X7Y82.D1       net (fanout=8)        1.148   lut35807_7346
    SLICE_X7Y82.CLK      Tas                   0.373   withHdmiTx.Inst_dram_reader/rowAddr<17>
                                                       lut35872_7377
                                                       withHdmiTx.Inst_dram_reader/rowAddr_17
    -------------------------------------------------  ---------------------------
    Total                                      8.986ns (1.791ns logic, 7.195ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_dram_reader/hsync_r (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rowAddr_17 (FF)
  Requirement:          15.384ns
  Data Path Delay:      8.183ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.294 - 0.305)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_dram_reader/hsync_r to withHdmiTx.Inst_dram_reader/rowAddr_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y86.DQ      Tcko                  0.525   withHdmiTx.Inst_dram_reader/hsync_r
                                                       withHdmiTx.Inst_dram_reader/hsync_r
    SLICE_X16Y84.B1      net (fanout=3)        1.530   withHdmiTx.Inst_dram_reader/hsync_r
    SLICE_X16Y84.B       Tilo                  0.235   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       lut5824_43
    SLICE_X27Y88.B3      net (fanout=7)        1.481   lut5824_43
    SLICE_X27Y88.B       Tilo                  0.259   lut36106_7469
                                                       lut35805_7344
    SLICE_X27Y88.A5      net (fanout=1)        0.230   lut35805_7344
    SLICE_X27Y88.A       Tilo                  0.259   lut36106_7469
                                                       lut35806_7345
    SLICE_X4Y84.B5       net (fanout=5)        1.908   lut35806_7345
    SLICE_X4Y84.B        Tilo                  0.235   withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_889_o_add_4_OUT_xor<24>_rt
                                                       lut35807_7346
    SLICE_X7Y82.D1       net (fanout=8)        1.148   lut35807_7346
    SLICE_X7Y82.CLK      Tas                   0.373   withHdmiTx.Inst_dram_reader/rowAddr<17>
                                                       lut35872_7377
                                                       withHdmiTx.Inst_dram_reader/rowAddr_17
    -------------------------------------------------  ---------------------------
    Total                                      8.183ns (1.886ns logic, 6.297ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_1 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rowAddr_17 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.746ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.294 - 0.303)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_1 to withHdmiTx.Inst_dram_reader/rowAddr_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y88.BQ      Tcko                  0.525   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_1
    SLICE_X27Y88.B1      net (fanout=3)        0.809   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<1>
    SLICE_X27Y88.B       Tilo                  0.259   lut36106_7469
                                                       lut35805_7344
    SLICE_X27Y88.A5      net (fanout=1)        0.230   lut35805_7344
    SLICE_X27Y88.A       Tilo                  0.259   lut36106_7469
                                                       lut35806_7345
    SLICE_X4Y84.B5       net (fanout=5)        1.908   lut35806_7345
    SLICE_X4Y84.B        Tilo                  0.235   withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_889_o_add_4_OUT_xor<24>_rt
                                                       lut35807_7346
    SLICE_X7Y82.D1       net (fanout=8)        1.148   lut35807_7346
    SLICE_X7Y82.CLK      Tas                   0.373   withHdmiTx.Inst_dram_reader/rowAddr<17>
                                                       lut35872_7377
                                                       withHdmiTx.Inst_dram_reader/rowAddr_17
    -------------------------------------------------  ---------------------------
    Total                                      5.746ns (1.651ns logic, 4.095ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rowAddr_16 (SLICE_X7Y82.D1), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rowAddr_16 (FF)
  Requirement:          15.384ns
  Data Path Delay:      8.877ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.610 - 0.626)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync to withHdmiTx.Inst_dram_reader/rowAddr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y95.CQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X16Y84.B4      net (fanout=4)        2.428   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X16Y84.B       Tilo                  0.235   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       lut5824_43
    SLICE_X27Y88.B3      net (fanout=7)        1.481   lut5824_43
    SLICE_X27Y88.B       Tilo                  0.259   lut36106_7469
                                                       lut35805_7344
    SLICE_X27Y88.A5      net (fanout=1)        0.230   lut35805_7344
    SLICE_X27Y88.A       Tilo                  0.259   lut36106_7469
                                                       lut35806_7345
    SLICE_X4Y84.B5       net (fanout=5)        1.908   lut35806_7345
    SLICE_X4Y84.B        Tilo                  0.235   withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_889_o_add_4_OUT_xor<24>_rt
                                                       lut35807_7346
    SLICE_X7Y82.D1       net (fanout=8)        1.148   lut35807_7346
    SLICE_X7Y82.CLK      Tas                   0.264   withHdmiTx.Inst_dram_reader/rowAddr<17>
                                                       lut35881_7381
                                                       withHdmiTx.Inst_dram_reader/rowAddr_16
    -------------------------------------------------  ---------------------------
    Total                                      8.877ns (1.682ns logic, 7.195ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_dram_reader/hsync_r (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rowAddr_16 (FF)
  Requirement:          15.384ns
  Data Path Delay:      8.074ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.294 - 0.305)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_dram_reader/hsync_r to withHdmiTx.Inst_dram_reader/rowAddr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y86.DQ      Tcko                  0.525   withHdmiTx.Inst_dram_reader/hsync_r
                                                       withHdmiTx.Inst_dram_reader/hsync_r
    SLICE_X16Y84.B1      net (fanout=3)        1.530   withHdmiTx.Inst_dram_reader/hsync_r
    SLICE_X16Y84.B       Tilo                  0.235   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       lut5824_43
    SLICE_X27Y88.B3      net (fanout=7)        1.481   lut5824_43
    SLICE_X27Y88.B       Tilo                  0.259   lut36106_7469
                                                       lut35805_7344
    SLICE_X27Y88.A5      net (fanout=1)        0.230   lut35805_7344
    SLICE_X27Y88.A       Tilo                  0.259   lut36106_7469
                                                       lut35806_7345
    SLICE_X4Y84.B5       net (fanout=5)        1.908   lut35806_7345
    SLICE_X4Y84.B        Tilo                  0.235   withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_889_o_add_4_OUT_xor<24>_rt
                                                       lut35807_7346
    SLICE_X7Y82.D1       net (fanout=8)        1.148   lut35807_7346
    SLICE_X7Y82.CLK      Tas                   0.264   withHdmiTx.Inst_dram_reader/rowAddr<17>
                                                       lut35881_7381
                                                       withHdmiTx.Inst_dram_reader/rowAddr_16
    -------------------------------------------------  ---------------------------
    Total                                      8.074ns (1.777ns logic, 6.297ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_1 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rowAddr_16 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.637ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.294 - 0.303)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_1 to withHdmiTx.Inst_dram_reader/rowAddr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y88.BQ      Tcko                  0.525   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_1
    SLICE_X27Y88.B1      net (fanout=3)        0.809   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<1>
    SLICE_X27Y88.B       Tilo                  0.259   lut36106_7469
                                                       lut35805_7344
    SLICE_X27Y88.A5      net (fanout=1)        0.230   lut35805_7344
    SLICE_X27Y88.A       Tilo                  0.259   lut36106_7469
                                                       lut35806_7345
    SLICE_X4Y84.B5       net (fanout=5)        1.908   lut35806_7345
    SLICE_X4Y84.B        Tilo                  0.235   withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_889_o_add_4_OUT_xor<24>_rt
                                                       lut35807_7346
    SLICE_X7Y82.D1       net (fanout=8)        1.148   lut35807_7346
    SLICE_X7Y82.CLK      Tas                   0.264   withHdmiTx.Inst_dram_reader/rowAddr<17>
                                                       lut35881_7381
                                                       withHdmiTx.Inst_dram_reader/rowAddr_16
    -------------------------------------------------  ---------------------------
    Total                                      5.637ns (1.542ns logic, 4.095ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 (SLICE_X16Y84.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 to withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y84.CQ      Tcko                  0.200   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    SLICE_X16Y84.CX      net (fanout=6)        0.110   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    SLICE_X16Y84.CLK     Tckdi       (-Th)    -0.106   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3-In14
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.306ns logic, 0.110ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1 (SLICE_X51Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1 to withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y110.AQ     Tcko                  0.198   withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt<4>
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1
    SLICE_X51Y110.A6     net (fanout=10)       0.045   withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt<1>
    SLICE_X51Y110.CLK    Tah         (-Th)    -0.215   withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt<4>
                                                       lut33943_6794
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.413ns logic, 0.045ns route)
                                                       (90.2% logic, 9.8% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/redEncoder/cnt_1 (SLICE_X29Y109.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/redEncoder/Mmux_GND_870_o_GND_870_o_mux_39_OUT_B_rs_lut<1>1_FRB (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/redEncoder/cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/redEncoder/Mmux_GND_870_o_GND_870_o_mux_39_OUT_B_rs_lut<1>1_FRB to withHdmiTx.Inst_hdmiOutIF/redEncoder/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y109.CQ     Tcko                  0.200   withHdmiTx.Inst_hdmiOutIF/redEncoder/Mmux_GND_870_o_GND_870_o_mux_39_OUT_B_rs_lut<1>1_FRB
                                                       withHdmiTx.Inst_hdmiOutIF/redEncoder/Mmux_GND_870_o_GND_870_o_mux_39_OUT_B_rs_lut<1>1_FRB
    SLICE_X29Y109.B4     net (fanout=6)        0.126   withHdmiTx.Inst_hdmiOutIF/redEncoder/Mmux_GND_870_o_GND_870_o_mux_39_OUT_B_rs_lut<1>1_FRB
    SLICE_X29Y109.CLK    Tah         (-Th)    -0.155   withHdmiTx.Inst_hdmiOutIF/redEncoder/cnt<4>
                                                       lut34521_7061
                                                       withHdmiTx.Inst_hdmiOutIF/redEncoder/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.355ns logic, 0.126ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2
--------------------------------------------------------------------------------
Slack: 13.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P5CMDCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK
  Location pin: MCB_X0Y1.P5CMDCLK
  Clock network: clkHdmiTx
--------------------------------------------------------------------------------
Slack: 13.985ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/greeEncoder/de_reg/CLK
  Logical resource: Mshreg_hdmiVsyncTxIn_BRB3/CLK
  Location pin: SLICE_X38Y101.CLK
  Clock network: clkHdmiTx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk1
--------------------------------------------------------------------------------
Slack: 10.500ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P4CMDCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK
  Location pin: MCB_X0Y1.P4CMDCLK
  Clock network: hdmiRxClk
--------------------------------------------------------------------------------
Slack: 10.743ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/sdata<1>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP/CLK
  Location pin: SLICE_X44Y69.CLK
  Clock network: hdmiRxClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk2
--------------------------------------------------------------------------------
Slack: 5.520ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2/CK
  Location pin: SLICE_X52Y64.CLK
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2
--------------------------------------------------------------------------------
Slack: 5.520ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<7>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4/CK
  Location pin: SLICE_X52Y66.CLK
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4627 paths analyzed, 1800 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.372ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X53Y67.C6), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_7 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.046ns (Levels of Logic = 3)
  Clock Path Skew:      -0.416ns (2.020 - 2.436)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_7 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y66.DQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<7>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_7
    SLICE_X53Y66.D2      net (fanout=4)        0.753   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<7>
    SLICE_X53Y66.D       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<3>
                                                       lut30439_5553
    SLICE_X53Y67.D6      net (fanout=1)        0.734   lut30439_5553
    SLICE_X53Y67.D       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
                                                       lut30440_5554
    SLICE_X53Y67.C6      net (fanout=1)        0.143   lut30440_5554
    SLICE_X53Y67.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
                                                       lut30441_5555
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      3.046ns (1.416ns logic, 1.630ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_6 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.547ns (Levels of Logic = 3)
  Clock Path Skew:      -0.416ns (2.020 - 2.436)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_6 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y66.CQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<7>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_6
    SLICE_X53Y66.D5      net (fanout=4)        0.254   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<6>
    SLICE_X53Y66.D       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<3>
                                                       lut30439_5553
    SLICE_X53Y67.D6      net (fanout=1)        0.734   lut30439_5553
    SLICE_X53Y67.D       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
                                                       lut30440_5554
    SLICE_X53Y67.C6      net (fanout=1)        0.143   lut30440_5554
    SLICE_X53Y67.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
                                                       lut30441_5555
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.547ns (1.416ns logic, 1.131ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_1 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.416ns (2.020 - 2.436)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_1 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.BQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_1
    SLICE_X53Y67.D1      net (fanout=4)        0.939   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<1>
    SLICE_X53Y67.D       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
                                                       lut30440_5554
    SLICE_X53Y67.C6      net (fanout=1)        0.143   lut30440_5554
    SLICE_X53Y67.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
                                                       lut30441_5555
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.144ns (1.062ns logic, 1.082ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X53Y59.C1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_4 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.986ns (Levels of Logic = 2)
  Clock Path Skew:      -0.409ns (2.018 - 2.427)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_4 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y57.AQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<7>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_4
    SLICE_X53Y59.D2      net (fanout=4)        0.965   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<4>
    SLICE_X53Y59.D       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
                                                       lut30078_5460
    SLICE_X53Y59.C1      net (fanout=1)        0.959   lut30078_5460
    SLICE_X53Y59.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
                                                       lut30080_5462
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.986ns (1.062ns logic, 1.924ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_2 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.761ns (Levels of Logic = 2)
  Clock Path Skew:      -0.412ns (2.018 - 2.430)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_2 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y58.CQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_2
    SLICE_X53Y59.D1      net (fanout=4)        0.740   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<2>
    SLICE_X53Y59.D       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
                                                       lut30078_5460
    SLICE_X53Y59.C1      net (fanout=1)        0.959   lut30078_5460
    SLICE_X53Y59.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
                                                       lut30080_5462
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (1.062ns logic, 1.699ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_7 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.743ns (Levels of Logic = 2)
  Clock Path Skew:      -0.409ns (2.018 - 2.427)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_7 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y57.DQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<7>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_7
    SLICE_X53Y59.D5      net (fanout=4)        0.722   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<7>
    SLICE_X53Y59.D       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
                                                       lut30078_5460
    SLICE_X53Y59.C1      net (fanout=1)        0.959   lut30078_5460
    SLICE_X53Y59.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
                                                       lut30080_5462
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.743ns (1.062ns logic, 1.681ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X53Y67.C1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.678ns (Levels of Logic = 2)
  Clock Path Skew:      -0.416ns (2.020 - 2.436)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y66.AQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<7>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4
    SLICE_X52Y67.D1      net (fanout=4)        1.006   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<4>
    SLICE_X52Y67.D       Tilo                  0.254   lut30438_5552
                                                       lut30438_5552
    SLICE_X53Y67.C1      net (fanout=1)        0.520   lut30438_5552
    SLICE_X53Y67.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
                                                       lut30441_5555
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (1.152ns logic, 1.526ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_0 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.354ns (Levels of Logic = 2)
  Clock Path Skew:      -0.416ns (2.020 - 2.436)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_0 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.AQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_0
    SLICE_X52Y67.D2      net (fanout=3)        0.777   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<0>
    SLICE_X52Y67.D       Tilo                  0.254   lut30438_5552
                                                       lut30438_5552
    SLICE_X53Y67.C1      net (fanout=1)        0.520   lut30438_5552
    SLICE_X53Y67.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
                                                       lut30441_5555
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.354ns (1.057ns logic, 1.297ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_5 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.184ns (Levels of Logic = 2)
  Clock Path Skew:      -0.416ns (2.020 - 2.436)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_5 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y66.BQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<7>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_5
    SLICE_X52Y67.D4      net (fanout=4)        0.512   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<5>
    SLICE_X52Y67.D       Tilo                  0.254   lut30438_5552
                                                       lut30438_5552
    SLICE_X53Y67.C1      net (fanout=1)        0.520   lut30438_5552
    SLICE_X53Y67.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
                                                       lut30441_5555
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.184ns (1.152ns logic, 1.032ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (SLICE_X52Y57.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.659ns (Levels of Logic = 0)
  Clock Path Skew:      0.411ns (2.427 - 2.016)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y58.AQ      Tcko                  0.405   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0
    SLICE_X52Y57.AX      net (fanout=4)        0.469   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<0>
    SLICE_X52Y57.CLK     Tdh         (-Th)     0.215   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.190ns logic, 0.469ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP (SLICE_X52Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.680ns (Levels of Logic = 0)
  Clock Path Skew:      0.411ns (2.427 - 2.016)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y58.BQ      Tcko                  0.405   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1
    SLICE_X52Y57.BX      net (fanout=4)        0.478   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<1>
    SLICE_X52Y57.CLK     Tdh         (-Th)     0.203   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.680ns (0.202ns logic, 0.478ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP (SLICE_X52Y57.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_3 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.919 - 0.882)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_3 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y58.DQ      Tcko                  0.198   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_3
    SLICE_X52Y57.DI      net (fanout=4)        0.128   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>
    SLICE_X52Y57.CLK     Tdh         (-Th)     0.002   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.196ns logic, 0.128ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk1
--------------------------------------------------------------------------------
Slack: 10.500ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P4CMDCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK
  Location pin: MCB_X0Y1.P4CMDCLK
  Clock network: hdmiRxClk
--------------------------------------------------------------------------------
Slack: 10.743ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/sdata<1>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP/CLK
  Location pin: SLICE_X44Y69.CLK
  Clock network: hdmiRxClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1204 paths analyzed, 536 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.682ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta (SLICE_X55Y87.B6), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.520ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.578 - 0.647)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y67.CQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d
    SLICE_X56Y81.B4      net (fanout=7)        1.483   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d
    SLICE_X56Y81.B       Tilo                  0.254   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/rst_data
                                                       lut29401_5288
    SLICE_X55Y87.C5      net (fanout=7)        1.271   lut29401_5288
    SLICE_X55Y87.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag
                                                       lut36353_7562
    SLICE_X55Y87.B6      net (fanout=2)        0.355   lut36353_7562
    SLICE_X55Y87.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag
                                                       lut36354_7563
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.411ns logic, 3.109ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.269ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.578 - 0.643)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y74.BQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/cal_data_sint
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3
    SLICE_X56Y81.B2      net (fanout=10)       1.232   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3
    SLICE_X56Y81.B       Tilo                  0.254   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/rst_data
                                                       lut29401_5288
    SLICE_X55Y87.C5      net (fanout=7)        1.271   lut29401_5288
    SLICE_X55Y87.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag
                                                       lut36353_7562
    SLICE_X55Y87.B6      net (fanout=2)        0.355   lut36353_7562
    SLICE_X55Y87.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag
                                                       lut36354_7563
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta
    -------------------------------------------------  ---------------------------
    Total                                      4.269ns (1.411ns logic, 2.858ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.095ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.283 - 0.312)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y93.AQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<1>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0
    SLICE_X56Y87.C2      net (fanout=8)        1.391   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<0>
    SLICE_X56Y87.C       Tilo                  0.255   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/inc_data_int
                                                       lut29402_5289
    SLICE_X55Y87.C3      net (fanout=4)        0.937   lut29402_5289
    SLICE_X55Y87.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag
                                                       lut36353_7562
    SLICE_X55Y87.B6      net (fanout=2)        0.355   lut36353_7562
    SLICE_X55Y87.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag
                                                       lut36354_7563
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta
    -------------------------------------------------  ---------------------------
    Total                                      4.095ns (1.412ns logic, 2.683ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2 (SLICE_X56Y92.A2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.459ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.589 - 0.641)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.DQ      Tcko                  0.476   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d
    SLICE_X56Y93.D1      net (fanout=8)        2.694   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d
    SLICE_X56Y93.D       Tilo                  0.254   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<1>
                                                       lut29419_5303
    SLICE_X56Y92.A2      net (fanout=1)        0.696   lut29419_5303
    SLICE_X56Y92.CLK     Tas                   0.339   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<3>
                                                       lut29420_5304
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (1.069ns logic, 3.390ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.290ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.294 - 0.300)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y87.DQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag
    SLICE_X56Y93.D6      net (fanout=11)       1.571   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag
    SLICE_X56Y93.D       Tilo                  0.254   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<1>
                                                       lut29419_5303
    SLICE_X56Y92.A2      net (fanout=1)        0.696   lut29419_5303
    SLICE_X56Y92.CLK     Tas                   0.339   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<3>
                                                       lut29420_5304
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.023ns logic, 2.267ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_4 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.834ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.193 - 0.194)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_4 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y88.AQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_4
    SLICE_X56Y93.D3      net (fanout=10)       1.020   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
    SLICE_X56Y93.D       Tilo                  0.254   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<1>
                                                       lut29419_5303
    SLICE_X56Y92.A2      net (fanout=1)        0.696   lut29419_5303
    SLICE_X56Y92.CLK     Tas                   0.339   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<3>
                                                       lut29420_5304
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.834ns (1.118ns logic, 1.716ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0 (SLICE_X56Y93.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.449ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (0.590 - 0.647)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y67.CQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d
    SLICE_X56Y88.C2      net (fanout=7)        2.588   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d
    SLICE_X56Y88.C       Tilo                  0.255   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut29407_5294
    SLICE_X56Y93.CE      net (fanout=3)        0.768   ][45326_5295
    SLICE_X56Y93.CLK     Tceck                 0.313   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<1>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.449ns (1.093ns logic, 3.356ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.380ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y93.AQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<1>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0
    SLICE_X56Y87.C2      net (fanout=8)        1.391   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<0>
    SLICE_X56Y87.C       Tilo                  0.255   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/inc_data_int
                                                       lut29402_5289
    SLICE_X56Y88.D5      net (fanout=4)        0.476   lut29402_5289
    SLICE_X56Y88.D       Tilo                  0.254   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut29406_5293
    SLICE_X56Y88.C6      net (fanout=1)        0.143   lut29406_5293
    SLICE_X56Y88.C       Tilo                  0.255   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut29407_5294
    SLICE_X56Y93.CE      net (fanout=3)        0.768   ][45326_5295
    SLICE_X56Y93.CLK     Tceck                 0.313   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<1>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.380ns (1.602ns logic, 2.778ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.011ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.194 - 0.204)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2
    SLICE_X56Y87.C4      net (fanout=7)        1.022   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<2>
    SLICE_X56Y87.C       Tilo                  0.255   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/inc_data_int
                                                       lut29402_5289
    SLICE_X56Y88.D5      net (fanout=4)        0.476   lut29402_5289
    SLICE_X56Y88.D       Tilo                  0.254   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut29406_5293
    SLICE_X56Y88.C6      net (fanout=1)        0.143   lut29406_5293
    SLICE_X56Y88.C       Tilo                  0.255   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut29407_5294
    SLICE_X56Y93.CE      net (fanout=3)        0.768   ][45326_5295
    SLICE_X56Y93.CLK     Tceck                 0.313   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<1>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.011ns (1.602ns logic, 2.409ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle (SLICE_X50Y74.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y74.AQ      Tcko                  0.200   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle
    SLICE_X50Y74.A6      net (fanout=2)        0.025   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle
    SLICE_X50Y74.CLK     Tah         (-Th)    -0.190   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle
                                                       ][45048_5169_INV_0
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data (SLICE_X54Y71.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y71.DQ      Tcko                  0.200   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data
    SLICE_X54Y71.D6      net (fanout=3)        0.028   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data
    SLICE_X54Y71.CLK     Tah         (-Th)    -0.190   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data
                                                       lut36619_7694
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/pdcounter_2 (SLICE_X50Y63.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/pdcounter_2 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/pdcounter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/pdcounter_2 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y63.AQ      Tcko                  0.200   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/pdcounter<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/pdcounter_2
    SLICE_X50Y63.A6      net (fanout=7)        0.031   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/pdcounter<2>
    SLICE_X50Y63.CLK     Tah         (-Th)    -0.190   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/pdcounter<3>
                                                       lut29149_5256
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk2
--------------------------------------------------------------------------------
Slack: 5.520ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2/CK
  Location pin: SLICE_X52Y64.CLK
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2
--------------------------------------------------------------------------------
Slack: 5.520ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<7>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4/CK
  Location pin: SLICE_X52Y66.CLK
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_Clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk                         |     10.000ns|      3.334ns|      9.797ns|            0|            0|            0|     30817411|
| TS_clkRst_CLK_100s            |     10.000ns|      8.776ns|      7.606ns|            0|            0|          936|         6351|
|  TS_withHdmiTx_Inst_hdmiOutIF_|      7.692ns|      5.445ns|          N/A|            0|            0|          106|            0|
|  xgaTiming_clkGen_clkout1     |             |             |             |             |             |             |             |
|  TS_withHdmiTx_Inst_hdmiOutIF_|      1.538ns|          N/A|          N/A|            0|            0|            0|            0|
|  clk_650                      |             |             |             |             |             |             |             |
|  TS_withHdmiTx_Inst_hdmiOutIF_|     15.385ns|     11.702ns|          N/A|            0|            0|         6245|            0|
|  xgaTiming_clkGen_clkout2     |             |             |             |             |             |             |             |
| TS_clkRst_CLK_500_n           |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clkRst_clkGen_clkout5      |     20.000ns|     11.814ns|          N/A|            0|            0|        18349|            0|
| TS_clkRst_CLK_500             |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clkRst_CLK_100c            |     10.000ns|      9.797ns|          N/A|            0|            0|     30791775|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_hdmiRxClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_hdmiRxClk                   |     12.000ns|      1.052ns|      9.364ns|            0|            0|            0|         5831|
| TS_hdmiRx_n_3_                |     12.000ns|      1.052ns|      9.364ns|            0|            0|            0|         5831|
|  TS_withHdmiRx_Inst_hdmiRx_rec|     12.000ns|      5.000ns|      9.364ns|            0|            0|            0|         5831|
|  eiveDecoder_rxclk            |             |             |             |             |             |             |             |
|   TS_withHdmiRx_Inst_hdmiRx_re|     12.000ns|      7.372ns|          N/A|            0|            0|         4627|            0|
|   ceiveDecoder_pllclk1        |             |             |             |             |             |             |             |
|   TS_withHdmiRx_Inst_hdmiRx_re|      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
|   ceiveDecoder_pllclk0        |             |             |             |             |             |             |             |
|   TS_withHdmiRx_Inst_hdmiRx_re|      6.000ns|      4.682ns|          N/A|            0|            0|         1204|            0|
|   ceiveDecoder_pllclk2        |             |             |             |             |             |             |             |
| TS_withHdmiRx_Inst_hdmiRx_rece|     12.000ns|      5.000ns|      5.332ns|            0|            0|            0|            0|
| iveDecoder_rxclk_0            |             |             |             |             |             |             |             |
|  TS_withHdmiRx_Inst_hdmiRx_rec|     12.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
|  eiveDecoder_pllclk1_0        |             |             |             |             |             |             |             |
|  TS_withHdmiRx_Inst_hdmiRx_rec|      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
|  eiveDecoder_pllclk0_0        |             |             |             |             |             |             |             |
|  TS_withHdmiRx_Inst_hdmiRx_rec|      6.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
|  eiveDecoder_pllclk2_0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   14.268|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmiRx_n<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hdmiRx_n<3>    |    7.320|         |         |         |
hdmiRx_p<3>    |    7.320|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmiRx_p<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hdmiRx_n<3>    |    7.320|         |         |         |
hdmiRx_p<3>    |    7.320|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 30823246 paths, 0 nets, and 28274 connections

Design statistics:
   Minimum period:  11.814ns{1}   (Maximum frequency:  84.645MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 24 12:01:20 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 252 MB



