
---------- Begin Simulation Statistics ----------
final_tick                               1307164673500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 305154                       # Simulator instruction rate (inst/s)
host_mem_usage                                 699216                       # Number of bytes of host memory used
host_op_rate                                   511658                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13176.21                       # Real time elapsed on the host
host_tick_rate                               99206413                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4020771906                       # Number of instructions simulated
sim_ops                                    6741720103                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.307165                       # Number of seconds simulated
sim_ticks                                1307164673500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                3326629994                       # number of cc regfile reads
system.cpu.cc_regfile_writes               3243209918                       # number of cc regfile writes
system.cpu.committedInsts                  4020771906                       # Number of Instructions Simulated
system.cpu.committedOps                    6741720103                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.650206                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.650206                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     39502                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    22748                       # number of floating regfile writes
system.cpu.idleCycles                          144361                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts             21143105                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                779788771                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.726092                       # Inst execution rate
system.cpu.iew.exec_refs                    490669159                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  338409664                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles               219153290                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             218165368                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                399                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            354520683                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          8663399922                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             152259495                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           8586517                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            7126902565                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    931                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9704                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles               21141730                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 12731                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            135                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect     17911053                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        3232052                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                8419104355                       # num instructions consuming a value
system.cpu.iew.wb_count                    7113992260                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.640390                       # average fanout of values written-back
system.cpu.iew.wb_producers                5391511474                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.721154                       # insts written-back per cycle
system.cpu.iew.wb_sent                     7124502851                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               8767575934                       # number of integer regfile reads
system.cpu.int_regfile_writes              5499556290                       # number of integer regfile writes
system.cpu.ipc                               1.537975                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.537975                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          10452271      0.15%      0.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            6627402519     92.88%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                17085      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3037      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2503      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 810      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1475      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4889      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4301      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2634      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                757      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              21      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             12      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     93.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            156948376      2.20%     95.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           340632112      4.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            9953      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6321      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             7135489082                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   46053                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               82299                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        31106                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              79901                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                  2118107737                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.296841                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu              2117997808     99.99%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     30      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     820      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2173      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   764      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     13      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1011      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    313      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    66      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   18      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                5      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16581      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 81351      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2436      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4341      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             9243098495                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads        19644005334                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   7113961154                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes       10584999966                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 8663399417                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                7135489082                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 505                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined      1921679812                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued         640816745                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             49                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined   3363163217                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    2614184987                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.729527                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.211968                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           383137385     14.66%     14.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            20938065      0.80%     15.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7301577      0.28%     15.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3          1711436324     65.47%     81.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           491223680     18.79%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              143711      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4112      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 120      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  13      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      2614184987                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.729376                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              3275                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2298                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            218165368                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           354520683                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              9704761267                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    324                       # number of misc regfile writes
system.cpu.numCycles                       2614329348                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1595                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    96                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5969                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13472                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups              1141241237                       # Number of BP lookups
system.cpu.branchPred.condPredicted         888602962                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          21142262                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            603059307                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               603055359                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.999345                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   22538                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            5757                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                807                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4950                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          896                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts      1837968590                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             456                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          21141339                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   2374026197                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.839783                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.017212                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       355149971     14.96%     14.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       440247898     18.54%     33.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        24930847      1.05%     34.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3       799638555     33.68%     68.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4       287922079     12.13%     80.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5       340804313     14.36%     94.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2775518      0.12%     94.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          124271      0.01%     94.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8       122432745      5.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   2374026197                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           4020771906                       # Number of instructions committed
system.cpu.commit.opsCommitted             6741720103                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   474816559                       # Number of memory references committed
system.cpu.commit.loads                     139323960                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          88                       # Number of memory barriers committed
system.cpu.commit.branches                  740040888                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      21977                       # Number of committed floating point instructions.
system.cpu.commit.integer                  6257391801                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 19341                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      9627745      0.14%      0.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu   6257244745     92.81%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        17047      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2858      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          979      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          576      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1278      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2452      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2840      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2347      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          671      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    139318993      2.07%     95.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    335487332      4.98%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4967      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5267      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   6741720103                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples     122432745                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    487715663                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        487715663                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    487715663                       # number of overall hits
system.cpu.dcache.overall_hits::total       487715663                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16965                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16965                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16965                       # number of overall misses
system.cpu.dcache.overall_misses::total         16965                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1031687948                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1031687948                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1031687948                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1031687948                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    487732628                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    487732628                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    487732628                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    487732628                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000035                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000035                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60812.729030                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60812.729030                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60812.729030                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60812.729030                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       107093                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1136                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    94.272007                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3812                       # number of writebacks
system.cpu.dcache.writebacks::total              3812                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12122                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12122                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4843                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4843                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4843                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4843                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    321352448                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    321352448                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    321352448                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    321352448                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000010                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000010                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66354.005369                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66354.005369                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66354.005369                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66354.005369                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3812                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    152224254                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       152224254                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15765                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15765                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    954695500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    954695500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    152240019                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    152240019                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60557.913099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60557.913099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12116                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12116                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3649                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3649                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    245839500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    245839500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67371.745684                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67371.745684                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    335491409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      335491409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1200                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1200                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     76992448                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     76992448                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    335492609                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    335492609                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64160.373333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64160.373333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1194                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1194                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     75512948                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     75512948                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63243.675042                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63243.675042                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1307164673500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.950613                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           487720513                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4836                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          100852.049835                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.950613                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          904                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         975470092                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        975470092                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1307164673500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                268160189                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             505624057                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                1516464889                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             302794122                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles               21141730                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved            560276076                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1677                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             8924795323                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts             165492534                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                   152246696                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   338409676                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1298                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           299                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1307164673500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1307164673500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1307164673500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           19595199                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     5700001754                       # Number of instructions fetch has processed
system.cpu.fetch.branches                  1141241237                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          603078704                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    2573438321                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                42286672                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  780                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7233                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                1539904636                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2083                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         2614184987                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.738852                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.889754                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                655446444     25.07%     25.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                141569313      5.42%     30.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 47335931      1.81%     32.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                362927288     13.88%     46.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                464151670     17.76%     63.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                141122355      5.40%     69.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                205731949      7.87%     77.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                114783870      4.39%     81.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                481116167     18.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           2614184987                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.436533                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.180292                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst   1539901047                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1539901047                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1539901047                       # number of overall hits
system.cpu.icache.overall_hits::total      1539901047                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3588                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3588                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3588                       # number of overall misses
system.cpu.icache.overall_misses::total          3588                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    215436499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    215436499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    215436499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    215436499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1539904635                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1539904635                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1539904635                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1539904635                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60043.617336                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60043.617336                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60043.617336                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60043.617336                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          876                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   109.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2151                       # number of writebacks
system.cpu.icache.writebacks::total              2151                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          922                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          922                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          922                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          922                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2666                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2666                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2666                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2666                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    169522999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    169522999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    169522999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    169522999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63587.021380                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63587.021380                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63587.021380                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63587.021380                       # average overall mshr miss latency
system.cpu.icache.replacements                   2151                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1539901047                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1539901047                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3588                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3588                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    215436499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    215436499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1539904635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1539904635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60043.617336                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60043.617336                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          922                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          922                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2666                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2666                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    169522999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    169522999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63587.021380                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63587.021380                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1307164673500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985857                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1539903713                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2666                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          577608.294449                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985857                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3079811936                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3079811936                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1307164673500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1539905532                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1250                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1307164673500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1307164673500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1307164673500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        5360                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                78841408                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   29                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 135                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               19028084                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    2                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1099                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 1307164673500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles               21141730                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                460582716                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               219252048                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7261                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                1626835315                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             286365917                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             8752104863                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts              82396854                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  4487                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents              147508230                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                8034135                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             799                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands         10692716318                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                 17668397111                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups              10915078747                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     77352                       # Number of floating rename lookups
system.cpu.rename.committedMaps            8299210177                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps               2393506132                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     387                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 349                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 820570672                       # count of insts added to the skid buffer
system.cpu.rob.reads                      10831278570                       # The number of ROB reads
system.cpu.rob.writes                     17399536474                       # The number of ROB writes
system.cpu.thread_0.numInsts               4020771906                       # Number of Instructions committed
system.cpu.thread_0.numOps                 6741720103                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      2.613417725500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          360                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          360                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              355303                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5575                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7496                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5961                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7496                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5961                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    185                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7496                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5961                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.286111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.839932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.692928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            340     94.44%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            16      4.44%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           360                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.463889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.433049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.054940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              293     81.39%     81.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      1.67%     83.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               34      9.44%     92.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      5.00%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      1.94%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.28%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           360                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   11840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  479744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               381504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1307164668000                       # Total gap between requests
system.mem_ctrls.avgGap                   97136409.90                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       161600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       306304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       379328                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 123626.351963221110                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 234327.018018208415                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 290191.440826143196                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2660                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4836                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5961                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     87168500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    165761500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 39212028946500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32770.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34276.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 6578095780.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       170240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       309504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        479744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       170240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       170240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        68992                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        68992                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2660                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4836                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7496                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1078                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1078                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       130236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       236775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total           367011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       130236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       130236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks        52780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total           52780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks        52780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       130236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       236775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total          419791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7311                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5927                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          693                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          651                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          459                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          558                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          299                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          299                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          565                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          355                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          378                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               115848750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              36555000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          252930000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15845.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34595.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5388                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4056                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.70                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.43                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3788                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   223.357973                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   148.327368                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   241.652601                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1448     38.23%     38.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1260     33.26%     71.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          415     10.96%     82.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          220      5.81%     88.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          114      3.01%     91.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           79      2.09%     93.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           49      1.29%     94.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           43      1.14%     95.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          160      4.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3788                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                467904                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             379328                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.357953                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.290191                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1307164673500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        14265720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7571025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       27117720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      15075360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 103186377840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19050277800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 485908895520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  608209580985                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.289181                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1263078416750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  43649060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    437196750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        12823440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6804435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       25082820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15863580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 103186377840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19052211240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 485907267360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  608206430715                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.286771                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1263074168250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  43649060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    441445250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1307164673500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6314                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1078                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4885                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1188                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1188                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2666                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3648                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         7477                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         7477                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        13491                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        13491                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  20968                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       307904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       307904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       553472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       553472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  861376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7509                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002131                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.046114                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7493     99.79%     99.79% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.21%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7509                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1307164673500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            39608500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14178500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           25715500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
