name: uart_reg
description: Generated by bouffalo-data-parser from Bouffalo source code
byte_size: 0x90
registers:
  - name: utx_config
    description: UART TX configuration register
    byte_offset: 0x0
    byte_size: 0x4
    fieldset: utx_config
  - name: urx_config
    description: UART RX configuration register
    byte_offset: 0x4
    byte_size: 0x4
    fieldset: urx_config
  - name: uart_bit_prd
    description: UART period control register
    byte_offset: 0x8
    byte_size: 0x4
    fieldset: uart_bit_prd
  - name: data_config
    description: UART data configuration register
    byte_offset: 0xc
    byte_size: 0x4
    fieldset: data_config
  - name: utx_ir_position
    description: UART TX ir position control register
    byte_offset: 0x10
    byte_size: 0x4
    fieldset: utx_ir_position
  - name: urx_ir_position
    description: UART RX ir position control register
    byte_offset: 0x14
    byte_size: 0x4
    fieldset: urx_ir_position
  - name: urx_rto_timer
    description: RTO interrupt control register
    byte_offset: 0x18
    byte_size: 0x4
    fieldset: urx_rto_timer
  - name: uart_sw_mode
    description: UART SW mode configuration register
    byte_offset: 0x1c
    byte_size: 0x4
    fieldset: uart_sw_mode
  - name: uart_int_sts
    description: UART interrupt status
    byte_offset: 0x20
    byte_size: 0x4
    fieldset: uart_int_sts
  - name: uart_int_mask
    description: UART interrupt mask
    byte_offset: 0x24
    byte_size: 0x4
    fieldset: uart_int_mask
  - name: uart_int_clear
    description: UART interrupt clear
    byte_offset: 0x28
    byte_size: 0x4
    fieldset: uart_int_clear
  - name: uart_int_en
    description: UART interrupt enable
    byte_offset: 0x2c
    byte_size: 0x4
    fieldset: uart_int_en
  - name: uart_status
    description: UART status control register
    byte_offset: 0x30
    byte_size: 0x4
    fieldset: uart_status
  - name: sts_urx_abr_prd
    description: Auto baud detection control register
    byte_offset: 0x34
    byte_size: 0x4
    fieldset: sts_urx_abr_prd
  - name: uart_fifo_config_0
    description: UART FIFO configuration register0
    byte_offset: 0x80
    byte_size: 0x4
    fieldset: uart_fifo_config_0
  - name: uart_fifo_config_1
    description: UART FIFO configuration register1
    byte_offset: 0x84
    byte_size: 0x4
    fieldset: uart_fifo_config_1
  - name: uart_fifo_wdata
    description: UART FIFO write data
    byte_offset: 0x88
    byte_size: 0x4
    fieldset: uart_fifo_wdata
  - name: uart_fifo_rdata
    description: UART FIFO read data
    byte_offset: 0x8c
    byte_size: 0x4
    fieldset: uart_fifo_rdata
fieldsets:
  - name: utx_config
    description: ""
    fields:
      - name: cr_utx_en
        description: >-
          Enable signal of UART TX function

          Asserting this bit will trigger the transaction, and should be
          de-asserted after finish
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
        permissions: r/w
      - name: cr_utx_cts_en
        description: Enable signal of UART TX CTS flow control function
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
        permissions: r/w
      - name: cr_utx_frm_en
        description: Enable signal of UART TX freerun mode (utx_end_int will be disabled)
        bit_size: 1
        bit_offset: 2
        default_value: 0x0
        permissions: r/w
      - name: cr_utx_lin_en
        description: Enable signal of UART TX LIN mode (LIN header will be sent before
          sending data)
        bit_size: 1
        bit_offset: 3
        default_value: 0x0
        permissions: r/w
      - name: cr_utx_prt_en
        description: Enable signal of UART TX parity bit
        bit_size: 1
        bit_offset: 4
        default_value: 0x0
        permissions: r/w
      - name: cr_utx_prt_sel
        description: |-
          Select signal of UART TX parity bit
          1: Odd parity
          0: Even parity
        bit_size: 1
        bit_offset: 5
        default_value: 0x0
        permissions: r/w
      - name: cr_utx_ir_en
        description: Enable signal of UART TX IR mode
        bit_size: 1
        bit_offset: 6
        default_value: 0x0
        permissions: r/w
      - name: cr_utx_ir_inv
        description: Inverse signal of UART TX output in IR mode
        bit_size: 1
        bit_offset: 7
        default_value: 0x0
        permissions: r/w
      - name: cr_utx_bit_cnt_d
        description: UART TX DATA bit count for each character
        bit_size: 3
        bit_offset: 8
        default_value: 0x7
        permissions: r/w
      - name: cr_utx_bit_cnt_p
        description: "UART TX STOP bit count (unit: 0.5 bit)"
        bit_size: 2
        bit_offset: 11
        default_value: 0x1
        permissions: r/w
      - name: cr_utx_bit_cnt_b
        description: >-
          UART TX BREAK bit count (for LIN protocol)

          Note: Additional 8 bit times will be added since LIN Break field
          requires at least 13 bit times
        bit_size: 3
        bit_offset: 13
        default_value: 0x4
        permissions: r/w
      - name: cr_utx_len
        description: "Length of UART TX data transfer (Unit: character/byte) (Don't-care
          if cr_utx_frm_en is enabled)"
        bit_size: 16
        bit_offset: 16
        default_value: 0x0
        permissions: r/w
  - name: urx_config
    description: ""
    fields:
      - name: cr_urx_en
        description: Enable signal of UART RX function
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
        permissions: r/w
      - name: cr_urx_abr_en
        description: Enable signal of UART RX Auto Baud Rate detection function
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
        permissions: r/w
      - name: reserved_2
        description: ""
        bit_size: 1
        bit_offset: 2
        default_value: 0x0
        permissions: rsvd
      - name: cr_urx_lin_en
        description: Enable signal of UART RX LIN mode (LIN header will be required and
          checked before receiving data)
        bit_size: 1
        bit_offset: 3
        default_value: 0x0
        permissions: r/w
      - name: cr_urx_prt_en
        description: Enable signal of UART RX parity bit
        bit_size: 1
        bit_offset: 4
        default_value: 0x0
        permissions: r/w
      - name: cr_urx_prt_sel
        description: |-
          Select signal of UART RX parity bit
          1: Odd parity
          0: Even parity
        bit_size: 1
        bit_offset: 5
        default_value: 0x0
        permissions: r/w
      - name: cr_urx_ir_en
        description: Enable signal of UART RX IR mode
        bit_size: 1
        bit_offset: 6
        default_value: 0x0
        permissions: r/w
      - name: cr_urx_ir_inv
        description: Inverse signal of UART RX input in IR mode
        bit_size: 1
        bit_offset: 7
        default_value: 0x0
        permissions: r/w
      - name: cr_urx_bit_cnt_d
        description: UART RX DATA bit count for each character
        bit_size: 3
        bit_offset: 8
        default_value: 0x7
        permissions: r/w
      - name: cr_urx_deg_en
        description: Enable signal of RXD input de-glitch function
        bit_size: 1
        bit_offset: 11
        default_value: 0x0
        permissions: r/w
      - name: cr_urx_deg_cnt
        description: De-glitch function cycle count
        bit_size: 4
        bit_offset: 12
        default_value: 0x0
        permissions: r/w
      - name: cr_urx_len
        description: |-
          Length of UART RX data transfer (Unit: character/byte)
          urx_end_int will assert when this length is reached
        bit_size: 16
        bit_offset: 16
        default_value: 0x0
        permissions: r/w
  - name: uart_bit_prd
    description: ""
    fields:
      - name: cr_utx_bit_prd
        description: Period of each UART TX bit, related to baud rate
        bit_size: 16
        bit_offset: 0
        default_value: 0xff
        permissions: r/w
      - name: cr_urx_bit_prd
        description: Period of each UART RX bit, related to baud rate
        bit_size: 16
        bit_offset: 16
        default_value: 0xff
        permissions: r/w
  - name: data_config
    description: ""
    fields:
      - name: cr_uart_bit_inv
        description: |-
          Bit-inverse signal for each data byte
          0: Each byte is sent out LSB-first
          1: Each byte is sent out MSB-first
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
        permissions: r/w
      - name: reserved_1_31
        description: ""
        bit_size: 31
        bit_offset: 1
        default_value: 0x0
        permissions: rsvd
  - name: utx_ir_position
    description: ""
    fields:
      - name: cr_utx_ir_pos_s
        description: START position of UART TX IR pulse
        bit_size: 16
        bit_offset: 0
        default_value: 0x70
        permissions: r/w
      - name: cr_utx_ir_pos_p
        description: STOP position of UART TX IR pulse
        bit_size: 16
        bit_offset: 16
        default_value: 0x9f
        permissions: r/w
  - name: urx_ir_position
    description: ""
    fields:
      - name: cr_urx_ir_pos_s
        description: START position of UART RXD pulse recovered from IR signal
        bit_size: 16
        bit_offset: 0
        default_value: 0x6f
        permissions: r/w
      - name: reserved_16_31
        description: ""
        bit_size: 16
        bit_offset: 16
        default_value: 0x0
        permissions: rsvd
  - name: urx_rto_timer
    description: ""
    fields:
      - name: cr_urx_rto_value
        description: "Time-out value for triggering RTO interrupt (unit: bit time)"
        bit_size: 8
        bit_offset: 0
        default_value: 0xf
        permissions: r/w
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
        permissions: rsvd
  - name: uart_sw_mode
    description: ""
    fields:
      - name: cr_utx_txd_sw_mode
        description: UART TX TXD output SW control mode
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
        permissions: r/w
      - name: cr_utx_txd_sw_val
        description: UART TX TXD output SW control value
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
        permissions: r/w
      - name: cr_urx_rts_sw_mode
        description: UART RX RTS output SW control mode
        bit_size: 1
        bit_offset: 2
        default_value: 0x0
        permissions: r/w
      - name: cr_urx_rts_sw_val
        description: UART RX RTS output SW control value
        bit_size: 1
        bit_offset: 3
        default_value: 0x0
        permissions: r/w
      - name: reserved_4_31
        description: ""
        bit_size: 28
        bit_offset: 4
        default_value: 0x0
        permissions: rsvd
  - name: uart_int_sts
    description: ""
    fields:
      - name: utx_end_int
        description: UART TX transfer end interrupt (set according to cr_utx_len)
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
        permissions: r
      - name: urx_end_int
        description: UART RX transfer end interrupt (set according to cr_urx_len)
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
        permissions: r
      - name: utx_fifo_int
        description: UART TX FIFO ready (tx_fifo_cnt > tx_fifo_th) interrupt,
          auto-cleared when data is pushed
        bit_size: 1
        bit_offset: 2
        default_value: 0x0
        permissions: r
      - name: urx_fifo_int
        description: UART RX FIFO ready (rx_fifo_cnt > rx_fifo_th) interrupt,
          auto-cleared when data is popped
        bit_size: 1
        bit_offset: 3
        default_value: 0x0
        permissions: r
      - name: urx_rto_int
        description: UART RX Time-out interrupt
        bit_size: 1
        bit_offset: 4
        default_value: 0x0
        permissions: r
      - name: urx_pce_int
        description: UART RX parity check error interrupt
        bit_size: 1
        bit_offset: 5
        default_value: 0x0
        permissions: r
      - name: utx_fer_int
        description: UART TX FIFO error interrupt, auto-cleared when FIFO
          overflow/underflow error flag is cleared
        bit_size: 1
        bit_offset: 6
        default_value: 0x0
        permissions: r
      - name: urx_fer_int
        description: UART RX FIFO error interrupt, auto-cleared when FIFO
          overflow/underflow error flag is cleared
        bit_size: 1
        bit_offset: 7
        default_value: 0x0
        permissions: r
      - name: urx_lse_int
        description: UART RX LIN mode sync field error interrupt
        bit_size: 1
        bit_offset: 8
        default_value: 0x0
        permissions: r
      - name: reserved_9_31
        description: ""
        bit_size: 23
        bit_offset: 9
        default_value: 0x0
        permissions: rsvd
  - name: uart_int_mask
    description: ""
    fields:
      - name: cr_utx_end_mask
        description: Interrupt mask of utx_end_int
        bit_size: 1
        bit_offset: 0
        default_value: 0x1
        permissions: r/w
      - name: cr_urx_end_mask
        description: Interrupt mask of urx_end_int
        bit_size: 1
        bit_offset: 1
        default_value: 0x1
        permissions: r/w
      - name: cr_utx_fifo_mask
        description: Interrupt mask of utx_fifo_int
        bit_size: 1
        bit_offset: 2
        default_value: 0x1
        permissions: r/w
      - name: cr_urx_fifo_mask
        description: Interrupt mask of urx_fifo_int
        bit_size: 1
        bit_offset: 3
        default_value: 0x1
        permissions: r/w
      - name: cr_urx_rto_mask
        description: Interrupt mask of urx_rto_int
        bit_size: 1
        bit_offset: 4
        default_value: 0x1
        permissions: r/w
      - name: cr_urx_pce_mask
        description: Interrupt mask of urx_pce_int
        bit_size: 1
        bit_offset: 5
        default_value: 0x1
        permissions: r/w
      - name: cr_utx_fer_mask
        description: Interrupt mask of utx_fer_int
        bit_size: 1
        bit_offset: 6
        default_value: 0x1
        permissions: r/w
      - name: cr_urx_fer_mask
        description: Interrupt mask of urx_fer_int
        bit_size: 1
        bit_offset: 7
        default_value: 0x1
        permissions: r/w
      - name: cr_urx_lse_mask
        description: Interrupt mask of urx_lse_int
        bit_size: 1
        bit_offset: 8
        default_value: 0x1
        permissions: r/w
      - name: reserved_9_31
        description: ""
        bit_size: 23
        bit_offset: 9
        default_value: 0x0
        permissions: rsvd
  - name: uart_int_clear
    description: ""
    fields:
      - name: cr_utx_end_clr
        description: Interrupt clear of utx_end_int
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
        permissions: w1c
      - name: cr_urx_end_clr
        description: Interrupt clear of urx_end_int
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
        permissions: w1c
      - name: rsvd_2
        description: ""
        bit_size: 1
        bit_offset: 2
        default_value: 0x0
        permissions: rsvd
      - name: rsvd_3
        description: ""
        bit_size: 1
        bit_offset: 3
        default_value: 0x0
        permissions: rsvd
      - name: cr_urx_rto_clr
        description: Interrupt clear of urx_rto_int
        bit_size: 1
        bit_offset: 4
        default_value: 0x0
        permissions: w1c
      - name: cr_urx_pce_clr
        description: Interrupt clear of urx_pce_int
        bit_size: 1
        bit_offset: 5
        default_value: 0x0
        permissions: w1c
      - name: rsvd_6
        description: ""
        bit_size: 1
        bit_offset: 6
        default_value: 0x0
        permissions: rsvd
      - name: rsvd_7
        description: ""
        bit_size: 1
        bit_offset: 7
        default_value: 0x0
        permissions: rsvd
      - name: cr_urx_lse_clr
        description: Interrupt clear of urx_lse_int
        bit_size: 1
        bit_offset: 8
        default_value: 0x0
        permissions: w1c
      - name: reserved_9_31
        description: ""
        bit_size: 23
        bit_offset: 9
        default_value: 0x0
        permissions: rsvd
  - name: uart_int_en
    description: ""
    fields:
      - name: cr_utx_end_en
        description: Interrupt enable of utx_end_int
        bit_size: 1
        bit_offset: 0
        default_value: 0x1
        permissions: r/w
      - name: cr_urx_end_en
        description: Interrupt enable of urx_end_int
        bit_size: 1
        bit_offset: 1
        default_value: 0x1
        permissions: r/w
      - name: cr_utx_fifo_en
        description: Interrupt enable of utx_fifo_int
        bit_size: 1
        bit_offset: 2
        default_value: 0x1
        permissions: r/w
      - name: cr_urx_fifo_en
        description: Interrupt enable of urx_fifo_int
        bit_size: 1
        bit_offset: 3
        default_value: 0x1
        permissions: r/w
      - name: cr_urx_rto_en
        description: Interrupt enable of urx_rto_int
        bit_size: 1
        bit_offset: 4
        default_value: 0x1
        permissions: r/w
      - name: cr_urx_pce_en
        description: Interrupt enable of urx_pce_int
        bit_size: 1
        bit_offset: 5
        default_value: 0x1
        permissions: r/w
      - name: cr_utx_fer_en
        description: Interrupt enable of utx_fer_int
        bit_size: 1
        bit_offset: 6
        default_value: 0x1
        permissions: r/w
      - name: cr_urx_fer_en
        description: Interrupt enable of urx_fer_int
        bit_size: 1
        bit_offset: 7
        default_value: 0x1
        permissions: r/w
      - name: cr_urx_lse_en
        description: Interrupt enable of urx_lse_int
        bit_size: 1
        bit_offset: 8
        default_value: 0x1
        permissions: r/w
      - name: reserved_9_31
        description: ""
        bit_size: 23
        bit_offset: 9
        default_value: 0x0
        permissions: rsvd
  - name: uart_status
    description: ""
    fields:
      - name: sts_utx_bus_busy
        description: Indicator of UART TX bus busy
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
        permissions: r
      - name: sts_urx_bus_busy
        description: Indicator of UART RX bus busy
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
        permissions: r
      - name: reserved_2_31
        description: ""
        bit_size: 30
        bit_offset: 2
        default_value: 0x0
        permissions: rsvd
  - name: sts_urx_abr_prd
    description: ""
    fields:
      - name: sts_urx_abr_prd_start
        description: Bit period of Auto Baud Rate detection using START bit
        bit_size: 16
        bit_offset: 0
        default_value: 0x0
        permissions: r
      - name: sts_urx_abr_prd_0x55
        description: Bit period of Auto Baud Rate detection using codeword 0x55
        bit_size: 16
        bit_offset: 16
        default_value: 0x0
        permissions: r
  - name: uart_fifo_config_0
    description: ""
    fields:
      - name: uart_dma_tx_en
        description: Enable signal of dma_tx_req/ack interface
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
        permissions: r/w
      - name: uart_dma_rx_en
        description: Enable signal of dma_rx_req/ack interface
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
        permissions: r/w
      - name: tx_fifo_clr
        description: Clear signal of TX FIFO
        bit_size: 1
        bit_offset: 2
        default_value: 0x0
        permissions: w1c
      - name: rx_fifo_clr
        description: Clear signal of RX FIFO
        bit_size: 1
        bit_offset: 3
        default_value: 0x0
        permissions: w1c
      - name: tx_fifo_overflow
        description: Overflow flag of TX FIFO, can be cleared by tx_fifo_clr
        bit_size: 1
        bit_offset: 4
        default_value: 0x0
        permissions: r
      - name: tx_fifo_underflow
        description: Underflow flag of TX FIFO, can be cleared by tx_fifo_clr
        bit_size: 1
        bit_offset: 5
        default_value: 0x0
        permissions: r
      - name: rx_fifo_overflow
        description: Overflow flag of RX FIFO, can be cleared by rx_fifo_clr
        bit_size: 1
        bit_offset: 6
        default_value: 0x0
        permissions: r
      - name: rx_fifo_underflow
        description: Underflow flag of RX FIFO, can be cleared by rx_fifo_clr
        bit_size: 1
        bit_offset: 7
        default_value: 0x0
        permissions: r
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
        permissions: rsvd
  - name: uart_fifo_config_1
    description: ""
    fields:
      - name: tx_fifo_cnt
        description: TX FIFO available count
        bit_size: 8
        bit_offset: 0
        default_value: 0x80
        permissions: r
      - name: rx_fifo_cnt
        description: RX FIFO available count
        bit_size: 8
        bit_offset: 8
        default_value: 0x0
        permissions: r
      - name: tx_fifo_th
        description: TX FIFO threshold, dma_tx_req will not be asserted if tx_fifo_cnt
          is less than this value
        bit_size: 7
        bit_offset: 16
        default_value: 0x0
        permissions: r/w
      - name: reserved_23
        description: ""
        bit_size: 1
        bit_offset: 23
        default_value: 0x0
        permissions: rsvd
      - name: rx_fifo_th
        description: RX FIFO threshold, dma_rx_req will not be asserted if tx_fifo_cnt
          is less than this value
        bit_size: 7
        bit_offset: 24
        default_value: 0x0
        permissions: r/w
      - name: reserved_31
        description: ""
        bit_size: 1
        bit_offset: 31
        default_value: 0x0
        permissions: rsvd
  - name: uart_fifo_wdata
    description: ""
    fields:
      - name: uart_fifo_wdata
        description: ""
        bit_size: 8
        bit_offset: 0
        default_value: 0x0
        permissions: w
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
        permissions: rsvd
  - name: uart_fifo_rdata
    description: ""
    fields:
      - name: uart_fifo_rdata
        description: ""
        bit_size: 8
        bit_offset: 0
        default_value: 0x0
        permissions: r
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
        permissions: rsvd
