--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml prac1_top.twx prac1_top.ncd -o prac1_top.twr prac1_top.pcf
-ucf prac1_top.ucf

Design file:              prac1_top.ncd
Physical constraint file: prac1_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ck_100MHz_pad = PERIOD TIMEGRP "ck_100MHz_pad" 100 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ck_100MHz_pad = PERIOD TIMEGRP "ck_100MHz_pad" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (max period limit - period)
  Period: 200.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_306/dcm_sp_inst/CLKFX
  Logical resource: XLXI_306/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: XLXI_306/clkfx
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: XLXI_306/dcm_sp_inst/CLKIN
  Logical resource: XLXI_306/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: XLXI_306/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: XLXI_306/dcm_sp_inst/CLK2X
  Logical resource: XLXI_306/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: XLXI_306/clk2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cuenta_dcm_7_ = PERIOD TIMEGRP "cuenta_dcm<7>" 0.02 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cuenta_dcm_7_ = PERIOD TIMEGRP "cuenta_dcm<7>" 0.02 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 49998.270ns (period - min period limit)
  Period: 50000.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_14/I0
  Logical resource: XLXI_14/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: cuenta_dcm<7>
--------------------------------------------------------------------------------
Slack: 49998.361ns (period - min period limit)
  Period: 50000.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: ck_display_externo_pad_OBUF/CLK0
  Logical resource: XLXI_142/CK0
  Location pin: OLOGIC_X0Y24.CLK0
  Clock network: ck_20KHz
--------------------------------------------------------------------------------
Slack: 49998.597ns (period - min period limit)
  Period: 50000.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: ck_display_externo_pad_OBUF/CLK1
  Logical resource: XLXI_142/CK1
  Location pin: OLOGIC_X0Y24.CLK1
  Clock network: ck_20KHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_306_clk2x = PERIOD TIMEGRP "XLXI_306_clk2x" 
TS_ck_100MHz_pad HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8027 paths analyzed, 479 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.016ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_865/U1/tono_1 (SLICE_X22Y51.SR), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_844/XLXI_1 (FF)
  Destination:          XLXI_865/U1/tono_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.586ns (Levels of Logic = 3)
  Clock Path Skew:      -0.135ns (1.649 - 1.784)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: XLXI_844/XLXI_1 to XLXI_865/U1/tono_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.BMUX    Tshcko                0.461   boton_der_sinc
                                                       XLXI_844/XLXI_1
    SLICE_X24Y51.B4      net (fanout=1)        2.704   XLXI_844/XLXN_1
    SLICE_X24Y51.B       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_844/XLXI_2
    SLICE_X24Y51.A5      net (fanout=2)        0.177   boton_der_pulso
    SLICE_X24Y51.A       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_854/XLXI_8
    SLICE_X24Y51.D3      net (fanout=6)        0.285   salida_pwm_2b
    SLICE_X24Y51.DMUX    Tilo                  0.251   XLXI_865/U1/led_reg2
                                                       XLXI_865/U1/limite_led_AND_147_o1
    SLICE_X22Y51.SR      net (fanout=2)        2.856   XLXI_865/U1/limite_led_AND_147_o
    SLICE_X22Y51.CLK     Tsrck                 0.442   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_1
    -------------------------------------------------  ---------------------------
    Total                                      7.586ns (1.564ns logic, 6.022ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_792/XLXI_1/blk00000001/blk00000017 (FF)
  Destination:          XLXI_865/U1/tono_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.468ns (Levels of Logic = 2)
  Clock Path Skew:      -0.131ns (1.649 - 1.780)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: XLXI_792/XLXI_1/blk00000001/blk00000017 to XLXI_865/U1/tono_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BQ      Tcko                  0.408   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000017
    SLICE_X24Y51.A3      net (fanout=9)        3.021   cuenta_2b<1>
    SLICE_X24Y51.A       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_854/XLXI_8
    SLICE_X24Y51.D3      net (fanout=6)        0.285   salida_pwm_2b
    SLICE_X24Y51.DMUX    Tilo                  0.251   XLXI_865/U1/led_reg2
                                                       XLXI_865/U1/limite_led_AND_147_o1
    SLICE_X22Y51.SR      net (fanout=2)        2.856   XLXI_865/U1/limite_led_AND_147_o
    SLICE_X22Y51.CLK     Tsrck                 0.442   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_1
    -------------------------------------------------  ---------------------------
    Total                                      7.468ns (1.306ns logic, 6.162ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_842/XLXI_2 (FF)
  Destination:          XLXI_865/U1/tono_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.341ns (Levels of Logic = 3)
  Clock Path Skew:      -0.135ns (1.649 - 1.784)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: XLXI_842/XLXI_2 to XLXI_865/U1/tono_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.BQ      Tcko                  0.391   boton_der_sinc
                                                       XLXI_842/XLXI_2
    SLICE_X24Y51.B5      net (fanout=2)        2.529   boton_der_sinc
    SLICE_X24Y51.B       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_844/XLXI_2
    SLICE_X24Y51.A5      net (fanout=2)        0.177   boton_der_pulso
    SLICE_X24Y51.A       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_854/XLXI_8
    SLICE_X24Y51.D3      net (fanout=6)        0.285   salida_pwm_2b
    SLICE_X24Y51.DMUX    Tilo                  0.251   XLXI_865/U1/led_reg2
                                                       XLXI_865/U1/limite_led_AND_147_o1
    SLICE_X22Y51.SR      net (fanout=2)        2.856   XLXI_865/U1/limite_led_AND_147_o
    SLICE_X22Y51.CLK     Tsrck                 0.442   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_1
    -------------------------------------------------  ---------------------------
    Total                                      7.341ns (1.494ns logic, 5.847ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_865/U1/tono_2 (SLICE_X22Y51.SR), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_844/XLXI_1 (FF)
  Destination:          XLXI_865/U1/tono_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.575ns (Levels of Logic = 3)
  Clock Path Skew:      -0.135ns (1.649 - 1.784)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: XLXI_844/XLXI_1 to XLXI_865/U1/tono_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.BMUX    Tshcko                0.461   boton_der_sinc
                                                       XLXI_844/XLXI_1
    SLICE_X24Y51.B4      net (fanout=1)        2.704   XLXI_844/XLXN_1
    SLICE_X24Y51.B       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_844/XLXI_2
    SLICE_X24Y51.A5      net (fanout=2)        0.177   boton_der_pulso
    SLICE_X24Y51.A       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_854/XLXI_8
    SLICE_X24Y51.D3      net (fanout=6)        0.285   salida_pwm_2b
    SLICE_X24Y51.DMUX    Tilo                  0.251   XLXI_865/U1/led_reg2
                                                       XLXI_865/U1/limite_led_AND_147_o1
    SLICE_X22Y51.SR      net (fanout=2)        2.856   XLXI_865/U1/limite_led_AND_147_o
    SLICE_X22Y51.CLK     Tsrck                 0.431   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_2
    -------------------------------------------------  ---------------------------
    Total                                      7.575ns (1.553ns logic, 6.022ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_792/XLXI_1/blk00000001/blk00000017 (FF)
  Destination:          XLXI_865/U1/tono_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.457ns (Levels of Logic = 2)
  Clock Path Skew:      -0.131ns (1.649 - 1.780)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: XLXI_792/XLXI_1/blk00000001/blk00000017 to XLXI_865/U1/tono_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BQ      Tcko                  0.408   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000017
    SLICE_X24Y51.A3      net (fanout=9)        3.021   cuenta_2b<1>
    SLICE_X24Y51.A       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_854/XLXI_8
    SLICE_X24Y51.D3      net (fanout=6)        0.285   salida_pwm_2b
    SLICE_X24Y51.DMUX    Tilo                  0.251   XLXI_865/U1/led_reg2
                                                       XLXI_865/U1/limite_led_AND_147_o1
    SLICE_X22Y51.SR      net (fanout=2)        2.856   XLXI_865/U1/limite_led_AND_147_o
    SLICE_X22Y51.CLK     Tsrck                 0.431   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_2
    -------------------------------------------------  ---------------------------
    Total                                      7.457ns (1.295ns logic, 6.162ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_842/XLXI_2 (FF)
  Destination:          XLXI_865/U1/tono_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.330ns (Levels of Logic = 3)
  Clock Path Skew:      -0.135ns (1.649 - 1.784)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: XLXI_842/XLXI_2 to XLXI_865/U1/tono_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.BQ      Tcko                  0.391   boton_der_sinc
                                                       XLXI_842/XLXI_2
    SLICE_X24Y51.B5      net (fanout=2)        2.529   boton_der_sinc
    SLICE_X24Y51.B       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_844/XLXI_2
    SLICE_X24Y51.A5      net (fanout=2)        0.177   boton_der_pulso
    SLICE_X24Y51.A       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_854/XLXI_8
    SLICE_X24Y51.D3      net (fanout=6)        0.285   salida_pwm_2b
    SLICE_X24Y51.DMUX    Tilo                  0.251   XLXI_865/U1/led_reg2
                                                       XLXI_865/U1/limite_led_AND_147_o1
    SLICE_X22Y51.SR      net (fanout=2)        2.856   XLXI_865/U1/limite_led_AND_147_o
    SLICE_X22Y51.CLK     Tsrck                 0.431   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_2
    -------------------------------------------------  ---------------------------
    Total                                      7.330ns (1.483ns logic, 5.847ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_865/U1/tono_0 (SLICE_X22Y51.SR), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_844/XLXI_1 (FF)
  Destination:          XLXI_865/U1/tono_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.569ns (Levels of Logic = 3)
  Clock Path Skew:      -0.135ns (1.649 - 1.784)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: XLXI_844/XLXI_1 to XLXI_865/U1/tono_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.BMUX    Tshcko                0.461   boton_der_sinc
                                                       XLXI_844/XLXI_1
    SLICE_X24Y51.B4      net (fanout=1)        2.704   XLXI_844/XLXN_1
    SLICE_X24Y51.B       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_844/XLXI_2
    SLICE_X24Y51.A5      net (fanout=2)        0.177   boton_der_pulso
    SLICE_X24Y51.A       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_854/XLXI_8
    SLICE_X24Y51.D3      net (fanout=6)        0.285   salida_pwm_2b
    SLICE_X24Y51.DMUX    Tilo                  0.251   XLXI_865/U1/led_reg2
                                                       XLXI_865/U1/limite_led_AND_147_o1
    SLICE_X22Y51.SR      net (fanout=2)        2.856   XLXI_865/U1/limite_led_AND_147_o
    SLICE_X22Y51.CLK     Tsrck                 0.425   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_0
    -------------------------------------------------  ---------------------------
    Total                                      7.569ns (1.547ns logic, 6.022ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_792/XLXI_1/blk00000001/blk00000017 (FF)
  Destination:          XLXI_865/U1/tono_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.451ns (Levels of Logic = 2)
  Clock Path Skew:      -0.131ns (1.649 - 1.780)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: XLXI_792/XLXI_1/blk00000001/blk00000017 to XLXI_865/U1/tono_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BQ      Tcko                  0.408   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000017
    SLICE_X24Y51.A3      net (fanout=9)        3.021   cuenta_2b<1>
    SLICE_X24Y51.A       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_854/XLXI_8
    SLICE_X24Y51.D3      net (fanout=6)        0.285   salida_pwm_2b
    SLICE_X24Y51.DMUX    Tilo                  0.251   XLXI_865/U1/led_reg2
                                                       XLXI_865/U1/limite_led_AND_147_o1
    SLICE_X22Y51.SR      net (fanout=2)        2.856   XLXI_865/U1/limite_led_AND_147_o
    SLICE_X22Y51.CLK     Tsrck                 0.425   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_0
    -------------------------------------------------  ---------------------------
    Total                                      7.451ns (1.289ns logic, 6.162ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_842/XLXI_2 (FF)
  Destination:          XLXI_865/U1/tono_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.324ns (Levels of Logic = 3)
  Clock Path Skew:      -0.135ns (1.649 - 1.784)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: XLXI_842/XLXI_2 to XLXI_865/U1/tono_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.BQ      Tcko                  0.391   boton_der_sinc
                                                       XLXI_842/XLXI_2
    SLICE_X24Y51.B5      net (fanout=2)        2.529   boton_der_sinc
    SLICE_X24Y51.B       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_844/XLXI_2
    SLICE_X24Y51.A5      net (fanout=2)        0.177   boton_der_pulso
    SLICE_X24Y51.A       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_854/XLXI_8
    SLICE_X24Y51.D3      net (fanout=6)        0.285   salida_pwm_2b
    SLICE_X24Y51.DMUX    Tilo                  0.251   XLXI_865/U1/led_reg2
                                                       XLXI_865/U1/limite_led_AND_147_o1
    SLICE_X22Y51.SR      net (fanout=2)        2.856   XLXI_865/U1/limite_led_AND_147_o
    SLICE_X22Y51.CLK     Tsrck                 0.425   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_0
    -------------------------------------------------  ---------------------------
    Total                                      7.324ns (1.477ns logic, 5.847ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_306_clk2x = PERIOD TIMEGRP "XLXI_306_clk2x" TS_ck_100MHz_pad HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_865/U2/led_reg1 (SLICE_X9Y27.B6), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_867/XLXI_1/blk00000001/blk00000017 (FF)
  Destination:          XLXI_865/U2/led_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.743ns (Levels of Logic = 2)
  Clock Path Skew:      0.238ns (0.972 - 0.734)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 0.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: XLXI_867/XLXI_1/blk00000001/blk00000017 to XLXI_865/U2/led_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.BQ      Tcko                  0.200   cuenta_4b<3>
                                                       XLXI_867/XLXI_1/blk00000001/blk00000017
    SLICE_X9Y27.A5       net (fanout=10)       1.162   cuenta_4b<1>
    SLICE_X9Y27.A        Tilo                  0.156   XLXI_865/U2/led_reg1
                                                       XLXI_889/XLXN_64_SW0
    SLICE_X9Y27.B6       net (fanout=1)        0.010   N2
    SLICE_X9Y27.CLK      Tah         (-Th)    -0.215   XLXI_865/U2/led_reg1
                                                       XLXI_889/XLXI_11
                                                       XLXI_865/U2/led_reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.743ns (0.571ns logic, 1.172ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_889/XLXI_7/blk00000001/blk0000000d (FF)
  Destination:          XLXI_865/U2/led_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.813ns (Levels of Logic = 2)
  Clock Path Skew:      0.233ns (0.972 - 0.739)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 0.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: XLXI_889/XLXI_7/blk00000001/blk0000000d to XLXI_865/U2/led_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.BQ      Tcko                  0.234   XLXI_889/cuenta_pwm<3>
                                                       XLXI_889/XLXI_7/blk00000001/blk0000000d
    SLICE_X9Y27.A6       net (fanout=3)        1.198   XLXI_889/cuenta_pwm<1>
    SLICE_X9Y27.A        Tilo                  0.156   XLXI_865/U2/led_reg1
                                                       XLXI_889/XLXN_64_SW0
    SLICE_X9Y27.B6       net (fanout=1)        0.010   N2
    SLICE_X9Y27.CLK      Tah         (-Th)    -0.215   XLXI_865/U2/led_reg1
                                                       XLXI_889/XLXI_11
                                                       XLXI_865/U2/led_reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.813ns (0.605ns logic, 1.208ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_889/XLXI_7/blk00000001/blk0000000e (FF)
  Destination:          XLXI_865/U2/led_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.062ns (Levels of Logic = 2)
  Clock Path Skew:      0.233ns (0.972 - 0.739)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 0.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: XLXI_889/XLXI_7/blk00000001/blk0000000e to XLXI_865/U2/led_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.AQ      Tcko                  0.234   XLXI_889/cuenta_pwm<3>
                                                       XLXI_889/XLXI_7/blk00000001/blk0000000e
    SLICE_X9Y27.A4       net (fanout=3)        1.447   XLXI_889/cuenta_pwm<0>
    SLICE_X9Y27.A        Tilo                  0.156   XLXI_865/U2/led_reg1
                                                       XLXI_889/XLXN_64_SW0
    SLICE_X9Y27.B6       net (fanout=1)        0.010   N2
    SLICE_X9Y27.CLK      Tah         (-Th)    -0.215   XLXI_865/U2/led_reg1
                                                       XLXI_889/XLXI_11
                                                       XLXI_865/U2/led_reg1
    -------------------------------------------------  ---------------------------
    Total                                      2.062ns (0.605ns logic, 1.457ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_865/U1/led_reg1 (SLICE_X24Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_854/XLXI_4/blk00000001/blk00000008 (FF)
  Destination:          XLXI_865/U1/led_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.794ns (Levels of Logic = 1)
  Clock Path Skew:      0.225ns (0.967 - 0.742)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 0.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: XLXI_854/XLXI_4/blk00000001/blk00000008 to XLXI_865/U1/led_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y50.AQ      Tcko                  0.200   XLXI_854/cuenta_pwm<1>
                                                       XLXI_854/XLXI_4/blk00000001/blk00000008
    SLICE_X24Y51.A6      net (fanout=2)        1.404   XLXI_854/cuenta_pwm<0>
    SLICE_X24Y51.CLK     Tah         (-Th)    -0.190   XLXI_865/U1/led_reg2
                                                       XLXI_854/XLXI_8
                                                       XLXI_865/U1/led_reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.794ns (0.390ns logic, 1.404ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_865/U2/led_reg1 (SLICE_X9Y27.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_867/XLXI_1/blk00000001/blk00000017 (FF)
  Destination:          XLXI_865/U2/led_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.826ns (Levels of Logic = 2)
  Clock Path Skew:      0.238ns (0.972 - 0.734)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 0.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: XLXI_867/XLXI_1/blk00000001/blk00000017 to XLXI_865/U2/led_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.BQ      Tcko                  0.200   cuenta_4b<3>
                                                       XLXI_867/XLXI_1/blk00000001/blk00000017
    SLICE_X11Y27.A6      net (fanout=10)       1.000   cuenta_4b<1>
    SLICE_X11Y27.A       Tilo                  0.156   N4
                                                       XLXI_889/XLXN_51_SW0
    SLICE_X9Y27.B3       net (fanout=1)        0.255   N4
    SLICE_X9Y27.CLK      Tah         (-Th)    -0.215   XLXI_865/U2/led_reg1
                                                       XLXI_889/XLXI_11
                                                       XLXI_865/U2/led_reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.826ns (0.571ns logic, 1.255ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_867/XLXI_1/blk00000001/blk00000018 (FF)
  Destination:          XLXI_865/U2/led_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.849ns (Levels of Logic = 2)
  Clock Path Skew:      0.238ns (0.972 - 0.734)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 0.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: XLXI_867/XLXI_1/blk00000001/blk00000018 to XLXI_865/U2/led_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.AQ      Tcko                  0.200   cuenta_4b<3>
                                                       XLXI_867/XLXI_1/blk00000001/blk00000018
    SLICE_X11Y27.A5      net (fanout=9)        1.023   cuenta_4b<0>
    SLICE_X11Y27.A       Tilo                  0.156   N4
                                                       XLXI_889/XLXN_51_SW0
    SLICE_X9Y27.B3       net (fanout=1)        0.255   N4
    SLICE_X9Y27.CLK      Tah         (-Th)    -0.215   XLXI_865/U2/led_reg1
                                                       XLXI_889/XLXI_11
                                                       XLXI_865/U2/led_reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.849ns (0.571ns logic, 1.278ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_889/XLXI_7/blk00000001/blk0000000e (FF)
  Destination:          XLXI_865/U2/led_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.026ns (Levels of Logic = 2)
  Clock Path Skew:      0.233ns (0.972 - 0.739)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 0.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: XLXI_889/XLXI_7/blk00000001/blk0000000e to XLXI_865/U2/led_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.AQ      Tcko                  0.234   XLXI_889/cuenta_pwm<3>
                                                       XLXI_889/XLXI_7/blk00000001/blk0000000e
    SLICE_X11Y27.A1      net (fanout=3)        1.166   XLXI_889/cuenta_pwm<0>
    SLICE_X11Y27.A       Tilo                  0.156   N4
                                                       XLXI_889/XLXN_51_SW0
    SLICE_X9Y27.B3       net (fanout=1)        0.255   N4
    SLICE_X9Y27.CLK      Tah         (-Th)    -0.215   XLXI_865/U2/led_reg1
                                                       XLXI_889/XLXI_11
                                                       XLXI_865/U2/led_reg1
    -------------------------------------------------  ---------------------------
    Total                                      2.026ns (0.605ns logic, 1.421ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_306_clk2x = PERIOD TIMEGRP "XLXI_306_clk2x" TS_ck_100MHz_pad HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_306/clkf_buf/I0
  Logical resource: XLXI_306/clkf_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: XLXI_306/clk2x
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_306/clkout1_buf/I0
  Logical resource: XLXI_306/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: XLXI_306/clk2x
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_865/U1/counter<3>/CLK
  Logical resource: XLXI_865/U1/counter_0/CK
  Location pin: SLICE_X28Y50.CLK
  Clock network: ck_100MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_306_clkfx = PERIOD TIMEGRP "XLXI_306_clkfx" 
TS_ck_100MHz_pad * 0.05         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1385 paths analyzed, 175 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.668ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_792/XLXI_1/blk00000001/blk00000012 (SLICE_X20Y39.CIN), 58 paths
--------------------------------------------------------------------------------
Slack (setup path):     192.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_844/XLXI_1 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000012 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.508ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.327 - 0.352)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_844/XLXI_1 to XLXI_792/XLXI_1/blk00000001/blk00000012
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.BMUX    Tshcko                0.461   boton_der_sinc
                                                       XLXI_844/XLXI_1
    SLICE_X24Y51.B4      net (fanout=1)        2.704   XLXI_844/XLXN_1
    SLICE_X24Y51.B       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_844/XLXI_2
    SLICE_X18Y39.C3      net (fanout=2)        1.382   boton_der_pulso
    SLICE_X18Y39.C       Tilo                  0.204   XLXI_845/XLXN_1
                                                       XLXI_792/XLXI_12
    SLICE_X20Y38.D2      net (fanout=10)       0.948   XLXI_792/XLXI_1/blk00000001/sig00000024
    SLICE_X20Y38.COUT    Topcyd                0.260   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk0000001c
                                                       XLXI_792/XLXI_1/blk00000001/blk0000000d
    SLICE_X20Y39.CIN     net (fanout=1)        0.003   XLXI_792/XLXI_1/blk00000001/sig00000020
    SLICE_X20Y39.CLK     Tcinck                0.341   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000003
                                                       XLXI_792/XLXI_1/blk00000001/blk00000012
    -------------------------------------------------  ---------------------------
    Total                                      6.508ns (1.471ns logic, 5.037ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     192.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_844/XLXI_1 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000012 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.444ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.327 - 0.352)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_844/XLXI_1 to XLXI_792/XLXI_1/blk00000001/blk00000012
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.BMUX    Tshcko                0.461   boton_der_sinc
                                                       XLXI_844/XLXI_1
    SLICE_X24Y51.B4      net (fanout=1)        2.704   XLXI_844/XLXN_1
    SLICE_X24Y51.B       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_844/XLXI_2
    SLICE_X18Y39.C3      net (fanout=2)        1.382   boton_der_pulso
    SLICE_X18Y39.C       Tilo                  0.204   XLXI_845/XLXN_1
                                                       XLXI_792/XLXI_12
    SLICE_X20Y38.C4      net (fanout=10)       0.849   XLXI_792/XLXI_1/blk00000001/sig00000024
    SLICE_X20Y38.COUT    Topcyc                0.295   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk0000001b
                                                       XLXI_792/XLXI_1/blk00000001/blk0000000d
    SLICE_X20Y39.CIN     net (fanout=1)        0.003   XLXI_792/XLXI_1/blk00000001/sig00000020
    SLICE_X20Y39.CLK     Tcinck                0.341   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000003
                                                       XLXI_792/XLXI_1/blk00000001/blk00000012
    -------------------------------------------------  ---------------------------
    Total                                      6.444ns (1.506ns logic, 4.938ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     192.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_844/XLXI_1 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000012 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.437ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.327 - 0.352)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_844/XLXI_1 to XLXI_792/XLXI_1/blk00000001/blk00000012
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.BMUX    Tshcko                0.461   boton_der_sinc
                                                       XLXI_844/XLXI_1
    SLICE_X24Y51.B4      net (fanout=1)        2.704   XLXI_844/XLXN_1
    SLICE_X24Y51.B       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_844/XLXI_2
    SLICE_X18Y39.C3      net (fanout=2)        1.382   boton_der_pulso
    SLICE_X18Y39.C       Tilo                  0.204   XLXI_845/XLXN_1
                                                       XLXI_792/XLXI_12
    SLICE_X20Y38.A4      net (fanout=10)       0.742   XLXI_792/XLXI_1/blk00000001/sig00000024
    SLICE_X20Y38.COUT    Topcya                0.395   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000019
                                                       XLXI_792/XLXI_1/blk00000001/blk0000000d
    SLICE_X20Y39.CIN     net (fanout=1)        0.003   XLXI_792/XLXI_1/blk00000001/sig00000020
    SLICE_X20Y39.CLK     Tcinck                0.341   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000003
                                                       XLXI_792/XLXI_1/blk00000001/blk00000012
    -------------------------------------------------  ---------------------------
    Total                                      6.437ns (1.606ns logic, 4.831ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_792/XLXI_1/blk00000001/blk00000011 (SLICE_X20Y39.CIN), 58 paths
--------------------------------------------------------------------------------
Slack (setup path):     192.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_844/XLXI_1 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000011 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.508ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.327 - 0.352)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_844/XLXI_1 to XLXI_792/XLXI_1/blk00000001/blk00000011
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.BMUX    Tshcko                0.461   boton_der_sinc
                                                       XLXI_844/XLXI_1
    SLICE_X24Y51.B4      net (fanout=1)        2.704   XLXI_844/XLXN_1
    SLICE_X24Y51.B       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_844/XLXI_2
    SLICE_X18Y39.C3      net (fanout=2)        1.382   boton_der_pulso
    SLICE_X18Y39.C       Tilo                  0.204   XLXI_845/XLXN_1
                                                       XLXI_792/XLXI_12
    SLICE_X20Y38.D2      net (fanout=10)       0.948   XLXI_792/XLXI_1/blk00000001/sig00000024
    SLICE_X20Y38.COUT    Topcyd                0.260   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk0000001c
                                                       XLXI_792/XLXI_1/blk00000001/blk0000000d
    SLICE_X20Y39.CIN     net (fanout=1)        0.003   XLXI_792/XLXI_1/blk00000001/sig00000020
    SLICE_X20Y39.CLK     Tcinck                0.341   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000003
                                                       XLXI_792/XLXI_1/blk00000001/blk00000011
    -------------------------------------------------  ---------------------------
    Total                                      6.508ns (1.471ns logic, 5.037ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     192.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_844/XLXI_1 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000011 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.444ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.327 - 0.352)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_844/XLXI_1 to XLXI_792/XLXI_1/blk00000001/blk00000011
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.BMUX    Tshcko                0.461   boton_der_sinc
                                                       XLXI_844/XLXI_1
    SLICE_X24Y51.B4      net (fanout=1)        2.704   XLXI_844/XLXN_1
    SLICE_X24Y51.B       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_844/XLXI_2
    SLICE_X18Y39.C3      net (fanout=2)        1.382   boton_der_pulso
    SLICE_X18Y39.C       Tilo                  0.204   XLXI_845/XLXN_1
                                                       XLXI_792/XLXI_12
    SLICE_X20Y38.C4      net (fanout=10)       0.849   XLXI_792/XLXI_1/blk00000001/sig00000024
    SLICE_X20Y38.COUT    Topcyc                0.295   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk0000001b
                                                       XLXI_792/XLXI_1/blk00000001/blk0000000d
    SLICE_X20Y39.CIN     net (fanout=1)        0.003   XLXI_792/XLXI_1/blk00000001/sig00000020
    SLICE_X20Y39.CLK     Tcinck                0.341   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000003
                                                       XLXI_792/XLXI_1/blk00000001/blk00000011
    -------------------------------------------------  ---------------------------
    Total                                      6.444ns (1.506ns logic, 4.938ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     192.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_844/XLXI_1 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000011 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.437ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.327 - 0.352)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_844/XLXI_1 to XLXI_792/XLXI_1/blk00000001/blk00000011
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.BMUX    Tshcko                0.461   boton_der_sinc
                                                       XLXI_844/XLXI_1
    SLICE_X24Y51.B4      net (fanout=1)        2.704   XLXI_844/XLXN_1
    SLICE_X24Y51.B       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_844/XLXI_2
    SLICE_X18Y39.C3      net (fanout=2)        1.382   boton_der_pulso
    SLICE_X18Y39.C       Tilo                  0.204   XLXI_845/XLXN_1
                                                       XLXI_792/XLXI_12
    SLICE_X20Y38.A4      net (fanout=10)       0.742   XLXI_792/XLXI_1/blk00000001/sig00000024
    SLICE_X20Y38.COUT    Topcya                0.395   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000019
                                                       XLXI_792/XLXI_1/blk00000001/blk0000000d
    SLICE_X20Y39.CIN     net (fanout=1)        0.003   XLXI_792/XLXI_1/blk00000001/sig00000020
    SLICE_X20Y39.CLK     Tcinck                0.341   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000003
                                                       XLXI_792/XLXI_1/blk00000001/blk00000011
    -------------------------------------------------  ---------------------------
    Total                                      6.437ns (1.606ns logic, 4.831ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_792/XLXI_1/blk00000001/blk00000013 (SLICE_X20Y39.CIN), 58 paths
--------------------------------------------------------------------------------
Slack (setup path):     192.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_844/XLXI_1 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000013 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.496ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.327 - 0.352)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_844/XLXI_1 to XLXI_792/XLXI_1/blk00000001/blk00000013
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.BMUX    Tshcko                0.461   boton_der_sinc
                                                       XLXI_844/XLXI_1
    SLICE_X24Y51.B4      net (fanout=1)        2.704   XLXI_844/XLXN_1
    SLICE_X24Y51.B       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_844/XLXI_2
    SLICE_X18Y39.C3      net (fanout=2)        1.382   boton_der_pulso
    SLICE_X18Y39.C       Tilo                  0.204   XLXI_845/XLXN_1
                                                       XLXI_792/XLXI_12
    SLICE_X20Y38.D2      net (fanout=10)       0.948   XLXI_792/XLXI_1/blk00000001/sig00000024
    SLICE_X20Y38.COUT    Topcyd                0.260   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk0000001c
                                                       XLXI_792/XLXI_1/blk00000001/blk0000000d
    SLICE_X20Y39.CIN     net (fanout=1)        0.003   XLXI_792/XLXI_1/blk00000001/sig00000020
    SLICE_X20Y39.CLK     Tcinck                0.329   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000003
                                                       XLXI_792/XLXI_1/blk00000001/blk00000013
    -------------------------------------------------  ---------------------------
    Total                                      6.496ns (1.459ns logic, 5.037ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     192.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_844/XLXI_1 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000013 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.432ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.327 - 0.352)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_844/XLXI_1 to XLXI_792/XLXI_1/blk00000001/blk00000013
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.BMUX    Tshcko                0.461   boton_der_sinc
                                                       XLXI_844/XLXI_1
    SLICE_X24Y51.B4      net (fanout=1)        2.704   XLXI_844/XLXN_1
    SLICE_X24Y51.B       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_844/XLXI_2
    SLICE_X18Y39.C3      net (fanout=2)        1.382   boton_der_pulso
    SLICE_X18Y39.C       Tilo                  0.204   XLXI_845/XLXN_1
                                                       XLXI_792/XLXI_12
    SLICE_X20Y38.C4      net (fanout=10)       0.849   XLXI_792/XLXI_1/blk00000001/sig00000024
    SLICE_X20Y38.COUT    Topcyc                0.295   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk0000001b
                                                       XLXI_792/XLXI_1/blk00000001/blk0000000d
    SLICE_X20Y39.CIN     net (fanout=1)        0.003   XLXI_792/XLXI_1/blk00000001/sig00000020
    SLICE_X20Y39.CLK     Tcinck                0.329   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000003
                                                       XLXI_792/XLXI_1/blk00000001/blk00000013
    -------------------------------------------------  ---------------------------
    Total                                      6.432ns (1.494ns logic, 4.938ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     192.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_844/XLXI_1 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000013 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.425ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.327 - 0.352)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_844/XLXI_1 to XLXI_792/XLXI_1/blk00000001/blk00000013
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.BMUX    Tshcko                0.461   boton_der_sinc
                                                       XLXI_844/XLXI_1
    SLICE_X24Y51.B4      net (fanout=1)        2.704   XLXI_844/XLXN_1
    SLICE_X24Y51.B       Tilo                  0.205   XLXI_865/U1/led_reg2
                                                       XLXI_844/XLXI_2
    SLICE_X18Y39.C3      net (fanout=2)        1.382   boton_der_pulso
    SLICE_X18Y39.C       Tilo                  0.204   XLXI_845/XLXN_1
                                                       XLXI_792/XLXI_12
    SLICE_X20Y38.A4      net (fanout=10)       0.742   XLXI_792/XLXI_1/blk00000001/sig00000024
    SLICE_X20Y38.COUT    Topcya                0.395   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000019
                                                       XLXI_792/XLXI_1/blk00000001/blk0000000d
    SLICE_X20Y39.CIN     net (fanout=1)        0.003   XLXI_792/XLXI_1/blk00000001/sig00000020
    SLICE_X20Y39.CLK     Tcinck                0.329   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000003
                                                       XLXI_792/XLXI_1/blk00000001/blk00000013
    -------------------------------------------------  ---------------------------
    Total                                      6.425ns (1.594ns logic, 4.831ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_306_clkfx = PERIOD TIMEGRP "XLXI_306_clkfx" TS_ck_100MHz_pad * 0.05
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_844/XLXI_1 (SLICE_X17Y51.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_842/XLXI_2 (FF)
  Destination:          XLXI_844/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 200.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_842/XLXI_2 to XLXI_844/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.BQ      Tcko                  0.198   boton_der_sinc
                                                       XLXI_842/XLXI_2
    SLICE_X17Y51.B5      net (fanout=2)        0.073   boton_der_sinc
    SLICE_X17Y51.CLK     Tah         (-Th)    -0.155   boton_der_sinc
                                                       boton_der_sinc_rt
                                                       XLXI_844/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.353ns logic, 0.073ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_867/XLXI_1/blk00000001/blk00000011 (SLICE_X20Y31.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_867/XLXI_1/blk00000001/blk00000012 (FF)
  Destination:          XLXI_867/XLXI_1/blk00000001/blk00000011 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 200.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_867/XLXI_1/blk00000001/blk00000012 to XLXI_867/XLXI_1/blk00000001/blk00000011
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.CQ      Tcko                  0.200   XLXI_867/cuenta_DUMMY<7>
                                                       XLXI_867/XLXI_1/blk00000001/blk00000012
    SLICE_X20Y31.CX      net (fanout=4)        0.101   XLXI_867/cuenta_DUMMY<6>
    SLICE_X20Y31.CLK     Tckdi       (-Th)    -0.142   XLXI_867/cuenta_DUMMY<7>
                                                       XLXI_867/XLXI_1/blk00000001/blk00000003
                                                       XLXI_867/XLXI_1/blk00000001/blk00000011
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.342ns logic, 0.101ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_792/XLXI_1/blk00000001/blk00000011 (SLICE_X20Y39.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_792/XLXI_1/blk00000001/blk00000012 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000011 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 200.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_792/XLXI_1/blk00000001/blk00000012 to XLXI_792/XLXI_1/blk00000001/blk00000011
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y39.CQ      Tcko                  0.200   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000012
    SLICE_X20Y39.CX      net (fanout=4)        0.101   XLXI_792/cuenta_DUMMY<6>
    SLICE_X20Y39.CLK     Tckdi       (-Th)    -0.142   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000003
                                                       XLXI_792/XLXI_1/blk00000001/blk00000011
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.342ns logic, 0.101ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_306_clkfx = PERIOD TIMEGRP "XLXI_306_clkfx" TS_ck_100MHz_pad * 0.05
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 198.270ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_306/clkout2_buf/I0
  Logical resource: XLXI_306/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: XLXI_306/clkfx
--------------------------------------------------------------------------------
Slack: 199.570ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_854/cuenta_pwm<1>/CLK
  Logical resource: XLXI_854/XLXI_4/blk00000001/blk00000008/CK
  Location pin: SLICE_X24Y50.CLK
  Clock network: ck_5MHz
--------------------------------------------------------------------------------
Slack: 199.570ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_854/cuenta_pwm<1>/CLK
  Logical resource: XLXI_854/XLXI_4/blk00000001/blk00000007/CK
  Location pin: SLICE_X24Y50.CLK
  Clock network: ck_5MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_ck_100MHz_pad
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ck_100MHz_pad               |     10.000ns|      5.340ns|      9.016ns|            0|            0|            0|         9412|
| TS_XLXI_306_clk2x             |     10.000ns|      9.016ns|          N/A|            0|            0|         8027|            0|
| TS_XLXI_306_clkfx             |    200.000ns|      7.668ns|          N/A|            0|            0|         1385|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ck_100MHz_pad
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck_100MHz_pad  |    9.016|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9412 paths, 0 nets, and 1461 connections

Design statistics:
   Minimum period:   9.016ns{1}   (Maximum frequency: 110.914MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 23 12:52:49 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4576 MB



