
*** Running vivado
    with args -log system_video_divide_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_video_divide_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_video_divide_0_0.tcl -notrace
Command: synth_design -top system_video_divide_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 466.949 ; gain = 103.535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_video_divide_0_0' [d:/xilinx/pynq4cv/video_overlay_bad/video_overlay.srcs/sources_1/bd/system/ip/system_video_divide_0_0/synth/system_video_divide_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'video_divide' [D:/xilinx/pynq4cv/video_overlay_bad/ip/video_divide.v:23]
	Parameter WIDTH bound to: 24 - type: integer 
WARNING: [Synth 8-3848] Net stream_out3_tdata in module/entity video_divide does not have driver. [D:/xilinx/pynq4cv/video_overlay_bad/ip/video_divide.v:51]
WARNING: [Synth 8-3848] Net stream_out3_tlast in module/entity video_divide does not have driver. [D:/xilinx/pynq4cv/video_overlay_bad/ip/video_divide.v:52]
WARNING: [Synth 8-3848] Net stream_out3_tuser in module/entity video_divide does not have driver. [D:/xilinx/pynq4cv/video_overlay_bad/ip/video_divide.v:54]
WARNING: [Synth 8-3848] Net stream_out3_tvalid in module/entity video_divide does not have driver. [D:/xilinx/pynq4cv/video_overlay_bad/ip/video_divide.v:55]
INFO: [Synth 8-6155] done synthesizing module 'video_divide' (1#1) [D:/xilinx/pynq4cv/video_overlay_bad/ip/video_divide.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_video_divide_0_0' (2#1) [d:/xilinx/pynq4cv/video_overlay_bad/video_overlay.srcs/sources_1/bd/system/ip/system_video_divide_0_0/synth/system_video_divide_0_0.v:58]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[23]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[22]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[21]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[20]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[19]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[18]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[17]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[16]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[15]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[14]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[13]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[12]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[11]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[10]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[9]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[8]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[7]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[6]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[5]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[4]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[3]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[2]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[1]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tdata[0]
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tlast
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tuser
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tvalid
WARNING: [Synth 8-3331] design video_divide has unconnected port stream_out3_tready
WARNING: [Synth 8-3331] design video_divide has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 521.539 ; gain = 158.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 521.539 ; gain = 158.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 521.539 ; gain = 158.125
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 838.320 ; gain = 1.992
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 838.320 ; gain = 474.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 838.320 ; gain = 474.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 838.320 ; gain = 474.906
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "stream_out0_tvalid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stream_out1_tvalid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stream_out2_tvalid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'stream_out0_tdata_reg' [D:/xilinx/pynq4cv/video_overlay_bad/ip/video_divide.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'stream_out0_tlast_reg' [D:/xilinx/pynq4cv/video_overlay_bad/ip/video_divide.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'stream_out0_tuser_reg' [D:/xilinx/pynq4cv/video_overlay_bad/ip/video_divide.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'stream_out0_tvalid_reg' [D:/xilinx/pynq4cv/video_overlay_bad/ip/video_divide.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'stream_out1_tdata_reg' [D:/xilinx/pynq4cv/video_overlay_bad/ip/video_divide.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'stream_out1_tlast_reg' [D:/xilinx/pynq4cv/video_overlay_bad/ip/video_divide.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'stream_out1_tuser_reg' [D:/xilinx/pynq4cv/video_overlay_bad/ip/video_divide.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'stream_out1_tvalid_reg' [D:/xilinx/pynq4cv/video_overlay_bad/ip/video_divide.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'stream_out2_tdata_reg' [D:/xilinx/pynq4cv/video_overlay_bad/ip/video_divide.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'stream_out2_tlast_reg' [D:/xilinx/pynq4cv/video_overlay_bad/ip/video_divide.v:84]
WARNING: [Synth 8-327] inferring latch for variable 'stream_out2_tuser_reg' [D:/xilinx/pynq4cv/video_overlay_bad/ip/video_divide.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'stream_out2_tvalid_reg' [D:/xilinx/pynq4cv/video_overlay_bad/ip/video_divide.v:81]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 838.320 ; gain = 474.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module video_divide 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[23]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[22]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[21]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[20]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[19]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[18]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[17]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[16]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[15]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[14]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[13]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[12]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[11]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[10]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[9]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[8]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[7]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[6]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[5]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[4]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[3]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[2]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[1]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tdata[0]
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tlast
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tuser
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tvalid
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port stream_out3_tready
WARNING: [Synth 8-3331] design system_video_divide_0_0 has unconnected port clk
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 838.320 ; gain = 474.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 872.512 ; gain = 509.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 872.586 ; gain = 509.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 872.809 ; gain = 509.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 873.934 ; gain = 510.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 873.934 ; gain = 510.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 873.934 ; gain = 510.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 873.934 ; gain = 510.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 873.934 ; gain = 510.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 873.934 ; gain = 510.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     4|
|2     |LUT5 |     6|
|3     |LUT6 |     2|
|4     |LD   |    81|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    93|
|2     |  inst   |video_divide |    91|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 873.934 ; gain = 510.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 873.934 ; gain = 193.738
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 873.934 ; gain = 510.520
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 81 instances were transformed.
  LD => LDCE: 81 instances

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 896.438 ; gain = 545.566
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/xilinx/pynq4cv/video_overlay_bad/video_overlay.runs/system_video_divide_0_0_synth_1/system_video_divide_0_0.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/xilinx/pynq4cv/video_overlay_bad/video_overlay.runs/system_video_divide_0_0_synth_1/system_video_divide_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_video_divide_0_0_utilization_synth.rpt -pb system_video_divide_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 896.438 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 26 18:00:53 2019...
