set projDir "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/vivado"
set projName "NOT_BETA_CPU"
set topName top
set device xc7a35tftg256-1
if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
create_project $projName "$projDir/$projName" -part $device
set_property design_mode RTL [get_filesets sources_1]
set verilogSources [list "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/au_top_0.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/motherboard_1.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/button_conditioner_2.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/edge_detector_3.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/counter_4.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/multi_seven_seg_5.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/reset_conditioner_6.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/multi_seven_seg_7.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/beta_cpu_8.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/instruction_rom_9.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/memory_unit_10.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/pipeline_11.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/counter_12.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/seven_seg_13.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/decoder_14.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/counter_15.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/decoder_16.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/control_unit_17.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/alu_18.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/regfile_unit_19.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/pc_unit_20.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/player_button_handler_21.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/output_handler_22.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/simple_ram_23.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/adder_24.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/boolean_25.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/shifter_26.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/compare_27.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/regfile_memory_28.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/ws2812b_writer_29.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/buzzer_30.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/pwm_31.v" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/verilog/counter_32.v" ]
import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
set xdcSources [list "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/constraint/au.xdc" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/constraint/alchitry.xdc" "C:/Users/Owner/Desktop/130423_1819/NOT_BETA_CPU/work/constraint/io.xdc" ]
read_xdc $xdcSources
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
update_compile_order -fileset sources_1
launch_runs -runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
