module pcpo(
input [15:0] A,
input clk, reset, start,
input IncB,RstB,LoadA,ShiftR
output [4:0] resultado,
);

wire [15:0] regx;
reg [4:0] acc; 
reg [1:0] current_state,next_state;

always @(posedge clk,reset)
begin
if(reset) begin
	
	

end

always @(current_state,reset)
begin
	case(current_state)
	2'b00:begin
			end
	2'b01:begin
	
			end
	2'b10:begin
	
			end
	default:begin
	
			end


endcase
end

endmodule