head	1.2;
access;
symbols
	OPENBSD_6_2:1.2.0.50
	OPENBSD_6_2_BASE:1.2
	OPENBSD_6_1:1.2.0.52
	OPENBSD_6_1_BASE:1.2
	OPENBSD_6_0:1.2.0.48
	OPENBSD_6_0_BASE:1.2
	OPENBSD_5_9:1.2.0.44
	OPENBSD_5_9_BASE:1.2
	OPENBSD_5_8:1.2.0.46
	OPENBSD_5_8_BASE:1.2
	OPENBSD_5_7:1.2.0.38
	OPENBSD_5_7_BASE:1.2
	OPENBSD_5_6:1.2.0.42
	OPENBSD_5_6_BASE:1.2
	OPENBSD_5_5:1.2.0.40
	OPENBSD_5_5_BASE:1.2
	OPENBSD_5_4:1.2.0.36
	OPENBSD_5_4_BASE:1.2
	OPENBSD_5_3:1.2.0.34
	OPENBSD_5_3_BASE:1.2
	OPENBSD_5_2:1.2.0.32
	OPENBSD_5_2_BASE:1.2
	OPENBSD_5_1_BASE:1.2
	OPENBSD_5_1:1.2.0.30
	OPENBSD_5_0:1.2.0.28
	OPENBSD_5_0_BASE:1.2
	OPENBSD_4_9:1.2.0.26
	OPENBSD_4_9_BASE:1.2
	OPENBSD_4_8:1.2.0.24
	OPENBSD_4_8_BASE:1.2
	OPENBSD_4_7:1.2.0.20
	OPENBSD_4_7_BASE:1.2
	OPENBSD_4_6:1.2.0.22
	OPENBSD_4_6_BASE:1.2
	OPENBSD_4_5:1.2.0.18
	OPENBSD_4_5_BASE:1.2
	OPENBSD_4_4:1.2.0.16
	OPENBSD_4_4_BASE:1.2
	OPENBSD_4_3:1.2.0.14
	OPENBSD_4_3_BASE:1.2
	OPENBSD_4_2:1.2.0.12
	OPENBSD_4_2_BASE:1.2
	OPENBSD_4_1:1.2.0.10
	OPENBSD_4_1_BASE:1.2
	OPENBSD_4_0:1.2.0.8
	OPENBSD_4_0_BASE:1.2
	OPENBSD_3_9:1.2.0.6
	OPENBSD_3_9_BASE:1.2
	OPENBSD_3_8:1.2.0.4
	OPENBSD_3_8_BASE:1.2
	OPENBSD_3_7:1.2.0.2
	OPENBSD_3_7_BASE:1.2;
locks; strict;
comment	@ * @;


1.2
date	2004.10.01.15.36.30;	author jason;	state Exp;
branches;
next	1.1;

1.1
date	2004.09.28.02.06.36;	author jason;	state Exp;
branches;
next	;


desc
@@


1.2
log
@more register defns
@
text
@/*	$OpenBSD: clkbrdreg.h,v 1.1 2004/09/28 02:06:36 jason Exp $	*/

/*
 * Copyright (c) 2004 Jason L. Wright (jason@@thought.net)
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,
 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#define	CLK_CTRL	0x00
#define	CLK_STS1	0x10
#define	CLK_STS2	0x20
#define	CLK_PSTS1	0x30
#define	CLK_PPRES	0x40
#define	CLK_TEMP	0x50
#define	CLK_IRQ		0x60
#define	CLK_PSTS2	0x70

#define	CLK_CTRL_IEN_FAN	0x80	/* intr enable: fan failure */
#define	CLK_CTRL_IEN_DC		0x40	/* intr enable: pwr supply DC */
#define	CLK_CTRL_IEN_AC		0x20	/* intr enable: AC pwr supply */
#define	CLK_CTRL_IEN_BRD	0x10	/* intr enable: board insert */
#define	CLK_CTRL_POFF		0x08	/* turn off system power */
#define	CLK_CTRL_LLED		0x04	/* left led (reversed) */
#define	CLK_CTRL_MLED		0x02	/* middle led */
#define	CLK_CTRL_RLED		0x01	/* right led */
@


1.1
log
@driver for "clock-board" (mainly blinky lights, but also has information about the chassis)
@
text
@d1 1
a1 1
/*	$OpenBSD$	*/
d38 8
a45 3
#define	CLK_CTRL_LLED	0x04	/* left led (reversed) */
#define	CLK_CTRL_MLED	0x02	/* middle led */
#define	CLK_CTRL_RLED	0x01	/* right led */
@

