<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: HPCA 2005</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/hpca/hpca2005">11. HPCA 2005:
San Francisco, CA, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/hpca/hpca2005">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/hpca/hpca2005">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/hpca/hpca2005">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/hpca/hpca2005">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/hpca/index.html">back to HPCA</a></p> 
<ul>
</ul>

 

<h2>Keynote</h2>
 

<ul>
</ul>



<h2>Processor Architecture</h2>
 

<ul>
<li id="TuckT05"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tuck:Nathan">Nathan Tuck</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>:<br /><b>Multithreaded Value Prediction.</b> 5-15<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.22"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/TuckT05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/TuckT05.xml">XML</a></small></small></li>
<li id="KirmanKCM05"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kirman:Nevin">Nevin Kirman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kirman:Meyrem">Meyrem Kirman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chaudhuri:Mainak">Mainak Chaudhuri</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mart=iacute=nez:Jos=eacute=_F=">Jos&#233; F. Mart&#237;nez</a>:<br /><b>Checkpointed Early Load Retirement.</b> 16-27<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.9"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KirmanKCM05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KirmanKCM05.xml">XML</a></small></small></li>
<li id="BalasubramonianMRV05"><a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Muralimanohar:Naveen">Naveen Muralimanohar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ramani:Karthik">Karthik Ramani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Venkatachalapathy:Venkatanand">Venkatanand Venkatachalapathy</a>:<br /><b>Microarchitectural Wire Management for Performance and Power in Partitioned Architectures.</b> 28-39<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.21"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/BalasubramonianMRV05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/BalasubramonianMRV05.xml">XML</a></small></small></li>
<li id="KondoN05"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kondo:Masaaki">Masaaki Kondo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nakamura:Hiroshi">Hiroshi Nakamura</a>:<br /><b>A Small, Fast and Low-Power Register File by Bit-Partitioning.</b> 40-49<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.3"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KondoN05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KondoN05.xml">XML</a></small></small></li>
</ul>



<h2>Temperature, Energy, and Power</h2>
 

<ul>
<li id="SundaresanM05"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sundaresan:Krishnan">Krishnan Sundaresan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahapatra:Nihar_R=">Nihar R. Mahapatra</a>:<br /><b>Accurate Energy Dissipation and Thermal Modeling for Nanometer-Scale Buses.</b> 51-60<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.5"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SundaresanM05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SundaresanM05.xml">XML</a></small></small></li>
<li id="ChaparroMGG05"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chaparro:Pedro">Pedro Chaparro</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Magklis:Grigorios">Grigorios Magklis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Jos=eacute=">Jos&#233; Gonz&#225;lez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>Distributing the Frontend for Temperature Reduction.</b> 61-70<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.12"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ChaparroMGG05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ChaparroMGG05.xml">XML</a></small></small></li>
<li id="LiBHS05"><a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Yingmin">Yingmin Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brooks:David_M=">David M. Brooks</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Zhigang">Zhigang Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Skadron:Kevin">Kevin Skadron</a>:<br /><b>Performance, Energy, and Thermal Considerations for SMT and CMP Architectures.</b> 71-82<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.25"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/LiBHS05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/LiBHS05.xml">XML</a></small></small></li>
<li id="VenkatesanAR05"><a href="http://dblp.dagstuhl.de/pers/hc/v/Venkatesan:Ravi_K=">Ravi K. Venkatesan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Al=Zawawi:Ahmed_S=">Ahmed S. Al-Zawawi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rotenberg:Eric">Eric Rotenberg</a>:<br /><b>Tapping ZettaRAM<sup>TM</sup> for Low-Power Memory Systems.</b> 83-94<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.35"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/VenkatesanAR05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/VenkatesanAR05.xml">XML</a></small></small></li>
</ul>



<h2>Communication Architectures</h2>
 

<ul>
<li id="WillmannKRP05"><a href="http://dblp.dagstuhl.de/pers/hc/w/Willmann:Paul">Paul Willmann</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Hyong=youb">Hyong-youb Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rixner:Scott">Scott Rixner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pai:Vijay_S=">Vijay S. Pai</a>:<br /><b>An Efficient Programmable 10 Gigabit Ethernet Network Interface Card.</b> 96-107<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.6"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/WillmannKRP05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/WillmannKRP05.xml">XML</a></small></small></li>
<li id="DuatoJFNGF05"><a href="http://dblp.dagstuhl.de/pers/hc/d/Duato:Jos=eacute=">Jos&#233; Duato</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Johnson:Ian">Ian Johnson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Flich:Jose">Jose Flich</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Naven:Finbar">Finbar Naven</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Garc=iacute=a:Pedro_Javier">Pedro Javier Garc&#237;a</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Frin=oacute=s:Teresa_Nachiondo">Teresa Nachiondo Frin&#243;s</a>:<br /><b>A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks.</b> 108-119<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.1"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/DuatoJFNGF05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/DuatoJFNGF05.xml">XML</a></small></small></li>
<li id="ChenPWHP05"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Xuning">Xuning Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Peh:Li=Shiuan">Li-Shiuan Peh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wei:Gu=Yeon">Gu-Yeon Wei</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Yue=Kai">Yue-Kai Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Prucnal:Paul_R=">Paul R. Prucnal</a>:<br /><b>Exploring the Design Space of Power-Aware Opto-Electronic Networked Systems.</b> 120-131<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/HPCA.2005.15"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ChenPWHP05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ChenPWHP05.xml">XML</a></small></small></li>
<li id="AhnED05"><a href="http://dblp.dagstuhl.de/pers/hc/a/Ahn:Jung_Ho">Jung Ho Ahn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Erez:Mattan">Mattan Erez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>:<br /><b>Scatter-Add in Data Parallel Architectures.</b> 132-142<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/HPCA.2005.30"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/AhnED05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/AhnED05.xml">XML</a></small></small></li>
</ul>



<h2>Energy and Power</h2>
 

<ul>
<li id="JonesOAG05"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jones:Timothy_M=">Timothy M. Jones</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/O=Boyle:Michael_F=_P=">Michael F. P. O'Boyle</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Abella:Jaume">Jaume Abella</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>Software Directed Issue Queue Power Reduction.</b> 144-153<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.32"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/JonesOAG05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/JonesOAG05.xml">XML</a></small></small></li>
<li id="MengSK05"><a href="http://dblp.dagstuhl.de/pers/hc/m/Meng:Yan">Yan Meng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sherwood:Timothy">Timothy Sherwood</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kastner:Ryan">Ryan Kastner</a>:<br /><b>On the Limits of Leakage Power Reduction in Caches.</b> 154-165<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.23"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MengSK05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MengSK05.xml">XML</a></small></small></li>
<li id="HasanJVB05"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hasan:Jahangir">Jahangir Hasan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jalote:Ankit">Ankit Jalote</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brodley:Carla_E=">Carla E. Brodley</a>:<br /><b>Heat Stroke: Power-Density-Based Denial of Service in SMT.</b> 166-177<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.16"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HasanJVB05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HasanJVB05.xml">XML</a></small></small></li>
<li id="WuJMC05"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Qiang">Qiang Wu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Juang:Philo">Philo Juang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martonosi:Margaret">Margaret Martonosi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Clark:Douglas_W=">Douglas W. Clark</a>:<br /><b>Voltage and Frequency Control With Adaptive Reaction Time in Multiple-Clock-Domain Processors.</b> 178-189<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.43"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/WuJMC05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/WuJMC05.xml">XML</a></small></small></li>
</ul>



<h2>Memory System Issues</h2>
 

<ul>
<li id="JaleelJ05"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jaleel:Aamer">Aamer Jaleel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jacob:Bruce_L=">Bruce L. Jacob</a>:<br /><b>Using Virtual Load/Store Queues (VLSQs) to Reduce the Negative Effects of Reordered Memory Instructions.</b> 191-200<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.42"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/JaleelJ05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/JaleelJ05.xml">XML</a></small></small></li>
<li id="HallnorR05"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hallnor:Erik_G=">Erik G. Hallnor</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reinhardt:Steven_K=">Steven K. Reinhardt</a>:<br /><b>A Unified Compressed Memory Hierarchy.</b> 201-212<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.4"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HallnorR05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HallnorR05.xml">XML</a></small></small></li>
<li id="ZhuZ05"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhu:Zhichun">Zhichun Zhu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Zhao">Zhao Zhang</a>:<br /><b>A Performance Comparison of DRAM Memory System Optimizations for SMT Processors.</b> 213-224<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.2"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ZhuZ05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ZhuZ05.xml">XML</a></small></small></li>
<li id="SpracklenCA05"><a href="http://dblp.dagstuhl.de/pers/hc/s/Spracklen:Lawrence">Lawrence Spracklen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chou:Yuan">Yuan Chou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Abraham:Santosh_G=">Santosh G. Abraham</a>:<br /><b>Effective Instruction Prefetching in Chip Multiprocessors for Modern Commercial Applications.</b> 225-236<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.13"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SpracklenCA05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SpracklenCA05.xml">XML</a></small></small></li>
</ul>



<h2>Industrial Perspectives (I)</h2>
 

<ul>
<li id="JacobsonBHBZEEGLST05"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jacobson:Hans_M=">Hans M. Jacobson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bose:Pradip">Pradip Bose</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Zhigang">Zhigang Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Buyuktosunoglu:Alper">Alper Buyuktosunoglu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zyuban:Victor_V=">Victor V. Zyuban</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eickemeyer:Richard_J=">Richard J. Eickemeyer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eisen:Lee">Lee Eisen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Griswell:John">John Griswell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Logan:Doug">Doug Logan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sinharoy:Balaram">Balaram Sinharoy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tendler:Joel_M=">Joel M. Tendler</a>:<br /><b>Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors.</b> 238-242<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.33"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/JacobsonBHBZEEGLST05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/JacobsonBHBZEEGLST05.xml">XML</a></small></small></li>
<li id="MukherjeeER05"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mukherjee:Shubhendu_S=">Shubhendu S. Mukherjee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Emer:Joel_S=">Joel S. Emer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reinhardt:Steven_K=">Steven K. Reinhardt</a>:<br /><b>The Soft Error Problem: An Architectural Perspective.</b> 243-247<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.37"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MukherjeeER05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MukherjeeER05.xml">XML</a></small></small></li>
<li id="SpracklenA05"><a href="http://dblp.dagstuhl.de/pers/hc/s/Spracklen:Lawrence">Lawrence Spracklen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Abraham:Santosh_G=">Santosh G. Abraham</a>:<br /><b>Chip Multithreading: Opportunities and Challenges.</b> 248-252<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.10"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SpracklenA05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SpracklenA05.xml">XML</a></small></small></li>
<li id="RanganathanJ05"><a href="http://dblp.dagstuhl.de/pers/hc/r/Ranganathan:Parthasarathy">Parthasarathy Ranganathan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jouppi:Norman_P=">Norman P. Jouppi</a>:<br /><b>Enterprise IT Trends and Implications for Architecture Research.</b> 253-256<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.14"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/RanganathanJ05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/RanganathanJ05.xml">XML</a></small></small></li>
</ul>



<h2>Industrial Perspectives (II)</h2>
 

<ul>
<li id="Hofstee05"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hofstee:H=_Peter">H. Peter Hofstee</a>:<br /><b>Power Efficient Processor Architecture and The Cell Processor.</b> 258-262<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.26"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/Hofstee05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/Hofstee05.xml">XML</a></small></small></li>
</ul>



<h2>Panel:
New Opportunities for Computer Architecture Research:
An Industrial Perspective</h2>
 

<ul>
</ul>



<h2>Evaluation Methodologies</h2>
 

<ul>
<li id="YiKSLH05"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yi:Joshua_J=">Joshua J. Yi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kodakara:Sreekumar_V=">Sreekumar V. Kodakara</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sendag:Resit">Resit Sendag</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lilja:David_J=">David J. Lilja</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hawkins:Douglas_M=">Douglas M. Hawkins</a>:<br /><b>Characterizing and Comparing Prevailing Simulation Techniques.</b> 266-277<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.8"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/YiKSLH05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/YiKSLH05.xml">XML</a></small></small></li>
<li id="LauSC05"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lau:Jeremy">Jeremy Lau</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schoenmackers:Stefan">Stefan Schoenmackers</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Calder:Brad">Brad Calder</a>:<br /><b>Transition Phase Classification and Prediction.</b> 278-289<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.39"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/LauSC05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/LauSC05.xml">XML</a></small></small></li>
</ul>



<h2>Software Debugging Support</h2>
 

<ul>
<li id="QinLZ05"><a href="http://dblp.dagstuhl.de/pers/hc/q/Qin:Feng">Feng Qin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lu:Shan">Shan Lu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhou:Yuanyuan">Yuanyuan Zhou</a>:<br /><b>SafeMem: Exploiting ECC-Memory for Detecting Memory Leaks and Memory Corruption During Production Runs.</b> 291-302<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.29"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/QinLZ05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/QinLZ05.xml">XML</a></small></small></li>
<li id="CorlissLR05"><a href="http://dblp.dagstuhl.de/pers/hc/c/Corliss:Marc_L=">Marc L. Corliss</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lewis:E=_Christopher">E. Christopher Lewis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Roth:Amir">Amir Roth</a>:<br /><b>Low-Overhead Interactive Debugging via Dynamic Instrumentation with DISE.</b> 303-314<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.18"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/CorlissLR05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/CorlissLR05.xml">XML</a></small></small></li>
</ul>



<h2>Multiprocessors and Multithreading</h2>
 

<ul>
<li id="AnanianAKLL05"><a href="http://dblp.dagstuhl.de/pers/hc/a/Ananian:C=_Scott">C. Scott Ananian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Asanovic:Krste">Krste Asanovic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kuszmaul:Bradley_C=">Bradley C. Kuszmaul</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Leiserson:Charles_E=">Charles E. Leiserson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lie:Sean">Sean Lie</a>:<br /><b>Unbounded Transactional Memory.</b> 316-327<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.41"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/AnanianAKLL05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/AnanianAKLL05.xml">XML</a></small></small></li>
<li id="MartyBHHMW05"><a href="http://dblp.dagstuhl.de/pers/hc/m/Marty:Michael_R=">Michael R. Marty</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bingham:Jesse_D=">Jesse D. Bingham</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Alan_J=">Alan J. Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martin:Milo_M=_K=">Milo M. K. Martin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:David_A=">David A. Wood</a>:<br /><b>Improving Multiple-CMP Systems Using Token Coherence.</b> 328-339<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.17"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MartyBHHMW05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MartyBHHMW05.xml">XML</a></small></small></li>
<li id="ChandraGKS05"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chandra:Dhruba">Dhruba Chandra</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Guo:Fei">Fei Guo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Seongbeom">Seongbeom Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Solihin:Yan">Yan Solihin</a>:<br /><b>Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture.</b> 340-351<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.27"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ChandraGKS05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ChandraGKS05.xml">XML</a></small></small></li>
<li id="ZhangGYZG05"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Youtao">Youtao Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gao:Lan">Lan Gao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yang_0002:Jun">Jun Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Xiangyu">Xiangyu Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Rajiv">Rajiv Gupta</a>:<br /><b>SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors.</b> 352-362<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2005.31"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ZhangGYZG05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ZhangGYZG05.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
