% -*- mode: fundamental -*-

% ****************************************************************

\chapter{Advanced topics not covered in this book}

\markboth{Ch \arabic{chapter}: Pending (DRAFT)}{\copyrightnotice}

\setcounter{page}{1}
% \renewcommand{\thepage}{\arabic{page}}
\renewcommand{\thepage}{\arabic{chapter}-\arabic{page}}

\label{ch_Not_Covered}

% ****************************************************************

\section{Advanced branch prediction}

Is a form of online machine-learning (past history is the ``training data'').

Branch instruction taken/not-taken hints.

Hysteresis in prediction.

Branch-Target buffers (BTBs)

Return-Address Stacks (RASs)

% ****************************************************************

\section{Caches}

Separate I- and D-caches.

FENCE.I: for ``manual'' I- and D-Mem coherence.

FENCE: flushing caches for for devices.

Multi-level caches and cache hierarchies.

Non-blocking caches.

Cache-coherence.

% ****************************************************************

\section{Compressed instructions}

Implementation: wholly in Decode stage.  Can be shared between Fife and Drum.

Affect of compressed instructions on Fetch.

Affect of compressed instructions on PC-prediction.

Affect of non-32-bit alignment of compressed instructions.

% ****************************************************************

\section{AMO operations}

LR, SC, AMOxxx instructions and their implementation in the memory system.

% ****************************************************************

\section{Linux and server-class capability}

Multiple privilege levels: Machine, Supervisor, User

Interrupt/trap delegation.

Advanced: Hypervisor support

Page Tables, TLBs, Virtual Memory.

Memory Protection with PMPs.

% ****************************************************************

\subsection{RISC-V ISA Formal Specification}

Sail model

% ****************************************************************
