// Seed: 517851583
module module_0 (
    output tri1 id_0,
    output tri id_1,
    output tri id_2,
    input wor id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output wand id_7,
    input wand id_8,
    input supply1 id_9,
    output wand id_10,
    input wire id_11
);
  assign id_1 = 1;
  wand id_13 = 1;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input tri id_2,
    output tri id_3,
    output wire id_4,
    output uwire id_5,
    output wor id_6,
    output logic id_7,
    input tri1 id_8,
    input tri0 id_9,
    output wire id_10,
    input tri id_11,
    input tri0 id_12,
    input tri id_13,
    input uwire id_14,
    output tri1 id_15,
    input supply1 id_16,
    output tri0 id_17,
    output wor id_18,
    output tri id_19
    , id_22,
    output uwire id_20
);
  final
    if (id_14) @(1);
    else id_7 <= 1;
  wire id_23, id_24, id_25 = id_25;
  module_0(
      id_20, id_1, id_3, id_8, id_2, id_12, id_3, id_17, id_16, id_9, id_3, id_13
  );
endmodule
