// Seed: 3938834737
module module_0;
  always @(id_1) id_2 <= id_2;
  assign id_1 = -1;
  assign id_1 = {1'b0};
  reg id_3;
  assign module_1.id_2 = 0;
  assign id_2 = id_3.id_2;
endmodule
program module_1;
  supply1 id_1, id_2 = 1'b0;
  assign id_1 = -1;
  wire id_3;
  module_0 modCall_1 ();
  integer id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_11;
  wire id_17;
  module_0 modCall_1 ();
endmodule
