{"vcs1":{"timestamp_begin":1682794167.624631739, "rt":0.53, "ut":0.25, "st":0.11}}
{"vcselab":{"timestamp_begin":1682794168.217822211, "rt":0.41, "ut":0.22, "st":0.12}}
{"link":{"timestamp_begin":1682794168.681354504, "rt":0.50, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682794167.289373249}
{"VCS_COMP_START_TIME": 1682794167.289373249}
{"VCS_COMP_END_TIME": 1682794169.242122944}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341084}}
{"stitch_vcselab": {"peak_mem": 238984}}
