# aclk {FREQ_HZ 294997050 CLK_DOMAIN kria_starter_kit_clk_wiz_0_0_clk_out1 PHASE 0.0}
# Clock Domain: kria_starter_kit_clk_wiz_0_0_clk_out1
create_clock -name aclk -period 3.390 [get_ports aclk]
# Generated clocks
