<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.1" xml:lang="en-US">
  <compounddef id="struct_t_i_m___type_def" kind="struct" language="C++" prot="public">
    <compoundname>TIM_TypeDef</compoundname>
    <includes refid="stm32f103xb_8h" local="no">stm32f103xb.h</includes>
      <sectiondef kind="public-attrib">
      <memberdef kind="variable" id="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CR1</definition>
        <argsstring></argsstring>
        <name>CR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM control register 1, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="479" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="479" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1afdfa307571967afb1d97943e982b6586" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CR2</definition>
        <argsstring></argsstring>
        <name>CR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM control register 2, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="480" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="480" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a2870732a4fc2ecd7bbecfbcbbf5528b7" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t SMCR</definition>
        <argsstring></argsstring>
        <name>SMCR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM slave Mode Control register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="481" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="481" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t DIER</definition>
        <argsstring></argsstring>
        <name>DIER</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM DMA/interrupt enable register, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="482" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="482" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t SR</definition>
        <argsstring></argsstring>
        <name>SR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM status register, Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="483" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="483" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a196ebdaac12b21e90320c6175da78ef6" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t EGR</definition>
        <argsstring></argsstring>
        <name>EGR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM event generation register, Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="484" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="484" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CCMR1</definition>
        <argsstring></argsstring>
        <name>CCMR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare mode register 1, Address offset: 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="485" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="485" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a091452256c9a16c33d891f4d32b395bf" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CCMR2</definition>
        <argsstring></argsstring>
        <name>CCMR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare mode register 2, Address offset: 0x1C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="486" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="486" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a098110becfef10e1fd1b6a4f874da496" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CCER</definition>
        <argsstring></argsstring>
        <name>CCER</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare enable register, Address offset: 0x20 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="487" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="487" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a6095a27d764d06750fc0d642e08f8b2a" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CNT</definition>
        <argsstring></argsstring>
        <name>CNT</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM counter register, Address offset: 0x24 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="488" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="488" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a9d4c753f09cbffdbe5c55008f0e8b180" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t PSC</definition>
        <argsstring></argsstring>
        <name>PSC</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM prescaler register, Address offset: 0x28 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="489" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="489" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1af17f19bb4aeea3cc14fa73dfa7772cb8" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t ARR</definition>
        <argsstring></argsstring>
        <name>ARR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM auto-reload register, Address offset: 0x2C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="490" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="490" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1aa1b1b7107fcf35abe39d20f5dfc230ee" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t RCR</definition>
        <argsstring></argsstring>
        <name>RCR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM repetition counter register, Address offset: 0x30 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="491" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="491" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1adab1e24ef769bbcb3e3769feae192ffb" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CCR1</definition>
        <argsstring></argsstring>
        <name>CCR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare register 1, Address offset: 0x34 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="492" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="492" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1ab90aa584f07eeeac364a67f5e05faa93" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CCR2</definition>
        <argsstring></argsstring>
        <name>CCR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare register 2, Address offset: 0x38 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="493" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="493" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a27a478cc47a3dff478555ccb985b06a2" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CCR3</definition>
        <argsstring></argsstring>
        <name>CCR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare register 3, Address offset: 0x3C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="494" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="494" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a85fdb75569bd7ea26fa48544786535be" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CCR4</definition>
        <argsstring></argsstring>
        <name>CCR4</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare register 4, Address offset: 0x40 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="495" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="495" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t BDTR</definition>
        <argsstring></argsstring>
        <name>BDTR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM break and dead-time register, Address offset: 0x44 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="496" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="496" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1af6225cb8f4938f98204d11afaffd41c9" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t DCR</definition>
        <argsstring></argsstring>
        <name>DCR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM DMA control register, Address offset: 0x48 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="497" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="497" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1ab9087f2f31dd5edf59de6a59ae4e67ae" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t DMAR</definition>
        <argsstring></argsstring>
        <name>DMAR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM DMA address for full transfer register, Address offset: 0x4C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="498" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="498" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a75ade4a9b3d40781fd80ce3e6589e98b" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t OR</definition>
        <argsstring></argsstring>
        <name>OR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM option register, Address offset: 0x50 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="499" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="499" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>TIM Timers. </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="477" column="1" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="478" bodyend="500"/>
    <listofallmembers>
      <member refid="struct_t_i_m___type_def_1af17f19bb4aeea3cc14fa73dfa7772cb8" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>ARR</name></member>
      <member refid="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>BDTR</name></member>
      <member refid="struct_t_i_m___type_def_1a098110becfef10e1fd1b6a4f874da496" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>CCER</name></member>
      <member refid="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>CCMR1</name></member>
      <member refid="struct_t_i_m___type_def_1a091452256c9a16c33d891f4d32b395bf" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>CCMR2</name></member>
      <member refid="struct_t_i_m___type_def_1adab1e24ef769bbcb3e3769feae192ffb" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>CCR1</name></member>
      <member refid="struct_t_i_m___type_def_1ab90aa584f07eeeac364a67f5e05faa93" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>CCR2</name></member>
      <member refid="struct_t_i_m___type_def_1a27a478cc47a3dff478555ccb985b06a2" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>CCR3</name></member>
      <member refid="struct_t_i_m___type_def_1a85fdb75569bd7ea26fa48544786535be" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>CCR4</name></member>
      <member refid="struct_t_i_m___type_def_1a6095a27d764d06750fc0d642e08f8b2a" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>CNT</name></member>
      <member refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>CR1</name></member>
      <member refid="struct_t_i_m___type_def_1afdfa307571967afb1d97943e982b6586" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>CR2</name></member>
      <member refid="struct_t_i_m___type_def_1af6225cb8f4938f98204d11afaffd41c9" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>DCR</name></member>
      <member refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>DIER</name></member>
      <member refid="struct_t_i_m___type_def_1ab9087f2f31dd5edf59de6a59ae4e67ae" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>DMAR</name></member>
      <member refid="struct_t_i_m___type_def_1a196ebdaac12b21e90320c6175da78ef6" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>EGR</name></member>
      <member refid="struct_t_i_m___type_def_1a75ade4a9b3d40781fd80ce3e6589e98b" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>OR</name></member>
      <member refid="struct_t_i_m___type_def_1a9d4c753f09cbffdbe5c55008f0e8b180" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>PSC</name></member>
      <member refid="struct_t_i_m___type_def_1aa1b1b7107fcf35abe39d20f5dfc230ee" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>RCR</name></member>
      <member refid="struct_t_i_m___type_def_1a2870732a4fc2ecd7bbecfbcbbf5528b7" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>SMCR</name></member>
      <member refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>SR</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
