--------------------------------------------------------------------------------
--  File:       fmc_ctrl.vhd
--  Desc:       Autogenerated block control module.
--
--  Author:     Isa Uzun - Diamond Light Source
--------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library work;
use work.addr_defines.all;
use work.top_defines.all;

entity fmc_ctrl is
port (
    -- Clock and Reset
    clk_i               : in std_logic;
    reset_i             : in std_logic;
    sysbus_i            : in sysbus_t;
    posbus_i            : in posbus_t;
    -- Block Parameters
    FMC_PRSNT       : in  std_logic_vector(31 downto 0);
    LINK_UP       : in  std_logic_vector(31 downto 0);
    ERROR_COUNT       : in  std_logic_vector(31 downto 0);
    LA_P_ERROR       : in  std_logic_vector(31 downto 0);
    LA_N_ERROR       : in  std_logic_vector(31 downto 0);
    GTREFCLK       : in  std_logic_vector(31 downto 0);
    FMC_CLK0       : in  std_logic_vector(31 downto 0);
    FMC_CLK1       : in  std_logic_vector(31 downto 0);
    SOFT_RESET       : out std_logic_vector(31 downto 0);
    SOFT_RESET_WSTB  : out std_logic;
    EXT_CLK       : in  std_logic_vector(31 downto 0);
    LOOP_PERIOD       : out std_logic_vector(31 downto 0);
    LOOP_PERIOD_WSTB  : out std_logic;
    -- Memory Bus Interface
    read_strobe_i       : in  std_logic;
    read_address_i      : in  std_logic_vector(BLK_AW-1 downto 0);
    read_data_o         : out std_logic_vector(31 downto 0);
    read_ack_o          : out std_logic;

    write_strobe_i      : in  std_logic;
    write_address_i     : in  std_logic_vector(BLK_AW-1 downto 0);
    write_data_i        : in  std_logic_vector(31 downto 0);
    write_ack_o         : out std_logic
);
end fmc_ctrl;

architecture rtl of fmc_ctrl is

signal read_addr        : natural range 0 to (2**read_address_i'length - 1);
signal write_addr       : natural range 0 to (2**write_address_i'length - 1);


begin

-- Unused outputs
read_ack_o <= '0';
write_ack_o <= '0';

read_addr <= to_integer(unsigned(read_address_i));
write_addr <= to_integer(unsigned(write_address_i));

--
-- Control System Interface
--
REG_WRITE : process(clk_i)
begin
    if rising_edge(clk_i) then
        if (reset_i = '1') then
            SOFT_RESET <= (others => '0');
            SOFT_RESET_WSTB <= '0';
            LOOP_PERIOD <= (others => '0');
            LOOP_PERIOD_WSTB <= '0';
        else
            SOFT_RESET_WSTB <= '0';
            LOOP_PERIOD_WSTB <= '0';

            if (write_strobe_i = '1') then
                -- Input Select Control Registers
                if (write_addr = FMC_SOFT_RESET) then
                    SOFT_RESET <= write_data_i;
                    SOFT_RESET_WSTB <= '1';
                end if;
                if (write_addr = FMC_LOOP_PERIOD) then
                    LOOP_PERIOD <= write_data_i;
                    LOOP_PERIOD_WSTB <= '1';
                end if;

            end if;
        end if;
    end if;
end process;

--
-- Status Register Read
--
REG_READ : process(clk_i)
begin
    if rising_edge(clk_i) then
        if (reset_i = '1') then
            read_data_o <= (others => '0');
        else
            case (read_addr) is
                when FMC_FMC_PRSNT =>
                    read_data_o <= FMC_PRSNT;
                when FMC_LINK_UP =>
                    read_data_o <= LINK_UP;
                when FMC_ERROR_COUNT =>
                    read_data_o <= ERROR_COUNT;
                when FMC_LA_P_ERROR =>
                    read_data_o <= LA_P_ERROR;
                when FMC_LA_N_ERROR =>
                    read_data_o <= LA_N_ERROR;
                when FMC_GTREFCLK =>
                    read_data_o <= GTREFCLK;
                when FMC_FMC_CLK0 =>
                    read_data_o <= FMC_CLK0;
                when FMC_FMC_CLK1 =>
                    read_data_o <= FMC_CLK1;
                when FMC_EXT_CLK =>
                    read_data_o <= EXT_CLK;
                when others =>
                    read_data_o <= (others => '0');
            end case;
        end if;
    end if;
end process;

--
-- Instantiate Delay Blocks for System and Position Bus Fields
--



end rtl;