
---------- Begin Simulation Statistics ----------
final_tick                               113765912000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 270886                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669800                       # Number of bytes of host memory used
host_op_rate                                   296435                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   369.16                       # Real time elapsed on the host
host_tick_rate                              308175725                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431867                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.113766                       # Number of seconds simulated
sim_ticks                                113765912000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431867                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.137659                       # CPI: cycles per instruction
system.cpu.discardedOps                        729494                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2864367                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.878998                       # IPC: instructions per cycle
system.cpu.numCycles                        113765912                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954855     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646356     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534684     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431867                       # Class of committed instruction
system.cpu.tickCycles                       110901545                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6562                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46437                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        47286                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          541                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        97130                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            545                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20634594                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16527114                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            153917                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8837434                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8746802                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.974453                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050603                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                312                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433997                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300037                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133960                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1206                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35670617                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35670617                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35673952                       # number of overall hits
system.cpu.dcache.overall_hits::total        35673952                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        66703                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66703                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        66729                       # number of overall misses
system.cpu.dcache.overall_misses::total         66729                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6012015000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6012015000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6012015000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6012015000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35737320                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35737320                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35740681                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35740681                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001866                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001866                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001867                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001867                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 90131.103549                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90131.103549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 90095.985254                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90095.985254                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46443                       # number of writebacks
system.cpu.dcache.writebacks::total             46443                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17393                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17393                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17393                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17393                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        49310                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49310                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        49330                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49330                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4722182000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4722182000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4723840000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4723840000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001380                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001380                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001380                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001380                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 95765.199757                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95765.199757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 95759.983783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95759.983783                       # average overall mshr miss latency
system.cpu.dcache.replacements                  47282                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21471323                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21471323                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11370                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11370                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    354514000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    354514000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21482693                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21482693                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000529                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000529                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31179.771328                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31179.771328                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          872                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          872                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10498                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10498                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    298837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    298837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28466.088779                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28466.088779                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14199294                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14199294                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5657501000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5657501000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254627                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254627                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 102244.609907                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102244.609907                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16521                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16521                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4423345000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4423345000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 113968.489127                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 113968.489127                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3335                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3335                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.007736                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007736                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           20                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           20                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1658000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1658000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005951                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005951                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        82900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        82900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 113765912000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2036.128954                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35901446                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             49330                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            727.781188                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2036.128954                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994204                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994204                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1602                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         287400090                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        287400090                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113765912000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 113765912000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 113765912000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49921364                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17208247                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10039410                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28666270                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28666270                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28666270                       # number of overall hits
system.cpu.icache.overall_hits::total        28666270                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          518                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            518                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          518                       # number of overall misses
system.cpu.icache.overall_misses::total           518                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52727000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52727000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52727000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52727000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28666788                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28666788                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28666788                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28666788                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101789.575290                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101789.575290                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101789.575290                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101789.575290                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          518                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          518                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          518                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          518                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51691000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51691000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51691000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51691000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99789.575290                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99789.575290                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99789.575290                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99789.575290                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28666270                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28666270                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          518                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           518                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52727000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52727000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28666788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28666788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101789.575290                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101789.575290                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51691000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51691000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99789.575290                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99789.575290                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 113765912000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           517.040310                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28666788                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               518                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          55341.289575                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   517.040310                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.252461                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.252461                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          518                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          518                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.252930                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         229334822                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        229334822                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113765912000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 113765912000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 113765912000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 113765912000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431867                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 9961                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9967                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
system.l2.overall_hits::.cpu.data                9961                       # number of overall hits
system.l2.overall_hits::total                    9967                       # number of overall hits
system.l2.demand_misses::.cpu.inst                512                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39369                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39881                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               512                       # number of overall misses
system.l2.overall_misses::.cpu.data             39369                       # number of overall misses
system.l2.overall_misses::total                 39881                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49998000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4366643000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4416641000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49998000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4366643000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4416641000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              518                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            49330                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49848                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             518                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           49330                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49848                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.988417                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.798074                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.800052                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.988417                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.798074                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.800052                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97652.343750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110915.771292                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110745.492841                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97652.343750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110915.771292                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110745.492841                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6500                       # number of writebacks
system.l2.writebacks::total                      6500                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39875                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39875                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39698000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3578955000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3618653000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39698000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3578955000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3618653000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.986486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.797973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.799932                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.986486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.797973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.799932                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77686.888454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90919.494970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90749.918495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77686.888454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90919.494970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90749.918495                       # average overall mshr miss latency
system.l2.replacements                           7107                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46443                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46443                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46443                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46443                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4306909000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4306909000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110968.489127                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110968.489127                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3530669000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3530669000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90968.489127                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90968.489127                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49998000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49998000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.988417                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988417                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97652.343750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97652.343750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39698000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39698000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.986486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77686.888454                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77686.888454                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9961                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9961                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          557                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             557                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     59734000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     59734000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        10518                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10518                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.052957                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.052957                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 107242.369838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107242.369838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          552                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          552                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     48286000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     48286000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.052481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.052481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87474.637681                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87474.637681                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 113765912000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26430.450997                       # Cycle average of tags in use
system.l2.tags.total_refs                       97107                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39875                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.435285                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       341.774716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26088.676282                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.010430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.796163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.806593                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1945                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30613                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1593683                       # Number of tag accesses
system.l2.tags.data_accesses                  1593683                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113765912000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016324754500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          359                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          359                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              115436                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6122                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39875                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6500                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39875                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6500                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       7.77                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39875                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6500                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     111.016713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.993864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1729.236487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          358     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           359                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.019499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.018502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.189556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.28%      0.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              349     97.21%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      2.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           359                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2552000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               416000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     22.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  113765551000                       # Total gap between requests
system.mem_ctrls.avgGap                    2453165.52                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2519040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       414016                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 287467.479713958630                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 22142309.200668122619                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3639192.027924849652                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          511                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39364                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6500                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13471250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1557557000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 844716847000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26362.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39568.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 129956438.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2519296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2552000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       416000                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       416000                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          511                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        39364                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39875                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6500                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6500                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       287467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     22144559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         22432027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       287467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       287467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      3656631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         3656631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      3656631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       287467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     22144559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        26088658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39871                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6469                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          423                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               823447000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             199355000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1571028250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20652.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39402.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               22293                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5354                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            55.91                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.76                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        18692                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   158.661245                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   120.404180                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   152.892620                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         7608     40.70%     40.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7838     41.93%     82.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1233      6.60%     89.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1036      5.54%     94.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          650      3.48%     98.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           84      0.45%     98.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           47      0.25%     98.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           43      0.23%     99.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          153      0.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        18692                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2551744                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             414016                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               22.429777                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                3.639192                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.20                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               59.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 113765912000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        67180260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        35703360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      141607620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      16594380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8980505040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21431950980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  25638151680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   56311693320                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   494.978613                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  66453118500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3798860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  43513933500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        66287760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        35232780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      143071320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17173800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8980505040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21563746950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  25527165600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   56333183250                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   495.167509                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  66165666250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3798860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  43801385750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 113765912000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1063                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6500                       # Transaction distribution
system.membus.trans_dist::CleanEvict               62                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1063                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        86312                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  86312                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2968000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2968000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39875                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39875    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39875                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 113765912000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            72437000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          213406000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             11036                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        52943                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1446                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38812                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38812                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           518                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10518                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1036                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       145942                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                146978                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6129472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6162624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7107                       # Total snoops (count)
system.tol2bus.snoopTraffic                    416000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            56955                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010008                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.100242                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  56389     99.01%     99.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    562      0.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              56955                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 113765912000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          190016000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1554999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         147994995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
