

================================================================
== Vivado HLS Report for 'read_data'
================================================================
* Date:           Fri Mar 13 22:15:17 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution5
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.28|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   67|   67|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.35ns
ST_1: stg_6 [1/1] 1.35ns
:0  br label %1


 <State 2>: 4.05ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: r [1/1] 0.00ns
:1  %r = phi i4 [ 0, %0 ], [ %r_mid2, %.reset ]

ST_2: c [1/1] 0.00ns
:2  %c = phi i4 [ 0, %0 ], [ %c_1, %.reset ]

ST_2: exitcond_flatten [1/1] 1.97ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.72ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_12 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: exitcond4 [1/1] 1.88ns
.reset:2  %exitcond4 = icmp eq i4 %c, -8

ST_2: c_mid2 [1/1] 1.37ns
.reset:3  %c_mid2 = select i1 %exitcond4, i4 0, i4 %c

ST_2: c_1 [1/1] 0.80ns
.reset:24  %c_1 = add i4 %c_mid2, 1


 <State 3>: 6.28ns
ST_3: r_s [1/1] 0.80ns
.reset:4  %r_s = add i4 %r, 1

ST_3: r_mid2 [1/1] 1.37ns
.reset:5  %r_mid2 = select i1 %exitcond4, i4 %r_s, i4 %r

ST_3: tmp_3 [1/1] 0.00ns
.reset:6  %tmp_3 = trunc i4 %r_mid2 to i3

ST_3: tmp [1/1] 0.00ns
.reset:7  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_3, i3 0)

ST_3: c_cast6 [1/1] 0.00ns
.reset:8  %c_cast6 = zext i4 %c_mid2 to i6

ST_3: tmp_1 [1/1] 1.72ns
.reset:12  %tmp_1 = add i6 %tmp, %c_cast6

ST_3: tmp_2 [1/1] 0.00ns
.reset:13  %tmp_2 = zext i6 %tmp_1 to i64

ST_3: input_addr [1/1] 0.00ns
.reset:14  %input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_2

ST_3: input_load [2/2] 2.39ns
.reset:15  %input_load = load i16* %input_addr, align 2


 <State 4>: 4.78ns
ST_4: stg_25 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @str2)

ST_4: empty [1/1] 0.00ns
.reset:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_4: stg_27 [1/1] 0.00ns
.reset:9  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

ST_4: tmp_4 [1/1] 0.00ns
.reset:10  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

ST_4: stg_29 [1/1] 0.00ns
.reset:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str1) nounwind

ST_4: input_load [1/2] 2.39ns
.reset:15  %input_load = load i16* %input_addr, align 2

ST_4: tmp_3_trn_cast [1/1] 0.00ns
.reset:16  %tmp_3_trn_cast = zext i4 %c_mid2 to i8

ST_4: tmp_5 [1/1] 0.00ns
.reset:17  %tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_mid2, i3 0)

ST_4: p_addr_cast [1/1] 0.00ns
.reset:18  %p_addr_cast = zext i7 %tmp_5 to i8

ST_4: p_addr1 [1/1] 1.72ns
.reset:19  %p_addr1 = add i8 %p_addr_cast, %tmp_3_trn_cast

ST_4: tmp_6 [1/1] 0.00ns
.reset:20  %tmp_6 = zext i8 %p_addr1 to i64

ST_4: buf_addr [1/1] 0.00ns
.reset:21  %buf_addr = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_6

ST_4: stg_37 [1/1] 2.39ns
.reset:22  store i16 %input_load, i16* %buf_addr, align 2

ST_4: empty_16 [1/1] 0.00ns
.reset:23  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_4)

ST_4: stg_39 [1/1] 0.00ns
.reset:25  br label %1


 <State 5>: 0.00ns
ST_5: stg_40 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
