{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540146804763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540146804766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 21 15:33:24 2018 " "Processing started: Sun Oct 21 15:33:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540146804766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540146804766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540146804771 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1540146805378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/hdunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/hdunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdunit-hdunit_arq " "Found design unit 1: hdunit-hdunit_arq" {  } { { "components/hdunit.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/hdunit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833768 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdunit " "Found entity 1: hdunit" {  } { { "components/hdunit.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/hdunit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/flopre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/flopre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flopre-flipflop_n " "Found design unit 1: flopre-flipflop_n" {  } { { "components/flopre.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/flopre.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833774 ""} { "Info" "ISGN_ENTITY_NAME" "1 flopre " "Found entity 1: flopre" {  } { { "components/flopre.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/flopre.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/processor_arm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenchs/processor_arm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor_arm_tb-Behavior " "Found design unit 1: processor_arm_tb-Behavior" {  } { { "testbenchs/processor_arm_tb.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/testbenchs/processor_arm_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833777 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor_arm_tb " "Found entity 1: processor_arm_tb" {  } { { "testbenchs/processor_arm_tb.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/testbenchs/processor_arm_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/writeback.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/writeback.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 writeback-behav " "Found design unit 1: writeback-behav" {  } { { "components/writeback.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/writeback.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833780 ""} { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "components/writeback.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/writeback.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/sl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sl2-Behavior " "Found design unit 1: sl2-Behavior" {  } { { "components/sl2.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/sl2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833785 ""} { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "components/sl2.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/sl2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/signext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/signext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signext-synth " "Found design unit 1: signext-synth" {  } { { "components/signext.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/signext.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833792 ""} { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "components/signext.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/signext.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-rtl " "Found design unit 1: regfile-rtl" {  } { { "components/regfile.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/regfile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833794 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "components/regfile.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/regfile.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-synth " "Found design unit 1: mux2-synth" {  } { { "components/mux2.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833795 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "components/mux2.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behav " "Found design unit 1: memory-behav" {  } { { "components/memory.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/memory.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833799 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "components/memory.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/memory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/maindec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/maindec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maindec-behaviour " "Found design unit 1: maindec-behaviour" {  } { { "components/maindec.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/maindec.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833800 ""} { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "components/maindec.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/maindec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-rtl " "Found design unit 1: imem-rtl" {  } { { "components/imem.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/imem.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833803 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "components/imem.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/imem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/flopr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/flopr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flopr-flipflop_n " "Found design unit 1: flopr-flipflop_n" {  } { { "components/flopr.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/flopr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833805 ""} { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "components/flopr.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/flopr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-behaviour " "Found design unit 1: fetch-behaviour" {  } { { "components/fetch.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/fetch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833807 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "components/fetch.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-behaviour " "Found design unit 1: execute-behaviour" {  } { { "components/execute.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/execute.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833811 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "components/execute.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/execute.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "components/dmem.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/dmem.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833812 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "components/dmem.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/dmem.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-behav " "Found design unit 1: decode-behav" {  } { { "components/decode.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/decode.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833814 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "components/decode.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/decode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behav " "Found design unit 1: datapath-behav" {  } { { "components/datapath.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/datapath.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833817 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "components/datapath.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-cont " "Found design unit 1: controller-cont" {  } { { "components/controller.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/controller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833818 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "components/controller.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/aludec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/aludec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aludec-behavior " "Found design unit 1: aludec-behavior" {  } { { "components/aludec.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/aludec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833819 ""} { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "components/aludec.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/aludec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-synth " "Found design unit 1: alu-synth" {  } { { "components/alu.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833820 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "components/alu.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-Behavior " "Found design unit 1: adder-Behavior" {  } { { "components/adder.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833821 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "components/adder.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_NANO_arm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE0_NANO_arm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_NANO_arm-arch " "Found design unit 1: DE0_NANO_arm-arch" {  } { { "DE0_NANO_arm.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/DE0_NANO_arm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833822 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_arm " "Found entity 1: DE0_NANO_arm" {  } { { "DE0_NANO_arm.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/DE0_NANO_arm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/DE0_NANO_arm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenchs/DE0_NANO_arm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_NANO_arm_tb-Behavior " "Found design unit 1: DE0_NANO_arm_tb-Behavior" {  } { { "testbenchs/DE0_NANO_arm_tb.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/testbenchs/DE0_NANO_arm_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833823 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_arm_tb " "Found entity 1: DE0_NANO_arm_tb" {  } { { "testbenchs/DE0_NANO_arm_tb.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/testbenchs/DE0_NANO_arm_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/processor_arm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/processor_arm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor_arm-behav " "Found design unit 1: processor_arm-behav" {  } { { "components/processor_arm.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/processor_arm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833824 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor_arm " "Found entity 1: processor_arm" {  } { { "components/processor_arm.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/processor_arm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/clkDiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/clkDiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkDiv-rtl " "Found design unit 1: clkDiv-rtl" {  } { { "components/clkDiv.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/clkDiv.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833825 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkDiv " "Found entity 1: clkDiv" {  } { { "components/clkDiv.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/clkDiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146833825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146833825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO_arm " "Elaborating entity \"DE0_NANO_arm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1540146834146 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dump DE0_NANO_arm.vhd(16) " "VHDL Signal Declaration warning at DE0_NANO_arm.vhd(16): used implicit default value for signal \"dump\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_arm.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/DE0_NANO_arm.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540146834152 "|DE0_NANO_arm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_arm processor_arm:arm_proc_0 " "Elaborating entity \"processor_arm\" for hierarchy \"processor_arm:arm_proc_0\"" {  } { { "DE0_NANO_arm.vhd" "arm_proc_0" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/DE0_NANO_arm.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath processor_arm:arm_proc_0\|datapath:datapath_0 " "Elaborating entity \"datapath\" for hierarchy \"processor_arm:arm_proc_0\|datapath:datapath_0\"" {  } { { "components/processor_arm.vhd" "datapath_0" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/processor_arm.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch processor_arm:arm_proc_0\|datapath:datapath_0\|fetch:fetch_0 " "Elaborating entity \"fetch\" for hierarchy \"processor_arm:arm_proc_0\|datapath:datapath_0\|fetch:fetch_0\"" {  } { { "components/datapath.vhd" "fetch_0" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/datapath.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834190 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "no_stall fetch.vhd(15) " "Verilog HDL or VHDL warning at fetch.vhd(15): object \"no_stall\" assigned a value but never read" {  } { { "components/fetch.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/fetch.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540146834196 "|processor_arm|datapath:datapath_0|fetch:fetch_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor_arm:arm_proc_0\|datapath:datapath_0\|fetch:fetch_0\|adder:dut_ADDER " "Elaborating entity \"adder\" for hierarchy \"processor_arm:arm_proc_0\|datapath:datapath_0\|fetch:fetch_0\|adder:dut_ADDER\"" {  } { { "components/fetch.vhd" "dut_ADDER" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/fetch.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 processor_arm:arm_proc_0\|datapath:datapath_0\|fetch:fetch_0\|mux2:dut_MUX2 " "Elaborating entity \"mux2\" for hierarchy \"processor_arm:arm_proc_0\|datapath:datapath_0\|fetch:fetch_0\|mux2:dut_MUX2\"" {  } { { "components/fetch.vhd" "dut_MUX2" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/fetch.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopre processor_arm:arm_proc_0\|datapath:datapath_0\|fetch:fetch_0\|flopre:dut_FLOPR " "Elaborating entity \"flopre\" for hierarchy \"processor_arm:arm_proc_0\|datapath:datapath_0\|fetch:fetch_0\|flopre:dut_FLOPR\"" {  } { { "components/fetch.vhd" "dut_FLOPR" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/fetch.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834206 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable flopre.vhd(18) " "VHDL Process Statement warning at flopre.vhd(18): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/flopre.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/flopre.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540146834211 "|processor_arm|datapath:datapath_0|fetch:fetch_0|flopre:dut_FLOPR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopre processor_arm:arm_proc_0\|datapath:datapath_0\|flopre:if_id_reg " "Elaborating entity \"flopre\" for hierarchy \"processor_arm:arm_proc_0\|datapath:datapath_0\|flopre:if_id_reg\"" {  } { { "components/datapath.vhd" "if_id_reg" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/datapath.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834213 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable flopre.vhd(18) " "VHDL Process Statement warning at flopre.vhd(18): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/flopre.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/flopre.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540146834218 "|processor_arm|datapath:datapath_0|flopre:if_id_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode processor_arm:arm_proc_0\|datapath:datapath_0\|decode:decode_0 " "Elaborating entity \"decode\" for hierarchy \"processor_arm:arm_proc_0\|datapath:datapath_0\|decode:decode_0\"" {  } { { "components/datapath.vhd" "decode_0" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/datapath.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 processor_arm:arm_proc_0\|datapath:datapath_0\|decode:decode_0\|mux2:mux2_0 " "Elaborating entity \"mux2\" for hierarchy \"processor_arm:arm_proc_0\|datapath:datapath_0\|decode:decode_0\|mux2:mux2_0\"" {  } { { "components/decode.vhd" "mux2_0" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/decode.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor_arm:arm_proc_0\|datapath:datapath_0\|decode:decode_0\|regfile:regfile_0 " "Elaborating entity \"regfile\" for hierarchy \"processor_arm:arm_proc_0\|datapath:datapath_0\|decode:decode_0\|regfile:regfile_0\"" {  } { { "components/decode.vhd" "regfile_0" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/decode.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext processor_arm:arm_proc_0\|datapath:datapath_0\|decode:decode_0\|signext:signext_0 " "Elaborating entity \"signext\" for hierarchy \"processor_arm:arm_proc_0\|datapath:datapath_0\|decode:decode_0\|signext:signext_0\"" {  } { { "components/decode.vhd" "signext_0" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/decode.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdunit processor_arm:arm_proc_0\|datapath:datapath_0\|hdunit:dut_hazzard_det " "Elaborating entity \"hdunit\" for hierarchy \"processor_arm:arm_proc_0\|datapath:datapath_0\|hdunit:dut_hazzard_det\"" {  } { { "components/datapath.vhd" "dut_hazzard_det" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/datapath.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 processor_arm:arm_proc_0\|datapath:datapath_0\|mux2:dut_hazzard_MUX2 " "Elaborating entity \"mux2\" for hierarchy \"processor_arm:arm_proc_0\|datapath:datapath_0\|mux2:dut_hazzard_MUX2\"" {  } { { "components/datapath.vhd" "dut_hazzard_MUX2" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/datapath.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr processor_arm:arm_proc_0\|datapath:datapath_0\|flopr:id_exe_reg " "Elaborating entity \"flopr\" for hierarchy \"processor_arm:arm_proc_0\|datapath:datapath_0\|flopr:id_exe_reg\"" {  } { { "components/datapath.vhd" "id_exe_reg" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/datapath.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute processor_arm:arm_proc_0\|datapath:datapath_0\|execute:execute_0 " "Elaborating entity \"execute\" for hierarchy \"processor_arm:arm_proc_0\|datapath:datapath_0\|execute:execute_0\"" {  } { { "components/datapath.vhd" "execute_0" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/datapath.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 processor_arm:arm_proc_0\|datapath:datapath_0\|execute:execute_0\|sl2:dut_SL2 " "Elaborating entity \"sl2\" for hierarchy \"processor_arm:arm_proc_0\|datapath:datapath_0\|execute:execute_0\|sl2:dut_SL2\"" {  } { { "components/execute.vhd" "dut_SL2" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/execute.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor_arm:arm_proc_0\|datapath:datapath_0\|execute:execute_0\|alu:dut_ALU " "Elaborating entity \"alu\" for hierarchy \"processor_arm:arm_proc_0\|datapath:datapath_0\|execute:execute_0\|alu:dut_ALU\"" {  } { { "components/execute.vhd" "dut_ALU" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/execute.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr processor_arm:arm_proc_0\|datapath:datapath_0\|flopr:exe_mem_reg " "Elaborating entity \"flopr\" for hierarchy \"processor_arm:arm_proc_0\|datapath:datapath_0\|flopr:exe_mem_reg\"" {  } { { "components/datapath.vhd" "exe_mem_reg" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/datapath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory processor_arm:arm_proc_0\|datapath:datapath_0\|memory:memory_0 " "Elaborating entity \"memory\" for hierarchy \"processor_arm:arm_proc_0\|datapath:datapath_0\|memory:memory_0\"" {  } { { "components/datapath.vhd" "memory_0" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/datapath.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr processor_arm:arm_proc_0\|datapath:datapath_0\|flopr:mem_wb_reg " "Elaborating entity \"flopr\" for hierarchy \"processor_arm:arm_proc_0\|datapath:datapath_0\|flopr:mem_wb_reg\"" {  } { { "components/datapath.vhd" "mem_wb_reg" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/datapath.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback processor_arm:arm_proc_0\|datapath:datapath_0\|writeback:writeback_0 " "Elaborating entity \"writeback\" for hierarchy \"processor_arm:arm_proc_0\|datapath:datapath_0\|writeback:writeback_0\"" {  } { { "components/datapath.vhd" "writeback_0" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/datapath.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller processor_arm:arm_proc_0\|controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"processor_arm:arm_proc_0\|controller:controller_0\"" {  } { { "components/processor_arm.vhd" "controller_0" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/processor_arm.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec processor_arm:arm_proc_0\|controller:controller_0\|maindec:maindec_0 " "Elaborating entity \"maindec\" for hierarchy \"processor_arm:arm_proc_0\|controller:controller_0\|maindec:maindec_0\"" {  } { { "components/controller.vhd" "maindec_0" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/controller.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec processor_arm:arm_proc_0\|controller:controller_0\|aludec:aludec_0 " "Elaborating entity \"aludec\" for hierarchy \"processor_arm:arm_proc_0\|controller:controller_0\|aludec:aludec_0\"" {  } { { "components/controller.vhd" "aludec_0" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/controller.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor_arm:arm_proc_0\|imem:imem_0 " "Elaborating entity \"imem\" for hierarchy \"processor_arm:arm_proc_0\|imem:imem_0\"" {  } { { "components/processor_arm.vhd" "imem_0" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/processor_arm.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem processor_arm:arm_proc_0\|dmem:dmem_0 " "Elaborating entity \"dmem\" for hierarchy \"processor_arm:arm_proc_0\|dmem:dmem_0\"" {  } { { "components/processor_arm.vhd" "dmem_0" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/processor_arm.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkDiv clkDiv:clkDiv_0 " "Elaborating entity \"clkDiv\" for hierarchy \"clkDiv:clkDiv_0\"" {  } { { "DE0_NANO_arm.vhd" "clkDiv_0" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/DE0_NANO_arm.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146834405 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "processor_arm:arm_proc_0\|datapath:datapath_0\|decode:decode_0\|regfile:regfile_0\|rom_rtl_0 " "Inferred RAM node \"processor_arm:arm_proc_0\|datapath:datapath_0\|decode:decode_0\|regfile:regfile_0\|rom_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1540146837036 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "processor_arm:arm_proc_0\|dmem:dmem_0\|mem_rtl_0 " "Inferred RAM node \"processor_arm:arm_proc_0\|dmem:dmem_0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1540146837042 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processor_arm:arm_proc_0\|datapath:datapath_0\|decode:decode_0\|regfile:regfile_0\|rom " "RAM logic \"processor_arm:arm_proc_0\|datapath:datapath_0\|decode:decode_0\|regfile:regfile_0\|rom\" is uninferred due to asynchronous read logic" {  } { { "components/regfile.vhd" "rom" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/regfile.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1540146837048 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processor_arm:arm_proc_0\|imem:imem_0\|rom " "RAM logic \"processor_arm:arm_proc_0\|imem:imem_0\|rom\" is uninferred due to asynchronous read logic" {  } { { "components/imem.vhd" "rom" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/imem.vhd" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1540146837048 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1540146837048 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "processor_arm:arm_proc_0\|datapath:datapath_0\|decode:decode_0\|regfile:regfile_0\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"processor_arm:arm_proc_0\|datapath:datapath_0\|decode:decode_0\|regfile:regfile_0\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE0_NANO.ram0_regfile_4c9f4da2.hdl.mif " "Parameter INIT_FILE set to db/DE0_NANO.ram0_regfile_4c9f4da2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "processor_arm:arm_proc_0\|dmem:dmem_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"processor_arm:arm_proc_0\|dmem:dmem_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540146838385 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1540146838385 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1540146838385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_arm:arm_proc_0\|datapath:datapath_0\|decode:decode_0\|regfile:regfile_0\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"processor_arm:arm_proc_0\|datapath:datapath_0\|decode:decode_0\|regfile:regfile_0\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540146838520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_arm:arm_proc_0\|datapath:datapath_0\|decode:decode_0\|regfile:regfile_0\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"processor_arm:arm_proc_0\|datapath:datapath_0\|decode:decode_0\|regfile:regfile_0\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE0_NANO.ram0_regfile_4c9f4da2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE0_NANO.ram0_regfile_4c9f4da2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838535 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540146838535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhi1 " "Found entity 1: altsyncram_vhi1" {  } { { "db/altsyncram_vhi1.tdf" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/db/altsyncram_vhi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146838704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146838704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_arm:arm_proc_0\|dmem:dmem_0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"processor_arm:arm_proc_0\|dmem:dmem_0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540146838718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_arm:arm_proc_0\|dmem:dmem_0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"processor_arm:arm_proc_0\|dmem:dmem_0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540146838723 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540146838723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4tg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4tg1 " "Found entity 1: altsyncram_4tg1" {  } { { "db/altsyncram_4tg1.tdf" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/db/altsyncram_4tg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540146838859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540146838859 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1540146841110 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "168 " "168 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1540146843647 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "processor_arm:arm_proc_0\|datapath:datapath_0\|decode:decode_0\|regfile:regfile_0\|altsyncram:rom_rtl_0\|altsyncram_vhi1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"processor_arm:arm_proc_0\|datapath:datapath_0\|decode:decode_0\|regfile:regfile_0\|altsyncram:rom_rtl_0\|altsyncram_vhi1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_vhi1.tdf" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/db/altsyncram_vhi1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "/home/flecox/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "components/decode.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/decode.vhd" 27 0 0 } } { "components/datapath.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/datapath.vhd" 65 0 0 } } { "components/processor_arm.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/processor_arm.vhd" 28 0 0 } } { "DE0_NANO_arm.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/DE0_NANO_arm.vhd" 22 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540146843673 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "processor_arm:arm_proc_0\|datapath:datapath_0\|flopr:id_exe_reg\|q\[5\]~12 " "Logic cell \"processor_arm:arm_proc_0\|datapath:datapath_0\|flopr:id_exe_reg\|q\[5\]~12\"" {  } { { "components/flopr.vhd" "q\[5\]~12" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/flopr.vhd" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540146843690 ""} { "Info" "ISCL_SCL_CELL_NAME" "processor_arm:arm_proc_0\|datapath:datapath_0\|flopr:id_exe_reg\|q\[6\]~13 " "Logic cell \"processor_arm:arm_proc_0\|datapath:datapath_0\|flopr:id_exe_reg\|q\[6\]~13\"" {  } { { "components/flopr.vhd" "q\[6\]~13" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/flopr.vhd" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540146843690 ""} { "Info" "ISCL_SCL_CELL_NAME" "processor_arm:arm_proc_0\|datapath:datapath_0\|flopr:id_exe_reg\|q\[7\]~14 " "Logic cell \"processor_arm:arm_proc_0\|datapath:datapath_0\|flopr:id_exe_reg\|q\[7\]~14\"" {  } { { "components/flopr.vhd" "q\[7\]~14" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/flopr.vhd" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540146843690 ""} { "Info" "ISCL_SCL_CELL_NAME" "processor_arm:arm_proc_0\|datapath:datapath_0\|flopr:id_exe_reg\|q\[8\]~1 " "Logic cell \"processor_arm:arm_proc_0\|datapath:datapath_0\|flopr:id_exe_reg\|q\[8\]~1\"" {  } { { "components/flopr.vhd" "q\[8\]~1" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/flopr.vhd" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540146843690 ""} { "Info" "ISCL_SCL_CELL_NAME" "processor_arm:arm_proc_0\|datapath:datapath_0\|flopr:id_exe_reg\|q\[9\]~3 " "Logic cell \"processor_arm:arm_proc_0\|datapath:datapath_0\|flopr:id_exe_reg\|q\[9\]~3\"" {  } { { "components/flopr.vhd" "q\[9\]~3" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/flopr.vhd" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540146843690 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1540146843690 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1540146844471 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540146844471 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_NANO_arm.vhd" "" { Text "/home/flecox/arqutectura/lab2/DE0_NANO_ARM/DE0_NANO_arm.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540146844905 "|DE0_NANO_arm|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1540146844905 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2206 " "Implemented 2206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1540146844906 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1540146844906 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2002 " "Implemented 2002 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1540146844906 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1540146844906 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1540146844906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1017 " "Peak virtual memory: 1017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540146844932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 21 15:34:04 2018 " "Processing ended: Sun Oct 21 15:34:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540146844932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540146844932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540146844932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540146844932 ""}
