OpenSTA 2.4.0 41a51eaf4c Copyright (c) 2021, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
define_corners Typical
read_liberty -corner Typical /home/engtech/Desktop/Openlane_v2/memristor_LA/dependencies/pdks/sky130B/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading netlist '/home/engtech/Desktop/Openlane_v2/memristor_LA/openlane/user_proj_example/runs/24_04_24_09_03/results/synthesis/user_proj_example.v'…
Reading design constraints file at '/home/engtech/Desktop/Openlane_v2/memristor_LA/openlane/user_proj_example/base_user_proj_example.sdc'…
[INFO]: Creating clock {clk} for port wb_clk_i with period: 25
[INFO]: Setting clock uncertainity to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting maximum transition to: 1.0
[INFO]: Setting maximum fanout to: 16
[INFO]: Setting timing derate to: 5.0 %
Warning: base_user_proj_example.sdc line 55, port 'wbs_ack_o' not found.
Warning: base_user_proj_example.sdc line 55, no valid objects specified for -through
Warning: base_user_proj_example.sdc line 56, port 'wbs_ack_o' not found.
Warning: base_user_proj_example.sdc line 56, no valid objects specified for -through
[INFO]: Setting clock latency range: 4.65 : 5.57
[INFO]: Setting clock transition: 0.61
Warning: base_user_proj_example.sdc line 84, port 'wbs_sel_i[*]' not found.
Warning: base_user_proj_example.sdc line 85, port 'wbs_we_i' not found.
Warning: base_user_proj_example.sdc line 86, port 'wbs_adr_i[*]' not found.
Warning: base_user_proj_example.sdc line 88, port 'wbs_dat_i[*]' not found.
Warning: base_user_proj_example.sdc line 92, port 'wbs_adr_i[*]' not found.
Warning: base_user_proj_example.sdc line 93, port 'wbs_dat_i[*]' not found.
Warning: base_user_proj_example.sdc line 94, port 'wbs_sel_i[*]' not found.
Warning: base_user_proj_example.sdc line 95, port 'wbs_we_i' not found.
Warning: base_user_proj_example.sdc line 106, port 'wbs_we_i' not found.
Warning: base_user_proj_example.sdc line 109, port 'wbs_sel_i[*]' not found.
Warning: base_user_proj_example.sdc line 111, port 'wbs_dat_i[*]' not found.
Warning: base_user_proj_example.sdc line 113, port 'wbs_adr_i[*]' not found.
Warning: base_user_proj_example.sdc line 118, port 'wbs_adr_i[*]' not found.
Warning: base_user_proj_example.sdc line 119, port 'wbs_dat_i[*]' not found.
Warning: base_user_proj_example.sdc line 121, port 'wbs_sel_i[*]' not found.
Warning: base_user_proj_example.sdc line 122, port 'wbs_we_i' not found.
Warning: base_user_proj_example.sdc line 126, port 'user_irq[*]' not found.
Warning: base_user_proj_example.sdc line 127, port 'la_data_out[*]' not found.
Warning: base_user_proj_example.sdc line 128, port 'wbs_dat_o[*]' not found.
Warning: base_user_proj_example.sdc line 129, port 'wbs_ack_o' not found.
Warning: base_user_proj_example.sdc line 130, port 'la_data_out[*]' not found.
Warning: base_user_proj_example.sdc line 131, port 'user_irq[*]' not found.
Warning: base_user_proj_example.sdc line 132, port 'wbs_dat_o[*]' not found.
Warning: base_user_proj_example.sdc line 133, port 'wbs_ack_o' not found.
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: la_data_in[4] (input port clocked by clk)
Endpoint: _39_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
                  0.07    0.00    4.83 ^ la_data_in[4] (in)
     1    0.00                           la_data_in[4] (net)
                  0.07    0.00    4.83 ^ _27_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.17    5.00 ^ _27_/X (sky130_fd_sc_hd__mux2_1)
     3    0.01                           _12_ (net)
                  0.12    0.00    5.00 ^ _31_/B1 (sky130_fd_sc_hd__a311oi_2)
                  0.03    0.05    5.05 v _31_/Y (sky130_fd_sc_hd__a311oi_2)
     1    0.00                           _02_ (net)
                  0.03    0.00    5.05 v _39_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.61    0.00    5.57 ^ _21_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.29    5.86 ^ _21_/X (sky130_fd_sc_hd__mux2_1)
     5    0.01                           clk (net)
                  0.11    0.00    5.86 ^ _39_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    6.11   clock uncertainty
                          0.00    6.11   clock reconvergence pessimism
                         -0.03    6.08   library hold time
                                  6.08   data required time
-----------------------------------------------------------------------------
                                  6.08   data required time
                                 -5.05   data arrival time
-----------------------------------------------------------------------------
                                 -1.03   slack (VIOLATED)


Startpoint: la_data_in[2] (input port clocked by clk)
Endpoint: _37_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 v input external delay
                  0.07    0.00    4.83 v la_data_in[2] (in)
     2    0.01                           la_data_in[2] (net)
                  0.07    0.00    4.83 v _20_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.05    4.88 ^ _20_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _06_ (net)
                  0.04    0.00    4.88 ^ _26_/A2 (sky130_fd_sc_hd__a21oi_2)
                  0.04    0.07    4.96 v _26_/Y (sky130_fd_sc_hd__a21oi_2)
     5    0.01                           _11_ (net)
                  0.04    0.00    4.96 v _29_/B (sky130_fd_sc_hd__and3_2)
                  0.03    0.17    5.13 v _29_/X (sky130_fd_sc_hd__and3_2)
     1    0.00                           _01_ (net)
                  0.03    0.00    5.13 v _37_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.13   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.61    0.00    5.57 ^ _21_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.29    5.86 ^ _21_/X (sky130_fd_sc_hd__mux2_1)
     5    0.01                           clk (net)
                  0.11    0.00    5.86 ^ _37_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    6.11   clock uncertainty
                          0.00    6.11   clock reconvergence pessimism
                         -0.03    6.08   library hold time
                                  6.08   data required time
-----------------------------------------------------------------------------
                                  6.08   data required time
                                 -5.13   data arrival time
-----------------------------------------------------------------------------
                                 -0.95   slack (VIOLATED)


Startpoint: la_data_in[4] (input port clocked by clk)
Endpoint: _41_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
                  0.07    0.00    4.83 ^ la_data_in[4] (in)
     1    0.00                           la_data_in[4] (net)
                  0.07    0.00    4.83 ^ _27_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.17    5.00 ^ _27_/X (sky130_fd_sc_hd__mux2_1)
     3    0.01                           _12_ (net)
                  0.12    0.00    5.00 ^ _28_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.03    5.04 v _28_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _13_ (net)
                  0.03    0.00    5.04 v _36_/A (sky130_fd_sc_hd__and2_2)
                  0.03    0.14    5.18 v _36_/X (sky130_fd_sc_hd__and2_2)
     1    0.00                           _04_ (net)
                  0.03    0.00    5.18 v _41_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.61    0.00    5.57 ^ _21_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.29    5.86 ^ _21_/X (sky130_fd_sc_hd__mux2_1)
     5    0.01                           clk (net)
                  0.11    0.00    5.86 ^ _41_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    6.11   clock uncertainty
                          0.00    6.11   clock reconvergence pessimism
                         -0.03    6.08   library hold time
                                  6.08   data required time
-----------------------------------------------------------------------------
                                  6.08   data required time
                                 -5.18   data arrival time
-----------------------------------------------------------------------------
                                 -0.90   slack (VIOLATED)


Startpoint: la_data_in[4] (input port clocked by clk)
Endpoint: _40_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock network delay (propagated)
                          0.18    4.83 ^ input external delay
                  0.07    0.00    4.83 ^ la_data_in[4] (in)
     1    0.00                           la_data_in[4] (net)
                  0.07    0.00    4.83 ^ _27_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.17    5.00 ^ _27_/X (sky130_fd_sc_hd__mux2_1)
     3    0.01                           _12_ (net)
                  0.12    0.00    5.00 ^ _33_/B1 (sky130_fd_sc_hd__a41o_2)
                  0.03    0.10    5.10 ^ _33_/X (sky130_fd_sc_hd__a41o_2)
     1    0.00                           _16_ (net)
                  0.03    0.00    5.10 ^ _34_/A_N (sky130_fd_sc_hd__and2b_2)
                  0.03    0.18    5.28 v _34_/X (sky130_fd_sc_hd__and2b_2)
     1    0.00                           _03_ (net)
                  0.03    0.00    5.28 v _40_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.61    0.00    5.57 ^ _21_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.29    5.86 ^ _21_/X (sky130_fd_sc_hd__mux2_1)
     5    0.01                           clk (net)
                  0.11    0.00    5.86 ^ _40_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    6.11   clock uncertainty
                          0.00    6.11   clock reconvergence pessimism
                         -0.03    6.08   library hold time
                                  6.08   data required time
-----------------------------------------------------------------------------
                                  6.08   data required time
                                 -5.28   data arrival time
-----------------------------------------------------------------------------
                                 -0.80   slack (VIOLATED)


Startpoint: _38_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          4.65    4.65   clock source latency
                  0.61    0.00    4.65 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.61    0.00    4.65 ^ _21_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.26    4.91 ^ _21_/X (sky130_fd_sc_hd__mux2_1)
     5    0.01                           clk (net)
                  0.10    0.00    4.91 ^ _38_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.32    5.23 v _38_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           h_tag (net)
                  0.04    0.00    5.23 v _19_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    5.27 ^ _19_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _00_ (net)
                  0.03    0.00    5.27 ^ _38_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.61    0.00    5.57 ^ _21_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.29    5.86 ^ _21_/X (sky130_fd_sc_hd__mux2_1)
     5    0.01                           clk (net)
                  0.11    0.00    5.86 ^ _38_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    6.11   clock uncertainty
                         -0.95    5.16   clock reconvergence pessimism
                         -0.02    5.14   library hold time
                                  5.14   data required time
-----------------------------------------------------------------------------
                                  5.14   data required time
                                 -5.27   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _40_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
                  0.00    0.00   18.07 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.00    0.00   18.07 v _27_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.34   18.41 v _27_/X (sky130_fd_sc_hd__mux2_1)
     3    0.01                           _12_ (net)
                  0.10    0.00   18.41 v _33_/B1 (sky130_fd_sc_hd__a41o_2)
                  0.03    0.25   18.66 v _33_/X (sky130_fd_sc_hd__a41o_2)
     1    0.00                           _16_ (net)
                  0.03    0.00   18.66 v _34_/A_N (sky130_fd_sc_hd__and2b_2)
                  0.03    0.20   18.86 ^ _34_/X (sky130_fd_sc_hd__and2b_2)
     1    0.00                           _03_ (net)
                  0.03    0.00   18.86 ^ _40_/D (sky130_fd_sc_hd__dfxtp_2)
                                 18.86   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.61    0.00   29.65 ^ _21_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.26   29.91 ^ _21_/X (sky130_fd_sc_hd__mux2_1)
     5    0.01                           clk (net)
                  0.10    0.00   29.91 ^ _40_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   29.66   clock uncertainty
                          0.00   29.66   clock reconvergence pessimism
                         -0.05   29.61   library setup time
                                 29.61   data required time
-----------------------------------------------------------------------------
                                 29.61   data required time
                                -18.86   data arrival time
-----------------------------------------------------------------------------
                                 10.76   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _39_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
                  0.00    0.00   18.07 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.00    0.00   18.07 v _27_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.34   18.41 v _27_/X (sky130_fd_sc_hd__mux2_1)
     3    0.01                           _12_ (net)
                  0.10    0.00   18.41 v _31_/B1 (sky130_fd_sc_hd__a311oi_2)
                  0.16    0.24   18.65 ^ _31_/Y (sky130_fd_sc_hd__a311oi_2)
     1    0.00                           _02_ (net)
                  0.16    0.00   18.65 ^ _39_/D (sky130_fd_sc_hd__dfxtp_2)
                                 18.65   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.61    0.00   29.65 ^ _21_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.26   29.91 ^ _21_/X (sky130_fd_sc_hd__mux2_1)
     5    0.01                           clk (net)
                  0.10    0.00   29.91 ^ _39_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   29.66   clock uncertainty
                          0.00   29.66   clock reconvergence pessimism
                         -0.08   29.58   library setup time
                                 29.58   data required time
-----------------------------------------------------------------------------
                                 29.58   data required time
                                -18.65   data arrival time
-----------------------------------------------------------------------------
                                 10.93   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _37_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
                  0.00    0.00   18.07 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.00    0.00   18.07 v _27_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.34   18.41 v _27_/X (sky130_fd_sc_hd__mux2_1)
     3    0.01                           _12_ (net)
                  0.10    0.00   18.41 v _28_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.06   18.48 ^ _28_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _13_ (net)
                  0.04    0.00   18.48 ^ _29_/C (sky130_fd_sc_hd__and3_2)
                  0.04    0.16   18.64 ^ _29_/X (sky130_fd_sc_hd__and3_2)
     1    0.00                           _01_ (net)
                  0.04    0.00   18.64 ^ _37_/D (sky130_fd_sc_hd__dfxtp_2)
                                 18.64   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.61    0.00   29.65 ^ _21_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.26   29.91 ^ _21_/X (sky130_fd_sc_hd__mux2_1)
     5    0.01                           clk (net)
                  0.10    0.00   29.91 ^ _37_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   29.66   clock uncertainty
                          0.00   29.66   clock reconvergence pessimism
                         -0.05   29.61   library setup time
                                 29.61   data required time
-----------------------------------------------------------------------------
                                 29.61   data required time
                                -18.64   data arrival time
-----------------------------------------------------------------------------
                                 10.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _41_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
                  0.00    0.00   18.07 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.00    0.00   18.07 v _27_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.34   18.41 v _27_/X (sky130_fd_sc_hd__mux2_1)
     3    0.01                           _12_ (net)
                  0.10    0.00   18.41 v _28_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.06   18.48 ^ _28_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _13_ (net)
                  0.04    0.00   18.48 ^ _36_/A (sky130_fd_sc_hd__and2_2)
                  0.03    0.12   18.60 ^ _36_/X (sky130_fd_sc_hd__and2_2)
     1    0.00                           _04_ (net)
                  0.03    0.00   18.60 ^ _41_/D (sky130_fd_sc_hd__dfxtp_2)
                                 18.60   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.61    0.00   29.65 ^ _21_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.26   29.91 ^ _21_/X (sky130_fd_sc_hd__mux2_1)
     5    0.01                           clk (net)
                  0.10    0.00   29.91 ^ _41_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   29.66   clock uncertainty
                          0.00   29.66   clock reconvergence pessimism
                         -0.05   29.61   library setup time
                                 29.61   data required time
-----------------------------------------------------------------------------
                                 29.61   data required time
                                -18.60   data arrival time
-----------------------------------------------------------------------------
                                 11.02   slack (MET)


Startpoint: _38_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
                  0.61    0.00    5.57 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.61    0.00    5.57 ^ _21_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.29    5.86 ^ _21_/X (sky130_fd_sc_hd__mux2_1)
     5    0.01                           clk (net)
                  0.11    0.00    5.86 ^ _38_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.06    0.37    6.23 ^ _38_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           h_tag (net)
                  0.06    0.00    6.23 ^ _19_/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    6.26 v _19_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _00_ (net)
                  0.02    0.00    6.26 v _38_/D (sky130_fd_sc_hd__dfxtp_2)
                                  6.26   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.61    0.00   29.65 ^ _21_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.26   29.91 ^ _21_/X (sky130_fd_sc_hd__mux2_1)
     5    0.01                           clk (net)
                  0.10    0.00   29.91 ^ _38_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   29.66   clock uncertainty
                          0.95   30.61   clock reconvergence pessimism
                         -0.09   30.52   library setup time
                                 30.52   data required time
-----------------------------------------------------------------------------
                                 30.52   data required time
                                 -6.26   data arrival time
-----------------------------------------------------------------------------
                                 24.25   slack (MET)



max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _40_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
                  0.00    0.00   18.07 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.00    0.00   18.07 v _27_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.34   18.41 v _27_/X (sky130_fd_sc_hd__mux2_1)
     3    0.01                           _12_ (net)
                  0.10    0.00   18.41 v _33_/B1 (sky130_fd_sc_hd__a41o_2)
                  0.03    0.25   18.66 v _33_/X (sky130_fd_sc_hd__a41o_2)
     1    0.00                           _16_ (net)
                  0.03    0.00   18.66 v _34_/A_N (sky130_fd_sc_hd__and2b_2)
                  0.03    0.20   18.86 ^ _34_/X (sky130_fd_sc_hd__and2b_2)
     1    0.00                           _03_ (net)
                  0.03    0.00   18.86 ^ _40_/D (sky130_fd_sc_hd__dfxtp_2)
                                 18.86   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.61    0.00   29.65 ^ _21_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.26   29.91 ^ _21_/X (sky130_fd_sc_hd__mux2_1)
     5    0.01                           clk (net)
                  0.10    0.00   29.91 ^ _40_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   29.66   clock uncertainty
                          0.00   29.66   clock reconvergence pessimism
                         -0.05   29.61   library setup time
                                 29.61   data required time
-----------------------------------------------------------------------------
                                 29.61   data required time
                                -18.86   data arrival time
-----------------------------------------------------------------------------
                                 10.76   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 66 unannotated drivers.
 SEL2
 analog_io1
 analog_io2
 analog_io3
 io_in[0]
 io_in[1]
 io_in[2]
 io_in[3]
 io_in[4]
 la_data_in[0]
 la_data_in[1]
 la_data_in[2]
 la_data_in[3]
 la_data_in[4]
 la_oenb[0]
 la_oenb[1]
 la_oenb[2]
 la_oenb[3]
 la_oenb[4]
 la_oenb[5]
 wb_clk_i
 wb_rst_i
 wbs_cyc_i
 wbs_stb_i
 _18_/Y
 _19_/Y
 _20_/Y
 _21_/X
 _22_/Y
 _23_/X
 _24_/X
 _25_/X
 _26_/Y
 _27_/X
 _28_/Y
 _29_/X
 _30_/Y
 _31_/Y
 _32_/X
 _33_/X
 _34_/X
 _35_/X
 _36_/X
 _37_/Q
 _38_/Q
 _39_/Q
 _40_/Q
 _41_/Q
 _42_/HI
 _42_/LO
 _43_/HI
 _43_/LO
 _44_/HI
 _44_/LO
 _45_/HI
 _45_/LO
 _46_/HI
 _46_/LO
 _47_/HI
 _47_/LO
 _48_/HI
 _48_/LO
 _49_/HI
 _49_/LO
 _50_/HI
 _50_/LO
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 9 input ports missing set_input_delay.
  SEL2
  analog_io1
  analog_io2
  analog_io3
  io_in[0]
  io_in[1]
  io_in[2]
  io_in[3]
  io_in[4]
Warning: There are 13 unconstrained endpoints.
  analog_io1
  analog_io2
  analog_io3
  io_oeb[0]
  io_oeb[1]
  io_oeb[2]
  io_oeb[3]
  io_oeb[4]
  io_oeb[5]
  io_oeb[6]
  io_oeb[7]
  io_oeb[8]
  la_data_out
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.45e-06   5.02e-06   4.22e-11   1.05e-05  62.5%
Combinational          4.13e-06   2.14e-06   1.02e-10   6.27e-06  37.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.58e-06   7.16e-06   1.44e-10   1.67e-05 100.0%
                          57.2%      42.8%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_38_/CLK ^
   8.00
_37_/CLK ^
   4.91      0.00       3.09

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 10.76

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack -1.03
summary_report_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/home/engtech/Desktop/Openlane_v2/memristor_LA/openlane/user_proj_example/runs/24_04_24_09_03/results/synthesis/user_proj_example.sdf'…
