/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire celloutsig_0_83z;
  wire celloutsig_0_8z;
  reg [23:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = !(celloutsig_0_19z ? celloutsig_0_11z : 1'h0);
  assign celloutsig_0_43z = !(celloutsig_0_22z ? celloutsig_0_28z : celloutsig_0_9z[23]);
  assign celloutsig_0_83z = !(celloutsig_0_2z ? celloutsig_0_47z : celloutsig_0_20z);
  assign celloutsig_1_0z = !(in_data[103] ? in_data[117] : in_data[98]);
  assign celloutsig_1_5z = !(celloutsig_1_3z ? celloutsig_1_2z : celloutsig_1_17z);
  assign celloutsig_1_9z = !(celloutsig_1_0z ? celloutsig_1_3z : celloutsig_1_3z);
  assign celloutsig_0_8z = !(celloutsig_0_1z ? celloutsig_0_5z : celloutsig_0_4z);
  assign celloutsig_0_10z = !(celloutsig_0_5z ? celloutsig_0_8z : celloutsig_0_2z);
  assign celloutsig_0_25z = !(1'h1 ? celloutsig_0_18z : celloutsig_0_0z);
  assign celloutsig_0_2z = ~celloutsig_0_0z;
  assign celloutsig_0_12z = ~celloutsig_0_5z;
  assign celloutsig_0_41z = ~celloutsig_0_6z;
  assign celloutsig_0_73z = ~celloutsig_0_61z;
  assign celloutsig_1_17z = ~celloutsig_1_3z;
  assign celloutsig_0_18z = ~celloutsig_0_17z;
  assign celloutsig_0_19z = ~celloutsig_0_10z;
  assign celloutsig_0_27z = ~celloutsig_0_9z[7];
  assign celloutsig_1_2z = { in_data[174:172], celloutsig_1_1z, celloutsig_1_0z } > in_data[129:125];
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } > in_data[152:150];
  assign celloutsig_1_6z = { in_data[131:121], celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_5z } > in_data[185:172];
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z } > { celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_6z };
  assign celloutsig_1_10z = { in_data[168:161], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_17z } > in_data[110:96];
  assign celloutsig_1_15z = { celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_1z } > { celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_16z = { in_data[145:142], celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_5z } > { celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z } > in_data[165:161];
  assign celloutsig_0_17z = { celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_5z } > { celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_28z = { celloutsig_0_9z[23:22], 1'h1, celloutsig_0_13z, 1'h1, celloutsig_0_16z } > { celloutsig_0_24z[3:1], celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_27z };
  assign celloutsig_0_29z = | { celloutsig_0_28z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_1_13z = | { celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_11z = | { celloutsig_0_10z, celloutsig_0_9z[18:5], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_16z = | celloutsig_0_9z[19:11];
  assign celloutsig_0_20z = | celloutsig_0_9z[10:8];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_9z = 24'h000000;
    else if (clkin_data[0]) celloutsig_0_9z = { in_data[42:21], 1'h1, celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_24z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_24z = celloutsig_0_9z[16:12];
  assign celloutsig_0_0z = ~((in_data[30] & in_data[72]) | (in_data[1] & in_data[76]));
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_2z) | (in_data[29] & celloutsig_0_2z));
  assign celloutsig_0_47z = ~((celloutsig_0_19z & celloutsig_0_20z) | (celloutsig_0_25z & celloutsig_0_22z));
  assign celloutsig_0_52z = ~((1'h1 & celloutsig_0_23z) | (celloutsig_0_43z & celloutsig_0_41z));
  assign celloutsig_0_4z = ~((in_data[22] & celloutsig_0_0z) | (in_data[53] & celloutsig_0_3z));
  assign celloutsig_0_61z = ~((celloutsig_0_29z & celloutsig_0_52z) | (celloutsig_0_18z & celloutsig_0_37z));
  assign celloutsig_0_5z = ~((celloutsig_0_4z & celloutsig_0_3z) | (celloutsig_0_1z & celloutsig_0_4z));
  assign celloutsig_0_6z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_2z & celloutsig_0_5z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_8z = ~((celloutsig_1_2z & celloutsig_1_6z) | (celloutsig_1_3z & celloutsig_1_17z));
  assign celloutsig_1_11z = ~((celloutsig_1_6z & celloutsig_1_2z) | (celloutsig_1_8z & in_data[179]));
  assign celloutsig_1_12z = ~((celloutsig_1_6z & celloutsig_1_11z) | (celloutsig_1_8z & celloutsig_1_2z));
  assign celloutsig_1_19z = ~((celloutsig_1_17z & celloutsig_1_16z) | (celloutsig_1_0z & celloutsig_1_9z));
  assign celloutsig_0_13z = ~((celloutsig_0_2z & celloutsig_0_8z) | (celloutsig_0_4z & celloutsig_0_12z));
  assign celloutsig_0_15z = ~((celloutsig_0_11z & 1'h1) | (celloutsig_0_10z & celloutsig_0_10z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[32]) | (celloutsig_0_0z & in_data[18]));
  assign celloutsig_0_22z = ~((celloutsig_0_9z[6] & celloutsig_0_20z) | (celloutsig_0_6z & in_data[11]));
  assign celloutsig_0_23z = ~((celloutsig_0_12z & celloutsig_0_18z) | (celloutsig_0_19z & celloutsig_0_2z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z, celloutsig_0_83z };
endmodule
