
---------- Begin Simulation Statistics ----------
final_tick                                82921275000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 273643                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725760                       # Number of bytes of host memory used
host_op_rate                                   274189                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   365.44                       # Real time elapsed on the host
host_tick_rate                              226908264                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100199496                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082921                       # Number of seconds simulated
sim_ticks                                 82921275000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100199496                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.658426                       # CPI: cycles per instruction
system.cpu.discardedOps                        197507                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        33025150                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.602982                       # IPC: instructions per cycle
system.cpu.numCycles                        165842550                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438739     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199496                       # Class of committed instruction
system.cpu.tickCycles                       132817400                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168902                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370907                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           56                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       587524                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          480                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1176511                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            480                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397362                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642726                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83181                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112890                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110690                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.895877                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66040                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                295                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              387                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          165                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51510179                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51510179                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51510684                       # number of overall hits
system.cpu.dcache.overall_hits::total        51510684                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       640919                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         640919                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       648833                       # number of overall misses
system.cpu.dcache.overall_misses::total        648833                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23445840000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23445840000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23445840000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23445840000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52151098                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52151098                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52159517                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52159517                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012290                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012290                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012439                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012439                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36581.596114                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36581.596114                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36135.400018                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36135.400018                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       214359                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3230                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.365015                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       512144                       # number of writebacks
system.cpu.dcache.writebacks::total            512144                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        60608                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        60608                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        60608                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        60608                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       580311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       580311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       588218                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       588218                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21269244000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21269244000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21965819999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21965819999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011127                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011127                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011277                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011277                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36651.457581                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36651.457581                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37342.991882                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37342.991882                       # average overall mshr miss latency
system.cpu.dcache.replacements                 587197                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40857345                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40857345                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       316698                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        316698                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8058225000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8058225000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41174043                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41174043                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25444.508649                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25444.508649                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       316139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       316139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7718070500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7718070500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007678                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007678                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24413.534869                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24413.534869                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10652834                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10652834                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       324221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       324221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15387615000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15387615000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029536                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029536                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47460.266300                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47460.266300                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        60049                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        60049                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       264172                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       264172                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13551173500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13551173500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51296.782021                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51296.782021                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7914                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7914                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940017                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940017                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    696575999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    696575999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 88096.117238                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88096.117238                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        61125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        61125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       240500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       240500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        60125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  82921275000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.548899                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52098977                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            588221                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             88.570413                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.548899                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         835141709                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        835141709                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82921275000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82921275000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82921275000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703705                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555086                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057139                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235478                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235478                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235478                       # number of overall hits
system.cpu.icache.overall_hits::total        10235478                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          767                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            767                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          767                       # number of overall misses
system.cpu.icache.overall_misses::total           767                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54760500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54760500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54760500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54760500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236245                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236245                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236245                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236245                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71395.697523                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71395.697523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71395.697523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71395.697523                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          325                       # number of writebacks
system.cpu.icache.writebacks::total               325                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          767                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          767                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          767                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          767                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53993500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53993500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53993500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53993500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70395.697523                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70395.697523                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70395.697523                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70395.697523                       # average overall mshr miss latency
system.cpu.icache.replacements                    325                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235478                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235478                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          767                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           767                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54760500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54760500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71395.697523                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71395.697523                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53993500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53993500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70395.697523                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70395.697523                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  82921275000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.723386                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236245                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               767                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13345.821382                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   362.723386                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.708444                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.708444                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20473257                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20473257                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82921275000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82921275000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82921275000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  82921275000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199496                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   98                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               386874                       # number of demand (read+write) hits
system.l2.demand_hits::total                   386972                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  98                       # number of overall hits
system.l2.overall_hits::.cpu.data              386874                       # number of overall hits
system.l2.overall_hits::total                  386972                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201348                       # number of demand (read+write) misses
system.l2.demand_misses::total                 202017                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            201348                       # number of overall misses
system.l2.overall_misses::total                202017                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51794500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17019283500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17071078000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51794500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17019283500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17071078000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              767                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           588222                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               588989                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             767                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          588222                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              588989                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.872229                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.342299                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.342989                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.872229                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.342299                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.342989                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77420.777280                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84526.707492                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84503.175475                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77420.777280                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84526.707492                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84503.175475                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111215                       # number of writebacks
system.l2.writebacks::total                    111215                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            202012                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           202012                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45104500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15005375500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15050480000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45104500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15005375500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15050480000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.872229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.342291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.342981                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.872229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.342291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.342981                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67420.777280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74526.432506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74502.900818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67420.777280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74526.432506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74502.900818                       # average overall mshr miss latency
system.l2.replacements                         169376                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       512144                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           512144                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       512144                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       512144                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          321                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              321                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          321                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          321                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            127920                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                127920                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136252                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11810675500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11810675500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        264172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            264172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.515770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.515770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86682.584476                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86682.584476                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10448165500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10448165500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.515770                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.515770                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76682.657869                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76682.657869                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51794500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51794500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.872229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.872229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77420.777280                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77420.777280                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45104500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45104500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.872229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.872229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67420.777280                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67420.777280                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        258954                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            258954                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5208608000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5208608000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       324050                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        324050                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.200883                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.200883                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80014.255868                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80014.255868                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65091                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65091                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4557210000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4557210000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.200867                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.200867                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70012.905010                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70012.905010                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  82921275000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31884.430822                       # Cycle average of tags in use
system.l2.tags.total_refs                     1176449                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202144                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.819856                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      44.973335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        81.598676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31757.858812                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973036                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15708                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15623                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9613784                       # Number of tag accesses
system.l2.tags.data_accesses                  9613784                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82921275000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003512680500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6658                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6658                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              525956                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104668                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      202011                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111215                       # Number of write requests accepted
system.mem_ctrls.readBursts                    202011                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111215                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.55                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                202011                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111215                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.335686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.840072                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.280812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6495     97.55%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           35      0.53%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          126      1.89%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6658                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.701111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.672332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.995499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4398     66.06%     66.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               36      0.54%     66.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2048     30.76%     97.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              169      2.54%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6658                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12928704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7117760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    155.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   82921002000                       # Total gap between requests
system.mem_ctrls.avgGap                     264732.18                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12883648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7116544                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 516345.171971849166                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 155372044.146692156792                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 85822896.476205885410                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          669                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201342                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111215                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17698750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6711633500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1954839459500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26455.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33334.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17577120.53                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12885888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12928704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7117760                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7117760                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          669                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201342                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         202011                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111215                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111215                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       516345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    155399058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        155915403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       516345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       516345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     85837561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        85837561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     85837561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       516345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    155399058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       241752964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201976                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111196                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12609                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12623                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12771                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7041                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7031                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7038                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6917                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7011                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7059                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7090                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2942282250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1009880000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6729332250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14567.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33317.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              138940                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70093                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.79                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       104132                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   192.472631                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   112.294964                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   256.242297                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        68438     65.72%     65.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14228     13.66%     79.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2613      2.51%     81.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1572      1.51%     83.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9436      9.06%     92.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1398      1.34%     93.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          457      0.44%     94.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          343      0.33%     94.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5647      5.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       104132                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12926464                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7116544                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              155.888389                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               85.822896                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.89                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  82921275000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       371094360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       197226150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      714699720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     288916560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6545301360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21016723650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14143476000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43277437800                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   521.909942                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  36554914000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2768740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  43597621000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       372458100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       197954790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      727408920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     291526560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6545301360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21818160750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13468581600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43421392080                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   523.645977                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  34792229000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2768740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  45360306000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  82921275000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65760                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111215                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57681                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136251                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136251                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65760                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572918                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572918                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20046464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20046464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            202011                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  202011    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              202011                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  82921275000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           847095500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1087851250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            324817                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       623359                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          325                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          133214                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           264172                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          264171                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           767                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       324050                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1859                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1763640                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1765499                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        69888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     70423360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               70493248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169376                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7117760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           758365                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000709                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026626                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 757827     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    538      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             758365                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  82921275000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1100724500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1150500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         882333995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
