INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/CUM_LAB/lab_7/RAM/RAM.srcs/sources_1/new/main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/CUM_LAB/lab_7/RAM/RAM.srcs/sim_1/new/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/CUM_LAB/lab_7/RAM/RAM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
