# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../project_1.srcs/sim_1/imports/ring_oscillator" \
"top_tb_time_synth.v" \
"../../../../../../AES/AES_Comp_ENC.v" \
"../../../../../../AES/AES_Comp_EncCore.v" \
"../../../../../../AES/AES_Comp_GFinvComp.v" \
"../../../../../../AES/AES_Comp_MixColumns.v" \
"../../../../../../AES/AES_Comp_SboxComp.v" \
"../../../../../../AES/AES_Comp_SubBytesComp.v" \
"../../../../../../AES/AES_top.v" \
"../../../../../project_1.srcs/sources_1/new/async_up_counter.v" \
"../../../../../project_1.srcs/sources_1/imports/ring_oscillator/ring_oscillator.v" \
"../../../../../project_1.srcs/sources_1/new/ro_sensor.v" \

sv xil_defaultlib  --include "../../../../../project_1.srcs/sim_1/imports/ring_oscillator" \
"../../../../../project_1.srcs/sim_1/imports/components/common_pkg.sv" \
"../../../../../project_1.srcs/sources_1/imports/components/common_pkg.sv" \
"../../../../../project_1.srcs/sources_1/imports/components/ALU/ALU.sv" \
"../../../../../project_1.srcs/sources_1/imports/components/ALU/ALU_control.sv" \
"../../../../../project_1.srcs/sources_1/new/add_tree_new.sv" \
"../../../../../project_1.srcs/sources_1/new/bit_extension.sv" \
"../../../../../project_1.srcs/sources_1/imports/components/control_unit/control_unit.sv" \
"../../../../../project_1.srcs/sources_1/imports/components/data_memory/data_memory.sv" \
"../../../../../project_1.srcs/sources_1/imports/components/imm_generator/imm_generator.sv" \
"../../../../../project_1.srcs/sources_1/imports/components/instruction_memory/instruction_memory.sv" \
"../../../../../project_1.srcs/sources_1/imports/components/program_counter/program_counter.sv" \
"../../../../../project_1.srcs/sources_1/imports/components/register_file/register_file.sv" \
"../../../../../project_1.srcs/sources_1/new/sensor_adder.sv" \
"../../../../../project_1.srcs/sources_1/new/top_risc.sv" \
"../../../../../project_1.srcs/sim_1/new/top_tb.sv" \

# Do not sort compile order
nosort
