INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'chihan' on host 'gacrux.seas.upenn.edu' (Linux_x86_64 version 5.14.21-150500.55.28-default) on Thu Oct 26 23:33:47 EDT 2023
INFO: [HLS 200-10] On os "openSUSE Leap 15.5"
INFO: [HLS 200-10] In directory '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7'
Sourcing Tcl script '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/ese532_hw7/P4/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project ese532_hw7 
INFO: [HLS 200-10] Opening project '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/ese532_hw7'.
INFO: [HLS 200-1510] Running: set_top Filter_HW 
INFO: [HLS 200-1510] Running: add_files Filter.cpp 
INFO: [HLS 200-10] Adding design file 'Filter.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Pipeline.h 
INFO: [HLS 200-10] Adding design file 'Pipeline.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb testbench_Filter_HW.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'testbench_Filter_HW.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution P4 -flow_target vitis 
INFO: [HLS 200-10] Opening solution '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/ese532_hw7/P4'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.306 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'SCALED_FRAME_HEIGHT': Filter.cpp:27
ERROR: [HLS 214-124] use of undeclared identifier 'SCALED_FRAME_WIDTH': Filter.cpp:27
ERROR: [HLS 214-124] use of undeclared identifier 'OUTPUT_FRAME_HEIGHT': Filter.cpp:154
ERROR: [HLS 214-124] use of undeclared identifier 'OUTPUT_FRAME_WIDTH': Filter.cpp:154
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.31 seconds; current allocated memory: 209.718 MB.
Syntax check failed in clang-tidy
    while executing
"source /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/ese532_hw7/P4/csynth.tcl"
    invoked from within
"hls::main /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/ese532_hw7/P4/csynth.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
INFO: [HLS 200-112] Total CPU user time: 2.31 seconds. Total CPU system time: 0.34 seconds. Total elapsed time: 3.2 seconds; peak allocated memory: 209.365 MB.
