0.6
2016.4
Jan 23 2017
19:19:20
/home/tansei/Desktop/cpu/2017/1stcore/cpu1-sv2/alu.sv,1509097646,systemVerilog,,,,alu,,,../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu1-sv2/decode.sv,1509339712,systemVerilog,,,,decode,,,../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu1-sv2/fetch.sv,1508758543,systemVerilog,,,,fetch,,,../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu1-sv2/mem_ls.sv,1508752697,systemVerilog,,,,mem_ls,,,../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu1-sv2/pc.sv,1508758623,systemVerilog,,,,pc,,,../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu1-sv2/top.sv,1509340144,systemVerilog,,,,top,,,../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu1-sv2/top_wrapper.v,1509340137,verilog,,,,top_wrapper,,,../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu1-sv2/uart_tx_7han.sv,1509326911,systemVerilog,,,,uart_tx,,,../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu1-sv2/write.sv,1509329143,systemVerilog,,,,fpr_write;gpr_write,,,../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a,,,,,
/home/tansei/Desktop/cpu/2017/1stcore/cpu2/cpu2.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
