Passed A1-2 for mA = 42, nA = 68, nB = 35, 
Passed A1-2 for mA = 42, nA = 68, nB = 25, 
Passed A1-2 for mA = 42, nA = 68, nB = 63, 
Passed A1-2 for mA = 42, nA = 70, nB = 35, 
Passed A1-2 for mA = 42, nA = 70, nB = 25, 
Passed A1-2 for mA = 42, nA = 70, nB = 63, 
Passed A1-2 for mA = 42, nA = 59, nB = 35, 
Passed A1-2 for mA = 42, nA = 59, nB = 25, 
Passed A1-2 for mA = 42, nA = 59, nB = 63, 
Passed A1-2 for mA = 1, nA = 68, nB = 35, 
Passed A1-2 for mA = 1, nA = 68, nB = 25, 
Passed A1-2 for mA = 1, nA = 68, nB = 63, 
Passed A1-2 for mA = 1, nA = 70, nB = 35, 
Passed A1-2 for mA = 1, nA = 70, nB = 25, 
Passed A1-2 for mA = 1, nA = 70, nB = 63, 
Passed A1-2 for mA = 1, nA = 59, nB = 35, 
Passed A1-2 for mA = 1, nA = 59, nB = 25, 
Passed A1-2 for mA = 1, nA = 59, nB = 63, 
Passed A1-2 for mA = 79, nA = 68, nB = 35, 
Passed A1-2 for mA = 79, nA = 68, nB = 25, 
Passed A1-2 for mA = 79, nA = 68, nB = 63, 
Passed A1-2 for mA = 79, nA = 70, nB = 35, 
Passed A1-2 for mA = 79, nA = 70, nB = 25, 
Passed A1-2 for mA = 79, nA = 70, nB = 63, 
Passed A1-2 for mA = 79, nA = 59, nB = 35, 
Passed A1-2 for mA = 79, nA = 59, nB = 25, 
Passed A1-2 for mA = 79, nA = 59, nB = 63, 

C:\Users\Patel\Downloads\ECE527\exp\MP3\PartA\solution2\sim\verilog>set PATH= 

C:\Users\Patel\Downloads\ECE527\exp\MP3\PartA\solution2\sim\verilog>call C:/Xilinx/Vivado/2018.2/bin/xelab xil_defaultlib.apatb_parta1_2_top glbl -prj parta1_2.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s parta1_2  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_parta1_2_top glbl -prj parta1_2.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s parta1_2 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution2/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution2/sim/verilog/AESL_automem_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution2/sim/verilog/AESL_automem_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution2/sim/verilog/AESL_automem_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution2/sim/verilog/parta1_2.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_parta1_2_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution2/sim/verilog/parta1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parta1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution2/sim/verilog/parta1_2_mac_muladEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parta1_2_mac_muladEe_DSP48_1
INFO: [VRFC 10-311] analyzing module parta1_2_mac_muladEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution2/sim/verilog/parta1_2_mul_64nsbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parta1_2_mul_64nsbkb_MulnS_0
INFO: [VRFC 10-311] analyzing module parta1_2_mul_64nsbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution2/sim/verilog/parta1_2_mul_mul_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parta1_2_mul_mul_cud_DSP48_0
INFO: [VRFC 10-311] analyzing module parta1_2_mul_mul_cud
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parta1_2_mul_64nsbkb_MulnS_0
Compiling module xil_defaultlib.parta1_2_mul_64nsbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.parta1_2_mul_mul_cud_DSP48_0
Compiling module xil_defaultlib.parta1_2_mul_mul_cud(ID=1,NUM_ST...
Compiling module xil_defaultlib.parta1_2_mac_muladEe_DSP48_1
Compiling module xil_defaultlib.parta1_2_mac_muladEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.parta1_2
Compiling module xil_defaultlib.AESL_automem_A
Compiling module xil_defaultlib.AESL_automem_B
Compiling module xil_defaultlib.AESL_automem_C
Compiling module xil_defaultlib.apatb_parta1_2_top
Compiling module work.glbl
Built simulation snapshot parta1_2

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution2/sim/verilog/xsim.dir/parta1_2/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution2/sim/verilog/xsim.dir/parta1_2/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct  4 00:45:07 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct  4 00:45:07 2018...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/parta1_2/xsim_script.tcl
# xsim {parta1_2} -autoloadwcfg -tclbatch {parta1_2.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source parta1_2.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 27 [n/a] @ "125000"
// RTL Simulation : 1 / 27 [n/a] @ "1999445000"
// RTL Simulation : 2 / 27 [n/a] @ "3427555000"
// RTL Simulation : 3 / 27 [n/a] @ "7026225000"
// RTL Simulation : 4 / 27 [n/a] @ "9084335000"
// RTL Simulation : 5 / 27 [n/a] @ "10554445000"
// RTL Simulation : 6 / 27 [n/a] @ "14258955000"
// RTL Simulation : 7 / 27 [n/a] @ "15993665000"
// RTL Simulation : 8 / 27 [n/a] @ "17232775000"
// RTL Simulation : 9 / 27 [n/a] @ "20355165000"
// RTL Simulation : 10 / 27 [n/a] @ "20402875000"
// RTL Simulation : 11 / 27 [n/a] @ "20436985000"
// RTL Simulation : 12 / 27 [n/a] @ "20522775000"
// RTL Simulation : 13 / 27 [n/a] @ "20571885000"
// RTL Simulation : 14 / 27 [n/a] @ "20606995000"
// RTL Simulation : 15 / 27 [n/a] @ "20695305000"
// RTL Simulation : 16 / 27 [n/a] @ "20736715000"
// RTL Simulation : 17 / 27 [n/a] @ "20766325000"
// RTL Simulation : 18 / 27 [n/a] @ "20840775000"
// RTL Simulation : 19 / 27 [n/a] @ "24601285000"
// RTL Simulation : 20 / 27 [n/a] @ "27287395000"
// RTL Simulation : 21 / 27 [n/a] @ "34056225000"
// RTL Simulation : 22 / 27 [n/a] @ "37927335000"
// RTL Simulation : 23 / 27 [n/a] @ "40692445000"
// RTL Simulation : 24 / 27 [n/a] @ "47660355000"
// RTL Simulation : 25 / 27 [n/a] @ "50923165000"
// RTL Simulation : 26 / 27 [n/a] @ "53253775000"
// RTL Simulation : 27 / 27 [n/a] @ "59126745000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 59126785 ns : File "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution2/sim/verilog/parta1_2.autotb.v" Line 523
run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:08 . Memory (MB): peak = 213.273 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Thu Oct  4 00:47:26 2018...
Passed A1-2 for mA = 42, nA = 68, nB = 35, 
Passed A1-2 for mA = 42, nA = 68, nB = 25, 
Passed A1-2 for mA = 42, nA = 68, nB = 63, 
Passed A1-2 for mA = 42, nA = 70, nB = 35, 
Passed A1-2 for mA = 42, nA = 70, nB = 25, 
Passed A1-2 for mA = 42, nA = 70, nB = 63, 
Passed A1-2 for mA = 42, nA = 59, nB = 35, 
Passed A1-2 for mA = 42, nA = 59, nB = 25, 
Passed A1-2 for mA = 42, nA = 59, nB = 63, 
Passed A1-2 for mA = 1, nA = 68, nB = 35, 
Passed A1-2 for mA = 1, nA = 68, nB = 25, 
Passed A1-2 for mA = 1, nA = 68, nB = 63, 
Passed A1-2 for mA = 1, nA = 70, nB = 35, 
Passed A1-2 for mA = 1, nA = 70, nB = 25, 
Passed A1-2 for mA = 1, nA = 70, nB = 63, 
Passed A1-2 for mA = 1, nA = 59, nB = 35, 
Passed A1-2 for mA = 1, nA = 59, nB = 25, 
Passed A1-2 for mA = 1, nA = 59, nB = 63, 
Passed A1-2 for mA = 79, nA = 68, nB = 35, 
Passed A1-2 for mA = 79, nA = 68, nB = 25, 
Passed A1-2 for mA = 79, nA = 68, nB = 63, 
Passed A1-2 for mA = 79, nA = 70, nB = 35, 
Passed A1-2 for mA = 79, nA = 70, nB = 25, 
Passed A1-2 for mA = 79, nA = 70, nB = 63, 
Passed A1-2 for mA = 79, nA = 59, nB = 35, 
Passed A1-2 for mA = 79, nA = 59, nB = 25, 
Passed A1-2 for mA = 79, nA = 59, nB = 63, 
