Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: loadableReg16bit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "loadableReg16bit.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "loadableReg16bit"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : loadableReg16bit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\New folder (3)\CECS 301 2019\Project4\shiftReg.v" into library work
Parsing module <shiftReg>.
Analyzing Verilog file "E:\New folder (3)\CECS 301 2019\Project4\pulseGen.v" into library work
Parsing module <pulseGen>.
Analyzing Verilog file "E:\New folder (3)\CECS 301 2019\Project4\detectPosEdge.v" into library work
Parsing module <detectPosEdge>.
Analyzing Verilog file "E:\New folder (3)\CECS 301 2019\Project4\topModule.v" into library work
Parsing module <loadableReg16bit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <loadableReg16bit>.

Elaborating module <pulseGen>.

Elaborating module <shiftReg>.

Elaborating module <detectPosEdge>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <loadableReg16bit>.
    Related source file is "E:\New folder (3)\CECS 301 2019\Project4\topModule.v".
    Summary:
	no macro.
Unit <loadableReg16bit> synthesized.

Synthesizing Unit <pulseGen>.
    Related source file is "E:\New folder (3)\CECS 301 2019\Project4\pulseGen.v".
    Found 17-bit register for signal <pulse>.
    Found 17-bit adder for signal <pulse[16]_GND_2_o_add_1_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <pulseGen> synthesized.

Synthesizing Unit <shiftReg>.
    Related source file is "E:\New folder (3)\CECS 301 2019\Project4\shiftReg.v".
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <shiftReg> synthesized.

Synthesizing Unit <detectPosEdge>.
    Related source file is "E:\New folder (3)\CECS 301 2019\Project4\detectPosEdge.v".
    Found 1-bit register for signal <q2>.
    Found 1-bit register for signal <q1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <detectPosEdge> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 17-bit adder                                          : 1
# Registers                                            : 4
 1-bit register                                        : 2
 16-bit register                                       : 1
 17-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <pulseGen>.
The following registers are absorbed into counter <pulse>: 1 register on signal <pulse>.
Unit <pulseGen> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 18
 Flip-Flops                                            : 18

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <shiftReg> ...

Optimizing unit <loadableReg16bit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block loadableReg16bit, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : loadableReg16bit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 60
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 16
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT5                        : 1
#      LUT6                        : 5
#      MUXCY                       : 16
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 35
#      FDC                         : 19
#      FDCE                        : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              35  out of  126800     0%  
 Number of Slice LUTs:                   25  out of  63400     0%  
    Number used as Logic:                25  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     42
   Number with an unused Flip Flop:       7  out of     42    16%  
   Number with an unused LUT:            17  out of     42    40%  
   Number of fully used LUT-FF pairs:    18  out of     42    42%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    210     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 35    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.207ns (Maximum Frequency: 453.165MHz)
   Minimum input arrival time before clock: 0.737ns
   Maximum output required time after clock: 1.121ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.207ns (frequency: 453.165MHz)
  Total number of paths / destination ports: 457 / 50
-------------------------------------------------------------------------
Delay:               2.207ns (Levels of Logic = 2)
  Source:            pulseGen/pulse_7 (FF)
  Destination:       shiftReg/q_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pulseGen/pulse_7 to shiftReg/q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.697  pulseGen/pulse_7 (pulseGen/pulse_7)
     LUT6:I0->O            1   0.097   0.511  pulseGen/pulse_out<16>1 (pulseGen/pulse_out<16>)
     LUT3:I0->O           16   0.097   0.348  pulseGen/pulse_out<16>4 (q_out)
     FDCE:CE                   0.095          shiftReg/q_0
    ----------------------------------------
    Total                      2.207ns (0.650ns logic, 1.557ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              0.737ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       detectPosEdge/q2 (FF)
  Destination Clock: clk rising

  Data Path: rst to detectPosEdge/q2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.387  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.349          detectPosEdge/q1
    ----------------------------------------
    Total                      0.737ns (0.350ns logic, 0.387ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.121ns (Levels of Logic = 2)
  Source:            detectPosEdge/q1 (FF)
  Destination:       D_out (PAD)
  Source Clock:      clk rising

  Data Path: detectPosEdge/q1 to D_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.383  detectPosEdge/q1 (detectPosEdge/q1)
     LUT2:I0->O            1   0.097   0.279  detectPosEdge/D_out1 (D_out_OBUF)
     OBUF:I->O                 0.000          D_out_OBUF (D_out)
    ----------------------------------------
    Total                      1.121ns (0.458ns logic, 0.663ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.207|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 22.88 secs
 
--> 

Total memory usage is 443976 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

