// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module BusyTable_4(
  input        clock,
  input        reset,
  input        io_allocPregs_0_valid,
  input  [7:0] io_allocPregs_0_bits,
  input        io_allocPregs_1_valid,
  input  [7:0] io_allocPregs_1_bits,
  input        io_allocPregs_2_valid,
  input  [7:0] io_allocPregs_2_bits,
  input        io_allocPregs_3_valid,
  input  [7:0] io_allocPregs_3_bits,
  input        io_allocPregs_4_valid,
  input  [7:0] io_allocPregs_4_bits,
  input        io_allocPregs_5_valid,
  input  [7:0] io_allocPregs_5_bits,
  input        io_wbPregs_0_valid,
  input  [7:0] io_wbPregs_0_bits,
  input        io_wbPregs_1_valid,
  input  [7:0] io_wbPregs_1_bits,
  input        io_wbPregs_2_valid,
  input  [7:0] io_wbPregs_2_bits,
  input        io_wbPregs_3_valid,
  input  [7:0] io_wbPregs_3_bits,
  input  [7:0] io_read_0_req,
  output       io_read_0_resp,
  input  [7:0] io_read_1_req,
  output       io_read_1_resp,
  input  [7:0] io_read_2_req,
  output       io_read_2_resp,
  input  [7:0] io_read_3_req,
  output       io_read_3_resp,
  input  [7:0] io_read_4_req,
  output       io_read_4_resp,
  input  [7:0] io_read_5_req,
  output       io_read_5_resp
);

  reg          table_r;
  reg          table_r_1;
  reg          table_r_2;
  reg          table_r_3;
  reg          table_r_4;
  reg          table_r_5;
  reg          table_r_6;
  reg          table_r_7;
  reg          table_r_8;
  reg          table_r_9;
  reg          table_r_10;
  reg          table_r_11;
  reg          table_r_12;
  reg          table_r_13;
  reg          table_r_14;
  reg          table_r_15;
  reg          table_r_16;
  reg          table_r_17;
  reg          table_r_18;
  reg          table_r_19;
  reg          table_r_20;
  reg          table_r_21;
  reg          table_r_22;
  reg          table_r_23;
  reg          table_r_24;
  reg          table_r_25;
  reg          table_r_26;
  reg          table_r_27;
  reg          table_r_28;
  reg          table_r_29;
  reg          table_r_30;
  reg          table_r_31;
  wire [31:0]  table_0 =
    {table_r_31,
     table_r_30,
     table_r_29,
     table_r_28,
     table_r_27,
     table_r_26,
     table_r_25,
     table_r_24,
     table_r_23,
     table_r_22,
     table_r_21,
     table_r_20,
     table_r_19,
     table_r_18,
     table_r_17,
     table_r_16,
     table_r_15,
     table_r_14,
     table_r_13,
     table_r_12,
     table_r_11,
     table_r_10,
     table_r_9,
     table_r_8,
     table_r_7,
     table_r_6,
     table_r_5,
     table_r_4,
     table_r_3,
     table_r_2,
     table_r_1,
     table_r};
  wire [31:0]  _io_read_0_resp_T = table_0 >> io_read_0_req;
  wire [31:0]  _io_read_1_resp_T = table_0 >> io_read_1_req;
  wire [31:0]  _io_read_2_resp_T = table_0 >> io_read_2_req;
  wire [31:0]  _io_read_3_resp_T = table_0 >> io_read_3_req;
  wire [31:0]  _io_read_4_resp_T = table_0 >> io_read_4_req;
  wire [31:0]  _io_read_5_resp_T = table_0 >> io_read_5_req;
  wire [255:0] _wbMask_T_6 = 256'h1 << io_wbPregs_3_bits;
  wire [255:0] _wbMask_T_4 = 256'h1 << io_wbPregs_2_bits;
  wire [255:0] _wbMask_T_2 = 256'h1 << io_wbPregs_1_bits;
  wire [255:0] _wbMask_T = 256'h1 << io_wbPregs_0_bits;
  wire [31:0]  wbMask =
    (io_wbPregs_0_valid ? _wbMask_T[31:0] : 32'h0)
    | (io_wbPregs_1_valid ? _wbMask_T_2[31:0] : 32'h0)
    | (io_wbPregs_2_valid ? _wbMask_T_4[31:0] : 32'h0)
    | (io_wbPregs_3_valid ? _wbMask_T_6[31:0] : 32'h0);
  wire [255:0] _allocMask_T_10 = 256'h1 << io_allocPregs_5_bits;
  wire [255:0] _allocMask_T_8 = 256'h1 << io_allocPregs_4_bits;
  wire [255:0] _allocMask_T_6 = 256'h1 << io_allocPregs_3_bits;
  wire [255:0] _allocMask_T_4 = 256'h1 << io_allocPregs_2_bits;
  wire [255:0] _allocMask_T_2 = 256'h1 << io_allocPregs_1_bits;
  wire [255:0] _allocMask_T = 256'h1 << io_allocPregs_0_bits;
  wire [31:0]  allocMask =
    (io_allocPregs_0_valid ? _allocMask_T[31:0] : 32'h0)
    | (io_allocPregs_1_valid ? _allocMask_T_2[31:0] : 32'h0)
    | (io_allocPregs_2_valid ? _allocMask_T_4[31:0] : 32'h0)
    | (io_allocPregs_3_valid ? _allocMask_T_6[31:0] : 32'h0)
    | (io_allocPregs_4_valid ? _allocMask_T_8[31:0] : 32'h0)
    | (io_allocPregs_5_valid ? _allocMask_T_10[31:0] : 32'h0);
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      table_r <= 1'h0;
      table_r_1 <= 1'h0;
      table_r_2 <= 1'h0;
      table_r_3 <= 1'h0;
      table_r_4 <= 1'h0;
      table_r_5 <= 1'h0;
      table_r_6 <= 1'h0;
      table_r_7 <= 1'h0;
      table_r_8 <= 1'h0;
      table_r_9 <= 1'h0;
      table_r_10 <= 1'h0;
      table_r_11 <= 1'h0;
      table_r_12 <= 1'h0;
      table_r_13 <= 1'h0;
      table_r_14 <= 1'h0;
      table_r_15 <= 1'h0;
      table_r_16 <= 1'h0;
      table_r_17 <= 1'h0;
      table_r_18 <= 1'h0;
      table_r_19 <= 1'h0;
      table_r_20 <= 1'h0;
      table_r_21 <= 1'h0;
      table_r_22 <= 1'h0;
      table_r_23 <= 1'h0;
      table_r_24 <= 1'h0;
      table_r_25 <= 1'h0;
      table_r_26 <= 1'h0;
      table_r_27 <= 1'h0;
      table_r_28 <= 1'h0;
      table_r_29 <= 1'h0;
      table_r_30 <= 1'h0;
      table_r_31 <= 1'h0;
    end
    else begin
      if (allocMask[0] | wbMask[0])
        table_r <= ~(wbMask[0]) & (allocMask[0] | table_r);
      if (allocMask[1] | wbMask[1])
        table_r_1 <= ~(wbMask[1]) & (allocMask[1] | table_r_1);
      if (allocMask[2] | wbMask[2])
        table_r_2 <= ~(wbMask[2]) & (allocMask[2] | table_r_2);
      if (allocMask[3] | wbMask[3])
        table_r_3 <= ~(wbMask[3]) & (allocMask[3] | table_r_3);
      if (allocMask[4] | wbMask[4])
        table_r_4 <= ~(wbMask[4]) & (allocMask[4] | table_r_4);
      if (allocMask[5] | wbMask[5])
        table_r_5 <= ~(wbMask[5]) & (allocMask[5] | table_r_5);
      if (allocMask[6] | wbMask[6])
        table_r_6 <= ~(wbMask[6]) & (allocMask[6] | table_r_6);
      if (allocMask[7] | wbMask[7])
        table_r_7 <= ~(wbMask[7]) & (allocMask[7] | table_r_7);
      if (allocMask[8] | wbMask[8])
        table_r_8 <= ~(wbMask[8]) & (allocMask[8] | table_r_8);
      if (allocMask[9] | wbMask[9])
        table_r_9 <= ~(wbMask[9]) & (allocMask[9] | table_r_9);
      if (allocMask[10] | wbMask[10])
        table_r_10 <= ~(wbMask[10]) & (allocMask[10] | table_r_10);
      if (allocMask[11] | wbMask[11])
        table_r_11 <= ~(wbMask[11]) & (allocMask[11] | table_r_11);
      if (allocMask[12] | wbMask[12])
        table_r_12 <= ~(wbMask[12]) & (allocMask[12] | table_r_12);
      if (allocMask[13] | wbMask[13])
        table_r_13 <= ~(wbMask[13]) & (allocMask[13] | table_r_13);
      if (allocMask[14] | wbMask[14])
        table_r_14 <= ~(wbMask[14]) & (allocMask[14] | table_r_14);
      if (allocMask[15] | wbMask[15])
        table_r_15 <= ~(wbMask[15]) & (allocMask[15] | table_r_15);
      if (allocMask[16] | wbMask[16])
        table_r_16 <= ~(wbMask[16]) & (allocMask[16] | table_r_16);
      if (allocMask[17] | wbMask[17])
        table_r_17 <= ~(wbMask[17]) & (allocMask[17] | table_r_17);
      if (allocMask[18] | wbMask[18])
        table_r_18 <= ~(wbMask[18]) & (allocMask[18] | table_r_18);
      if (allocMask[19] | wbMask[19])
        table_r_19 <= ~(wbMask[19]) & (allocMask[19] | table_r_19);
      if (allocMask[20] | wbMask[20])
        table_r_20 <= ~(wbMask[20]) & (allocMask[20] | table_r_20);
      if (allocMask[21] | wbMask[21])
        table_r_21 <= ~(wbMask[21]) & (allocMask[21] | table_r_21);
      if (allocMask[22] | wbMask[22])
        table_r_22 <= ~(wbMask[22]) & (allocMask[22] | table_r_22);
      if (allocMask[23] | wbMask[23])
        table_r_23 <= ~(wbMask[23]) & (allocMask[23] | table_r_23);
      if (allocMask[24] | wbMask[24])
        table_r_24 <= ~(wbMask[24]) & (allocMask[24] | table_r_24);
      if (allocMask[25] | wbMask[25])
        table_r_25 <= ~(wbMask[25]) & (allocMask[25] | table_r_25);
      if (allocMask[26] | wbMask[26])
        table_r_26 <= ~(wbMask[26]) & (allocMask[26] | table_r_26);
      if (allocMask[27] | wbMask[27])
        table_r_27 <= ~(wbMask[27]) & (allocMask[27] | table_r_27);
      if (allocMask[28] | wbMask[28])
        table_r_28 <= ~(wbMask[28]) & (allocMask[28] | table_r_28);
      if (allocMask[29] | wbMask[29])
        table_r_29 <= ~(wbMask[29]) & (allocMask[29] | table_r_29);
      if (allocMask[30] | wbMask[30])
        table_r_30 <= ~(wbMask[30]) & (allocMask[30] | table_r_30);
      if (allocMask[31] | wbMask[31])
        table_r_31 <= ~(wbMask[31]) & (allocMask[31] | table_r_31);
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        table_r = _RANDOM[3'h6][0];
        table_r_1 = _RANDOM[3'h6][1];
        table_r_2 = _RANDOM[3'h6][2];
        table_r_3 = _RANDOM[3'h6][3];
        table_r_4 = _RANDOM[3'h6][4];
        table_r_5 = _RANDOM[3'h6][5];
        table_r_6 = _RANDOM[3'h6][6];
        table_r_7 = _RANDOM[3'h6][7];
        table_r_8 = _RANDOM[3'h6][8];
        table_r_9 = _RANDOM[3'h6][9];
        table_r_10 = _RANDOM[3'h6][10];
        table_r_11 = _RANDOM[3'h6][11];
        table_r_12 = _RANDOM[3'h6][12];
        table_r_13 = _RANDOM[3'h6][13];
        table_r_14 = _RANDOM[3'h6][14];
        table_r_15 = _RANDOM[3'h6][15];
        table_r_16 = _RANDOM[3'h6][16];
        table_r_17 = _RANDOM[3'h6][17];
        table_r_18 = _RANDOM[3'h6][18];
        table_r_19 = _RANDOM[3'h6][19];
        table_r_20 = _RANDOM[3'h6][20];
        table_r_21 = _RANDOM[3'h6][21];
        table_r_22 = _RANDOM[3'h6][22];
        table_r_23 = _RANDOM[3'h6][23];
        table_r_24 = _RANDOM[3'h6][24];
        table_r_25 = _RANDOM[3'h6][25];
        table_r_26 = _RANDOM[3'h6][26];
        table_r_27 = _RANDOM[3'h6][27];
        table_r_28 = _RANDOM[3'h6][28];
        table_r_29 = _RANDOM[3'h6][29];
        table_r_30 = _RANDOM[3'h6][30];
        table_r_31 = _RANDOM[3'h6][31];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        table_r = 1'h0;
        table_r_1 = 1'h0;
        table_r_2 = 1'h0;
        table_r_3 = 1'h0;
        table_r_4 = 1'h0;
        table_r_5 = 1'h0;
        table_r_6 = 1'h0;
        table_r_7 = 1'h0;
        table_r_8 = 1'h0;
        table_r_9 = 1'h0;
        table_r_10 = 1'h0;
        table_r_11 = 1'h0;
        table_r_12 = 1'h0;
        table_r_13 = 1'h0;
        table_r_14 = 1'h0;
        table_r_15 = 1'h0;
        table_r_16 = 1'h0;
        table_r_17 = 1'h0;
        table_r_18 = 1'h0;
        table_r_19 = 1'h0;
        table_r_20 = 1'h0;
        table_r_21 = 1'h0;
        table_r_22 = 1'h0;
        table_r_23 = 1'h0;
        table_r_24 = 1'h0;
        table_r_25 = 1'h0;
        table_r_26 = 1'h0;
        table_r_27 = 1'h0;
        table_r_28 = 1'h0;
        table_r_29 = 1'h0;
        table_r_30 = 1'h0;
        table_r_31 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_read_0_resp =
    ~(_io_read_0_resp_T[0]
      | (|{io_allocPregs_5_valid & io_allocPregs_5_bits == io_read_0_req,
           io_allocPregs_4_valid & io_allocPregs_4_bits == io_read_0_req,
           io_allocPregs_3_valid & io_allocPregs_3_bits == io_read_0_req,
           io_allocPregs_2_valid & io_allocPregs_2_bits == io_read_0_req,
           io_allocPregs_1_valid & io_allocPregs_1_bits == io_read_0_req,
           io_allocPregs_0_valid & io_allocPregs_0_bits == io_read_0_req}));
  assign io_read_1_resp =
    ~(_io_read_1_resp_T[0]
      | (|{io_allocPregs_5_valid & io_allocPregs_5_bits == io_read_1_req,
           io_allocPregs_4_valid & io_allocPregs_4_bits == io_read_1_req,
           io_allocPregs_3_valid & io_allocPregs_3_bits == io_read_1_req,
           io_allocPregs_2_valid & io_allocPregs_2_bits == io_read_1_req,
           io_allocPregs_1_valid & io_allocPregs_1_bits == io_read_1_req,
           io_allocPregs_0_valid & io_allocPregs_0_bits == io_read_1_req}));
  assign io_read_2_resp =
    ~(_io_read_2_resp_T[0]
      | (|{io_allocPregs_5_valid & io_allocPregs_5_bits == io_read_2_req,
           io_allocPregs_4_valid & io_allocPregs_4_bits == io_read_2_req,
           io_allocPregs_3_valid & io_allocPregs_3_bits == io_read_2_req,
           io_allocPregs_2_valid & io_allocPregs_2_bits == io_read_2_req,
           io_allocPregs_1_valid & io_allocPregs_1_bits == io_read_2_req,
           io_allocPregs_0_valid & io_allocPregs_0_bits == io_read_2_req}));
  assign io_read_3_resp =
    ~(_io_read_3_resp_T[0]
      | (|{io_allocPregs_5_valid & io_allocPregs_5_bits == io_read_3_req,
           io_allocPregs_4_valid & io_allocPregs_4_bits == io_read_3_req,
           io_allocPregs_3_valid & io_allocPregs_3_bits == io_read_3_req,
           io_allocPregs_2_valid & io_allocPregs_2_bits == io_read_3_req,
           io_allocPregs_1_valid & io_allocPregs_1_bits == io_read_3_req,
           io_allocPregs_0_valid & io_allocPregs_0_bits == io_read_3_req}));
  assign io_read_4_resp =
    ~(_io_read_4_resp_T[0]
      | (|{io_allocPregs_5_valid & io_allocPregs_5_bits == io_read_4_req,
           io_allocPregs_4_valid & io_allocPregs_4_bits == io_read_4_req,
           io_allocPregs_3_valid & io_allocPregs_3_bits == io_read_4_req,
           io_allocPregs_2_valid & io_allocPregs_2_bits == io_read_4_req,
           io_allocPregs_1_valid & io_allocPregs_1_bits == io_read_4_req,
           io_allocPregs_0_valid & io_allocPregs_0_bits == io_read_4_req}));
  assign io_read_5_resp =
    ~(_io_read_5_resp_T[0]
      | (|{io_allocPregs_5_valid & io_allocPregs_5_bits == io_read_5_req,
           io_allocPregs_4_valid & io_allocPregs_4_bits == io_read_5_req,
           io_allocPregs_3_valid & io_allocPregs_3_bits == io_read_5_req,
           io_allocPregs_2_valid & io_allocPregs_2_bits == io_read_5_req,
           io_allocPregs_1_valid & io_allocPregs_1_bits == io_read_5_req,
           io_allocPregs_0_valid & io_allocPregs_0_bits == io_read_5_req}));
endmodule

