// Seed: 2627662567
module module_0;
  logic [1 : -1] id_1;
  assign module_1.id_4 = 0;
  parameter id_2 = -1;
  wire module_0;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input supply0 id_2,
    input wor id_3,
    output uwire id_4,
    input wor id_5
);
  always_latch @(*) $unsigned(38);
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd50
) (
    id_1,
    _id_2
);
  input wire _id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  logic [id_2 : 1] id_3 = -1'b0 <= id_3 - id_2;
endmodule
