{"Source Block": ["serv/rtl/serv_mpram.v@60:70@HdlIdDef", "   wire [5:0] wreg0 = i_trap ? {4'b1000,CSR_MTVAL} : {1'b0,i_rd_waddr};\n   wire [5:0] wreg1 = i_trap ? {4'b1000,CSR_MEPC}  : {4'b1000,i_csr_addr};\n   wire [5:0] wreg  = wport ? wreg1 : wreg0;\n   wire [9:0] waddr = {wreg, wslot};\n\n   wire       wen = wgo & (i_trap | (wport ? i_csr_en : i_rd_wen & run_r));\n\n   reg \t      wreq_r;\n   reg \t      run_r;\n\n   always @(posedge i_clk) begin\n"], "Clone Blocks": [["serv/rtl/serv_mpram.v@56:66", "   //mepc  100010\n   //mtval 100011\n   //csr   1000xx\n   //rd    0xxxxx\n   wire [5:0] wreg0 = i_trap ? {4'b1000,CSR_MTVAL} : {1'b0,i_rd_waddr};\n   wire [5:0] wreg1 = i_trap ? {4'b1000,CSR_MEPC}  : {4'b1000,i_csr_addr};\n   wire [5:0] wreg  = wport ? wreg1 : wreg0;\n   wire [9:0] waddr = {wreg, wslot};\n\n   wire       wen = wgo & (i_trap | (wport ? i_csr_en : i_rd_wen & run_r));\n\n"], ["serv/rtl/serv_mpram.v@57:67", "   //mtval 100011\n   //csr   1000xx\n   //rd    0xxxxx\n   wire [5:0] wreg0 = i_trap ? {4'b1000,CSR_MTVAL} : {1'b0,i_rd_waddr};\n   wire [5:0] wreg1 = i_trap ? {4'b1000,CSR_MEPC}  : {4'b1000,i_csr_addr};\n   wire [5:0] wreg  = wport ? wreg1 : wreg0;\n   wire [9:0] waddr = {wreg, wslot};\n\n   wire       wen = wgo & (i_trap | (wport ? i_csr_en : i_rd_wen & run_r));\n\n   reg \t      wreq_r;\n"], ["serv/rtl/serv_mpram.v@58:68", "   //csr   1000xx\n   //rd    0xxxxx\n   wire [5:0] wreg0 = i_trap ? {4'b1000,CSR_MTVAL} : {1'b0,i_rd_waddr};\n   wire [5:0] wreg1 = i_trap ? {4'b1000,CSR_MEPC}  : {4'b1000,i_csr_addr};\n   wire [5:0] wreg  = wport ? wreg1 : wreg0;\n   wire [9:0] waddr = {wreg, wslot};\n\n   wire       wen = wgo & (i_trap | (wport ? i_csr_en : i_rd_wen & run_r));\n\n   reg \t      wreq_r;\n   reg \t      run_r;\n"], ["serv/rtl/serv_mpram.v@55:65", "   //port 1 csr mepc\n   //mepc  100010\n   //mtval 100011\n   //csr   1000xx\n   //rd    0xxxxx\n   wire [5:0] wreg0 = i_trap ? {4'b1000,CSR_MTVAL} : {1'b0,i_rd_waddr};\n   wire [5:0] wreg1 = i_trap ? {4'b1000,CSR_MEPC}  : {4'b1000,i_csr_addr};\n   wire [5:0] wreg  = wport ? wreg1 : wreg0;\n   wire [9:0] waddr = {wreg, wslot};\n\n   wire       wen = wgo & (i_trap | (wport ? i_csr_en : i_rd_wen & run_r));\n"]], "Diff Content": {"Delete": [[65, "   wire       wen = wgo & (i_trap | (wport ? i_csr_en : i_rd_wen & run_r));\n"]], "Add": [[65, "   wire       wen0 = i_trap | (i_rd_wen & i_run);\n"], [65, "   wire       wen1 = i_trap | i_csr_en;\n"], [65, "   wire       wen = wgo & (wport ? wen1_r : wen0_r);\n"]]}}