// Seed: 3989301006
module module_0 (
    input tri id_0
);
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    output supply1 id_4,
    input tri1 id_5
    , id_10,
    output tri id_6,
    input tri0 id_7,
    input supply1 id_8
);
  assign id_10 = id_5;
  module_0(
      id_10
  );
endmodule
module module_2 (
    input uwire id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wor id_6,
    output supply1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input uwire id_10,
    output supply0 id_11,
    input uwire id_12,
    input tri0 id_13,
    input supply1 id_14
    , id_23,
    input tri0 id_15,
    output supply1 id_16,
    output supply1 id_17,
    output tri0 id_18,
    input tri1 id_19,
    output uwire id_20,
    output tri0 id_21
);
  if (id_12) begin
    uwire id_24 = 1'b0;
  end else begin : id_25
    assign id_20 = id_4;
  end
  module_0(
      id_0
  );
  assign id_17 = id_3;
  wire id_26;
endmodule
