#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27bd270 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27bd400 .scope module, "tb" "tb" 3 53;
 .timescale -12 -12;
L_0x27b6120 .functor NOT 1, L_0x27f13c0, C4<0>, C4<0>, C4<0>;
L_0x27b6400 .functor XOR 8, L_0x27f0f90, L_0x27f1050, C4<00000000>, C4<00000000>;
L_0x27ca350 .functor XOR 8, L_0x27b6400, L_0x27f1210, C4<00000000>, C4<00000000>;
v0x27f00b0_0 .net *"_ivl_10", 7 0, L_0x27f1210;  1 drivers
v0x27f01b0_0 .net *"_ivl_12", 7 0, L_0x27ca350;  1 drivers
v0x27f0290_0 .net *"_ivl_2", 7 0, L_0x27f0ec0;  1 drivers
v0x27f0350_0 .net *"_ivl_4", 7 0, L_0x27f0f90;  1 drivers
v0x27f0430_0 .net *"_ivl_6", 7 0, L_0x27f1050;  1 drivers
v0x27f0560_0 .net *"_ivl_8", 7 0, L_0x27b6400;  1 drivers
v0x27f0640_0 .var "clk", 0 0;
v0x27f06e0_0 .net "d", 7 0, v0x27eee60_0;  1 drivers
v0x27f07a0_0 .net "q_dut", 7 0, v0x27efb60_0;  1 drivers
v0x27f08f0_0 .net "q_ref", 7 0, v0x27b7a30_0;  1 drivers
v0x27f09c0_0 .var/2u "stats1", 159 0;
v0x27f0a80_0 .var/2u "strobe", 0 0;
v0x27f0b40_0 .net "tb_match", 0 0, L_0x27f13c0;  1 drivers
v0x27f0c00_0 .net "tb_mismatch", 0 0, L_0x27b6120;  1 drivers
v0x27f0cc0_0 .net "wavedrom_enable", 0 0, v0x27eef00_0;  1 drivers
v0x27f0d90_0 .net "wavedrom_title", 511 0, v0x27eefa0_0;  1 drivers
L_0x27f0ec0 .concat [ 8 0 0 0], v0x27b7a30_0;
L_0x27f0f90 .concat [ 8 0 0 0], v0x27b7a30_0;
L_0x27f1050 .concat [ 8 0 0 0], v0x27efb60_0;
L_0x27f1210 .concat [ 8 0 0 0], v0x27b7a30_0;
L_0x27f13c0 .cmp/eeq 8, L_0x27f0ec0, L_0x27ca350;
S_0x27c6620 .scope module, "good1" "reference_module" 3 92, 3 4 0, S_0x27bd400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /OUTPUT 8 "q";
v0x27bb650_0 .net "clk", 0 0, v0x27f0640_0;  1 drivers
v0x27bb6f0_0 .net "d", 7 0, v0x27eee60_0;  alias, 1 drivers
v0x27b7a30_0 .var "q", 7 0;
E_0x27c5670 .event posedge, v0x27bb650_0;
S_0x27ee800 .scope module, "stim1" "stimulus_gen" 3 88, 3 18 0, S_0x27bd400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "d";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x27b6510_0 .net "clk", 0 0, v0x27f0640_0;  alias, 1 drivers
v0x27eee60_0 .var "d", 7 0;
v0x27eef00_0 .var "wavedrom_enable", 0 0;
v0x27eefa0_0 .var "wavedrom_title", 511 0;
E_0x27c5ac0/0 .event negedge, v0x27bb650_0;
E_0x27c5ac0/1 .event posedge, v0x27bb650_0;
E_0x27c5ac0 .event/or E_0x27c5ac0/0, E_0x27c5ac0/1;
S_0x27eea00 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x27ee800;
 .timescale -12 -12;
v0x27b61f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27eec60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x27ee800;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27ef110 .scope module, "top_module1" "top_module" 3 97, 4 1 0, S_0x27bd400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /OUTPUT 8 "q";
v0x27ef940_0 .net "clk", 0 0, v0x27f0640_0;  alias, 1 drivers
v0x27efa50_0 .net "d", 7 0, v0x27eee60_0;  alias, 1 drivers
v0x27efb60_0 .var "q", 7 0;
v0x27efc20 .array "q_dff", 7 0, 7 0;
v0x27efc20_0 .array/port v0x27efc20, 0;
v0x27efc20_1 .array/port v0x27efc20, 1;
v0x27efc20_2 .array/port v0x27efc20, 2;
v0x27efc20_3 .array/port v0x27efc20, 3;
E_0x27c5f30/0 .event anyedge, v0x27efc20_0, v0x27efc20_1, v0x27efc20_2, v0x27efc20_3;
v0x27efc20_4 .array/port v0x27efc20, 4;
v0x27efc20_5 .array/port v0x27efc20, 5;
v0x27efc20_6 .array/port v0x27efc20, 6;
v0x27efc20_7 .array/port v0x27efc20, 7;
E_0x27c5f30/1 .event anyedge, v0x27efc20_4, v0x27efc20_5, v0x27efc20_6, v0x27efc20_7;
E_0x27c5f30 .event/or E_0x27c5f30/0, E_0x27c5f30/1;
S_0x27ef360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 9, 4 9 0, S_0x27ef110;
 .timescale 0 0;
v0x27ef560_0 .var/2s "i", 31 0;
S_0x27ef660 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 17, 4 17 0, S_0x27ef110;
 .timescale 0 0;
v0x27ef860_0 .var/2s "i", 31 0;
S_0x27efeb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 104, 3 104 0, S_0x27bd400;
 .timescale -12 -12;
E_0x27ae9f0 .event anyedge, v0x27f0a80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27f0a80_0;
    %nor/r;
    %assign/vec4 v0x27f0a80_0, 0;
    %wait E_0x27ae9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27ee800;
T_3 ;
    %wait E_0x27c5ac0;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %assign/vec4 v0x27eee60_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x27ee800;
T_4 ;
    %wait E_0x27c5670;
    %pushi/vec4 10, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27c5670;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27eec60;
    %join;
    %delay 100, 0;
    %vpi_call/w 3 48 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x27c6620;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x27b7a30_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x27c6620;
T_6 ;
    %wait E_0x27c5670;
    %load/vec4 v0x27bb6f0_0;
    %assign/vec4 v0x27b7a30_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x27ef110;
T_7 ;
    %wait E_0x27c5670;
    %fork t_1, S_0x27ef360;
    %jmp t_0;
    .scope S_0x27ef360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ef560_0, 0, 32;
T_7.0 ; Top of for-loop 
    %load/vec4 v0x27ef560_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x27efa50_0;
    %load/vec4 v0x27ef560_0;
    %part/s 1;
    %pad/u 8;
    %ix/getv/s 3, v0x27ef560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27efc20, 0, 4;
T_7.2 ; for-loop step statement
    %load/vec4 v0x27ef560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27ef560_0, 0, 32;
    %jmp T_7.0;
T_7.1 ; for-loop exit label
    %end;
    .scope S_0x27ef110;
t_0 %join;
    %jmp T_7;
    .thread T_7;
    .scope S_0x27ef110;
T_8 ;
    %wait E_0x27c5f30;
    %fork t_3, S_0x27ef660;
    %jmp t_2;
    .scope S_0x27ef660;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ef860_0, 0, 32;
T_8.0 ; Top of for-loop 
    %load/vec4 v0x27ef860_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v0x27ef860_0;
    %load/vec4a v0x27efc20, 4;
    %pad/u 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x27ef860_0;
    %assign/vec4/off/d v0x27efb60_0, 4, 5;
T_8.2 ; for-loop step statement
    %load/vec4 v0x27ef860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27ef860_0, 0, 32;
    %jmp T_8.0;
T_8.1 ; for-loop exit label
    %end;
    .scope S_0x27ef110;
t_2 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x27bd400;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f0640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f0a80_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x27bd400;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x27f0640_0;
    %inv;
    %store/vec4 v0x27f0640_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x27bd400;
T_11 ;
    %vpi_call/w 3 80 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27b6510_0, v0x27f0c00_0, v0x27f0640_0, v0x27f06e0_0, v0x27f08f0_0, v0x27f07a0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x27bd400;
T_12 ;
    %load/vec4 v0x27f09c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x27f09c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27f09c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 113 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_12.1 ;
    %load/vec4 v0x27f09c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27f09c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 116 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 117 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27f09c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27f09c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 118 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x27bd400;
T_13 ;
    %wait E_0x27c5ac0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27f09c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f09c0_0, 4, 32;
    %load/vec4 v0x27f0b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x27f09c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f09c0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27f09c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f09c0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x27f08f0_0;
    %load/vec4 v0x27f08f0_0;
    %load/vec4 v0x27f07a0_0;
    %xor;
    %load/vec4 v0x27f08f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x27f09c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f09c0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x27f09c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f09c0_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/dff8/dff8_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/dff8/iter0/response2/top_module.sv";
