BRAM_32B_SDP_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/BRAM_32B_SDP/ip/BRAM_32B_SDP_blk_mem_gen_0_0/sim/BRAM_32B_SDP_blk_mem_gen_0_0.v,
BRAM_32B_SDP.v,verilog,xil_defaultlib,../../../bd/BRAM_32B_SDP/sim/BRAM_32B_SDP.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
