

================================================================
== Vitis HLS Report for 'forwardPropagation_4_10_s'
================================================================
* Date:           Sat Apr 12 12:19:07 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.579 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      254|      924|  2.540 us|  9.240 us|  254|  924|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                                             |                                                                  |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                                   Instance                                  |                              Module                              |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462  |forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3  |       82|       82|  0.820 us|  0.820 us|   81|   81|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483                 |forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1                 |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_softmax_10_s_fu_491                                                      |softmax_10_s                                                      |      144|      814|  1.440 us|  8.140 us|  144|  814|                                             no|
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|    4563|   4452|    -|
|Memory           |        0|    -|     150|     12|    0|
|Multiplexer      |        -|    -|       0|    481|    -|
|Register         |        -|    -|      20|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    4733|   4945|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       3|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+------+-----+
    |                                   Instance                                  |                              Module                              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483                 |forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1                 |        0|   0|    11|    94|    0|
    |grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462  |forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3  |        0|   3|    86|   255|    0|
    |grp_softmax_10_s_fu_491                                                      |softmax_10_s                                                      |        0|   5|  4466|  4103|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                        |                                                                  |        0|   8|  4563|  4452|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                        Module                       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |C_0_U          |forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W          |        0|  50|   4|    0|    10|   25|     1|          250|
    |net_0_U        |forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W          |        0|  50|   4|    0|    10|   25|     1|          250|
    |ref_tmp20_0_U  |forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W  |        0|  50|   4|    0|    10|   25|     1|          250|
    +---------------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                                     |        0| 150|  12|    0|    30|   75|     3|          750|
    +---------------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |C_0_address0                 |  14|          3|    4|         12|
    |C_0_address0_local           |  31|          6|    4|         24|
    |C_0_address1_local           |  31|          6|    4|         24|
    |C_0_ce0                      |  14|          3|    1|          3|
    |C_0_d0                       |   9|          2|   25|         50|
    |C_0_we0                      |   9|          2|    1|          2|
    |ap_NS_fsm                    |  87|         18|    1|         18|
    |net_0_address0               |  14|          3|    4|         12|
    |net_0_address0_local         |  31|          6|    4|         24|
    |net_0_address1_local         |  31|          6|    4|         24|
    |net_0_ce0                    |  14|          3|    1|          3|
    |net_0_d0                     |   9|          2|   25|         50|
    |net_0_we0                    |   9|          2|    1|          2|
    |ref_tmp20_0_address0         |   9|          2|    4|          8|
    |ref_tmp20_0_address0_local   |  31|          6|    4|         24|
    |ref_tmp20_0_address1         |   9|          2|    4|          8|
    |ref_tmp20_0_address1_local   |  31|          6|    4|         24|
    |ref_tmp20_0_ce0              |   9|          2|    1|          2|
    |ref_tmp20_0_ce1              |   9|          2|    1|          2|
    |ref_tmp20_0_we0              |   9|          2|    1|          2|
    |ref_tmp20_0_we1              |   9|          2|    1|          2|
    |result_l3125_address0_local  |  31|          6|    4|         24|
    |result_l3125_address1_local  |  31|          6|    4|         24|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 481|         98|  107|        368|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                           | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                 |  17|   0|   17|          0|
    |grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_start_reg                 |   1|   0|    1|          0|
    |grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_start_reg  |   1|   0|    1|          0|
    |grp_softmax_10_s_fu_491_ap_start_reg                                                      |   1|   0|    1|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                     |  20|   0|   20|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  forwardPropagation<4, 10>|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  forwardPropagation<4, 10>|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  forwardPropagation<4, 10>|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  forwardPropagation<4, 10>|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  forwardPropagation<4, 10>|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  forwardPropagation<4, 10>|  return value|
|result_l3125_address0  |  out|    4|   ap_memory|               result_l3125|         array|
|result_l3125_ce0       |  out|    1|   ap_memory|               result_l3125|         array|
|result_l3125_we0       |  out|    1|   ap_memory|               result_l3125|         array|
|result_l3125_d0        |  out|   25|   ap_memory|               result_l3125|         array|
|result_l3125_address1  |  out|    4|   ap_memory|               result_l3125|         array|
|result_l3125_ce1       |  out|    1|   ap_memory|               result_l3125|         array|
|result_l3125_we1       |  out|    1|   ap_memory|               result_l3125|         array|
|result_l3125_d1        |  out|   25|   ap_memory|               result_l3125|         array|
|p_read                 |   in|   25|     ap_none|                     p_read|        scalar|
|p_read1                |   in|   25|     ap_none|                    p_read1|        scalar|
|p_read2                |   in|   25|     ap_none|                    p_read2|        scalar|
|p_read3                |   in|   25|     ap_none|                    p_read3|        scalar|
|weights_0_address0     |  out|    4|   ap_memory|                  weights_0|         array|
|weights_0_ce0          |  out|    1|   ap_memory|                  weights_0|         array|
|weights_0_q0           |   in|   25|   ap_memory|                  weights_0|         array|
|weights_1_address0     |  out|    4|   ap_memory|                  weights_1|         array|
|weights_1_ce0          |  out|    1|   ap_memory|                  weights_1|         array|
|weights_1_q0           |   in|   25|   ap_memory|                  weights_1|         array|
|weights_2_address0     |  out|    4|   ap_memory|                  weights_2|         array|
|weights_2_ce0          |  out|    1|   ap_memory|                  weights_2|         array|
|weights_2_q0           |   in|   25|   ap_memory|                  weights_2|         array|
|weights_3_address0     |  out|    4|   ap_memory|                  weights_3|         array|
|weights_3_ce0          |  out|    1|   ap_memory|                  weights_3|         array|
|weights_3_q0           |   in|   25|   ap_memory|                  weights_3|         array|
|biases_address0        |  out|    4|   ap_memory|                     biases|         array|
|biases_ce0             |  out|    1|   ap_memory|                     biases|         array|
|biases_q0              |   in|   25|   ap_memory|                     biases|         array|
+-----------------------+-----+-----+------------+---------------------------+--------------+

