{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1645988121884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1645988121885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 27 21:55:21 2022 " "Processing started: Sun Feb 27 21:55:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1645988121885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1645988121885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map lab2 -c lab2 --generate_functional_sim_netlist " "Command: quartus_map lab2 -c lab2 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1645988121885 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1645988122084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645988122133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645988122133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1645988122154 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 lab2.v(18) " "Verilog HDL Always Construct warning at lab2.v(18): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1645988122155 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 lab2.v(31) " "Verilog HDL Always Construct warning at lab2.v(31): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1645988122156 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 lab2.v(44) " "Verilog HDL Always Construct warning at lab2.v(44): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1645988122156 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 lab2.v(57) " "Verilog HDL Always Construct warning at lab2.v(57): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1645988122156 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] lab2.v(57) " "Inferred latch for \"HEX3\[0\]\" at lab2.v(57)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122157 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] lab2.v(57) " "Inferred latch for \"HEX3\[1\]\" at lab2.v(57)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122157 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] lab2.v(57) " "Inferred latch for \"HEX3\[2\]\" at lab2.v(57)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122157 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] lab2.v(57) " "Inferred latch for \"HEX3\[3\]\" at lab2.v(57)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122157 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] lab2.v(57) " "Inferred latch for \"HEX3\[4\]\" at lab2.v(57)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122157 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] lab2.v(57) " "Inferred latch for \"HEX3\[5\]\" at lab2.v(57)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122157 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] lab2.v(57) " "Inferred latch for \"HEX3\[6\]\" at lab2.v(57)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122157 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] lab2.v(44) " "Inferred latch for \"HEX2\[0\]\" at lab2.v(44)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122158 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] lab2.v(44) " "Inferred latch for \"HEX2\[1\]\" at lab2.v(44)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122158 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] lab2.v(44) " "Inferred latch for \"HEX2\[2\]\" at lab2.v(44)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122158 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] lab2.v(44) " "Inferred latch for \"HEX2\[3\]\" at lab2.v(44)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122158 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] lab2.v(44) " "Inferred latch for \"HEX2\[4\]\" at lab2.v(44)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122158 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] lab2.v(44) " "Inferred latch for \"HEX2\[5\]\" at lab2.v(44)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122158 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] lab2.v(44) " "Inferred latch for \"HEX2\[6\]\" at lab2.v(44)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122160 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] lab2.v(31) " "Inferred latch for \"HEX1\[0\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122160 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] lab2.v(31) " "Inferred latch for \"HEX1\[1\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122160 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] lab2.v(31) " "Inferred latch for \"HEX1\[2\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122160 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] lab2.v(31) " "Inferred latch for \"HEX1\[3\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122160 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] lab2.v(31) " "Inferred latch for \"HEX1\[4\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122160 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] lab2.v(31) " "Inferred latch for \"HEX1\[5\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122160 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] lab2.v(31) " "Inferred latch for \"HEX1\[6\]\" at lab2.v(31)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122160 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] lab2.v(18) " "Inferred latch for \"HEX0\[0\]\" at lab2.v(18)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122160 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] lab2.v(18) " "Inferred latch for \"HEX0\[1\]\" at lab2.v(18)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122160 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] lab2.v(18) " "Inferred latch for \"HEX0\[2\]\" at lab2.v(18)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122160 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] lab2.v(18) " "Inferred latch for \"HEX0\[3\]\" at lab2.v(18)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122160 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] lab2.v(18) " "Inferred latch for \"HEX0\[4\]\" at lab2.v(18)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122164 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] lab2.v(18) " "Inferred latch for \"HEX0\[5\]\" at lab2.v(18)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122164 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] lab2.v(18) " "Inferred latch for \"HEX0\[6\]\" at lab2.v(18)" {  } { { "lab2.v" "" { Text "C:/Users/12345/Desktop/Ycheba/project/lab2/Lab2_FPGA/lab2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645988122165 "|lab2"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1645988122248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 27 21:55:22 2022 " "Processing ended: Sun Feb 27 21:55:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1645988122248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1645988122248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1645988122248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1645988122248 ""}
