[VIC]
uart.CO0_0_cascade_=ltout:in0
uart.CO1_1_cascade_=ltout:in0
uart.N_147_0_cascade_=ltout:in0
uart.N_170_cascade_=ltout:in0
uart.N_175_cascade_=ltout:in0
uart.bit_Count_RNO_1Z0Z_2_cascade_=ltout:in2
uart.data_Aux_esr_RNO_0Z0Z_2_cascade_=ltout:in1
uart.data_Aux_esr_RNO_0Z0Z_3_cascade_=ltout:in1
uart.data_Aux_esr_RNO_0Z0Z_5_cascade_=ltout:in1
uart.data_Aux_esr_RNO_0Z0Z_7_cascade_=ltout:in1
uart.state_RNO_1Z0Z_2_cascade_=ltout:in1
uart.timer_Count28_cascade_=ltout:in1
uart.timer_Count_6_rep1_RNIRC5SZ0Z1_cascade_=ltout:in1
uart.timer_Count_RNIGLM11Z0Z_6_cascade_=ltout:in3
uart.timer_Count_RNIHJ661Z0Z_3_cascade_=ltout:in3
uart.timer_Count_RNIMLMA1Z0Z_1_cascade_=ltout:in2
uart.un1_state_2_0_a3_0_cascade_=ltout:in3
uart.un1_state_4_0_a2_iso_cascade_=ltout:in2
uart.un1_state_7_0_0_cascade_=ltout:in3
uart.un4_timer_Count_1_c5_cascade_=ltout:in1
