0.7
2020.2
May  7 2023
15:24:31
D:/Verilog Projects/Reg_File/Reg_File.sim/sim_1/synth/timing/xsim/Test_time_synth.v,1696611418,verilog,,D:/Verilog Projects/Reg_File/Reg_File.srcs/sim_1/new/Test.v,,Accumulator;D_FF;D_FF_0;D_FF_1;D_FF_10;D_FF_11;D_FF_12;D_FF_13;D_FF_14;D_FF_15;D_FF_16;D_FF_17;D_FF_18;D_FF_19;D_FF_2;D_FF_20;D_FF_21;D_FF_22;D_FF_23;D_FF_24;D_FF_25;D_FF_26;D_FF_27;D_FF_28;D_FF_29;D_FF_30;D_FF_7;D_FF_8;D_FF_9;MDR;Processor_Logic;Reg_File;Temp_Reg;Temp_Reg_3;Temp_Reg_4;Temp_Reg_5;Temp_Reg_6;glbl,,,,,,,,
D:/Verilog Projects/Reg_File/Reg_File.srcs/sim_1/new/Test.v,1696480101,verilog,,,,Test,,,,,,,,
