{
  "module_name": "mediatek,mt8365-larb-port.h",
  "hash_id": "0fcc6d584001a62294b0aedf193db2185a8a9a07d8aca36b0d4ee15efa7e7634",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/memory/mediatek,mt8365-larb-port.h",
  "human_readable_source": " \n \n#ifndef _DT_BINDINGS_MEMORY_MT8365_LARB_PORT_H_\n#define _DT_BINDINGS_MEMORY_MT8365_LARB_PORT_H_\n\n#include <dt-bindings/memory/mtk-memory-port.h>\n\n#define M4U_LARB0_ID\t\t\t0\n#define M4U_LARB1_ID\t\t\t1\n#define M4U_LARB2_ID\t\t\t2\n#define M4U_LARB3_ID\t\t\t3\n\n \n#define M4U_PORT_DISP_OVL0\t\tMTK_M4U_ID(M4U_LARB0_ID, 0)\n#define M4U_PORT_DISP_OVL0_2L\t\tMTK_M4U_ID(M4U_LARB0_ID, 1)\n#define M4U_PORT_DISP_RDMA0\t\tMTK_M4U_ID(M4U_LARB0_ID, 2)\n#define M4U_PORT_DISP_WDMA0\t\tMTK_M4U_ID(M4U_LARB0_ID, 3)\n#define M4U_PORT_DISP_RDMA1\t\tMTK_M4U_ID(M4U_LARB0_ID, 4)\n#define M4U_PORT_MDP_RDMA0\t\tMTK_M4U_ID(M4U_LARB0_ID, 5)\n#define M4U_PORT_MDP_WROT1\t\tMTK_M4U_ID(M4U_LARB0_ID, 6)\n#define M4U_PORT_MDP_WROT0\t\tMTK_M4U_ID(M4U_LARB0_ID, 7)\n#define M4U_PORT_MDP_RDMA1\t\tMTK_M4U_ID(M4U_LARB0_ID, 8)\n#define M4U_PORT_DISP_FAKE0\t\tMTK_M4U_ID(M4U_LARB0_ID, 9)\n#define M4U_PORT_APU_READ\t\tMTK_M4U_ID(M4U_LARB0_ID, 10)\n#define M4U_PORT_APU_WRITE\t\tMTK_M4U_ID(M4U_LARB0_ID, 11)\n\n \n#define M4U_PORT_VENC_RCPU\t\tMTK_M4U_ID(M4U_LARB1_ID, 0)\n#define M4U_PORT_VENC_REC\t\tMTK_M4U_ID(M4U_LARB1_ID, 1)\n#define M4U_PORT_VENC_BSDMA\t\tMTK_M4U_ID(M4U_LARB1_ID, 2)\n#define M4U_PORT_VENC_SV_COMV\t\tMTK_M4U_ID(M4U_LARB1_ID, 3)\n#define M4U_PORT_VENC_RD_COMV\t\tMTK_M4U_ID(M4U_LARB1_ID, 4)\n#define M4U_PORT_VENC_NBM_RDMA\t\tMTK_M4U_ID(M4U_LARB1_ID, 5)\n#define M4U_PORT_VENC_NBM_RDMA_LITE\tMTK_M4U_ID(M4U_LARB1_ID, 6)\n#define M4U_PORT_JPGENC_Y_RDMA\t\tMTK_M4U_ID(M4U_LARB1_ID, 7)\n#define M4U_PORT_JPGENC_C_RDMA\t\tMTK_M4U_ID(M4U_LARB1_ID, 8)\n#define M4U_PORT_JPGENC_Q_TABLE\t\tMTK_M4U_ID(M4U_LARB1_ID, 9)\n#define M4U_PORT_JPGENC_BSDMA\t\tMTK_M4U_ID(M4U_LARB1_ID, 10)\n#define M4U_PORT_JPGDEC_WDMA\t\tMTK_M4U_ID(M4U_LARB1_ID, 11)\n#define M4U_PORT_JPGDEC_BSDMA\t\tMTK_M4U_ID(M4U_LARB1_ID, 12)\n#define M4U_PORT_VENC_NBM_WDMA\t\tMTK_M4U_ID(M4U_LARB1_ID, 13)\n#define M4U_PORT_VENC_NBM_WDMA_LITE\tMTK_M4U_ID(M4U_LARB1_ID, 14)\n#define M4U_PORT_VENC_CUR_LUMA\t\tMTK_M4U_ID(M4U_LARB1_ID, 15)\n#define M4U_PORT_VENC_CUR_CHROMA\tMTK_M4U_ID(M4U_LARB1_ID, 16)\n#define M4U_PORT_VENC_REF_LUMA\t\tMTK_M4U_ID(M4U_LARB1_ID, 17)\n#define M4U_PORT_VENC_REF_CHROMA\tMTK_M4U_ID(M4U_LARB1_ID, 18)\n\n \n#define M4U_PORT_CAM_IMGO\t\tMTK_M4U_ID(M4U_LARB2_ID, 0)\n#define M4U_PORT_CAM_RRZO\t\tMTK_M4U_ID(M4U_LARB2_ID, 1)\n#define M4U_PORT_CAM_AAO\t\tMTK_M4U_ID(M4U_LARB2_ID, 2)\n#define M4U_PORT_CAM_LCS\t\tMTK_M4U_ID(M4U_LARB2_ID, 3)\n#define M4U_PORT_CAM_ESFKO\t\tMTK_M4U_ID(M4U_LARB2_ID, 4)\n#define M4U_PORT_CAM_CAM_SV0\t\tMTK_M4U_ID(M4U_LARB2_ID, 5)\n#define M4U_PORT_CAM_CAM_SV1\t\tMTK_M4U_ID(M4U_LARB2_ID, 6)\n#define M4U_PORT_CAM_LSCI\t\tMTK_M4U_ID(M4U_LARB2_ID, 7)\n#define M4U_PORT_CAM_LSCI_D\t\tMTK_M4U_ID(M4U_LARB2_ID, 8)\n#define M4U_PORT_CAM_AFO\t\tMTK_M4U_ID(M4U_LARB2_ID, 9)\n#define M4U_PORT_CAM_SPARE\t\tMTK_M4U_ID(M4U_LARB2_ID, 10)\n#define M4U_PORT_CAM_BPCI\t\tMTK_M4U_ID(M4U_LARB2_ID, 11)\n#define M4U_PORT_CAM_BPCI_D\t\tMTK_M4U_ID(M4U_LARB2_ID, 12)\n#define M4U_PORT_CAM_UFDI\t\tMTK_M4U_ID(M4U_LARB2_ID, 13)\n#define M4U_PORT_CAM_IMGI\t\tMTK_M4U_ID(M4U_LARB2_ID, 14)\n#define M4U_PORT_CAM_IMG2O\t\tMTK_M4U_ID(M4U_LARB2_ID, 15)\n#define M4U_PORT_CAM_IMG3O\t\tMTK_M4U_ID(M4U_LARB2_ID, 16)\n#define M4U_PORT_CAM_WPE0_I\t\tMTK_M4U_ID(M4U_LARB2_ID, 17)\n#define M4U_PORT_CAM_WPE1_I\t\tMTK_M4U_ID(M4U_LARB2_ID, 18)\n#define M4U_PORT_CAM_WPE_O\t\tMTK_M4U_ID(M4U_LARB2_ID, 19)\n#define M4U_PORT_CAM_FD0_I\t\tMTK_M4U_ID(M4U_LARB2_ID, 20)\n#define M4U_PORT_CAM_FD1_I\t\tMTK_M4U_ID(M4U_LARB2_ID, 21)\n#define M4U_PORT_CAM_FD0_O\t\tMTK_M4U_ID(M4U_LARB2_ID, 22)\n#define M4U_PORT_CAM_FD1_O\t\tMTK_M4U_ID(M4U_LARB2_ID, 23)\n\n \n#define M4U_PORT_HW_VDEC_MC_EXT\t\tMTK_M4U_ID(M4U_LARB3_ID, 0)\n#define M4U_PORT_HW_VDEC_UFO_EXT\tMTK_M4U_ID(M4U_LARB3_ID, 1)\n#define M4U_PORT_HW_VDEC_PP_EXT\t\tMTK_M4U_ID(M4U_LARB3_ID, 2)\n#define M4U_PORT_HW_VDEC_PRED_RD_EXT\tMTK_M4U_ID(M4U_LARB3_ID, 3)\n#define M4U_PORT_HW_VDEC_PRED_WR_EXT\tMTK_M4U_ID(M4U_LARB3_ID, 4)\n#define M4U_PORT_HW_VDEC_PPWRAP_EXT\tMTK_M4U_ID(M4U_LARB3_ID, 5)\n#define M4U_PORT_HW_VDEC_TILE_EXT\tMTK_M4U_ID(M4U_LARB3_ID, 6)\n#define M4U_PORT_HW_VDEC_VLD_EXT\tMTK_M4U_ID(M4U_LARB3_ID, 7)\n#define M4U_PORT_HW_VDEC_VLD2_EXT\tMTK_M4U_ID(M4U_LARB3_ID, 8)\n#define M4U_PORT_HW_VDEC_AVC_MV_EXT\tMTK_M4U_ID(M4U_LARB3_ID, 9)\n#define M4U_PORT_HW_VDEC_RG_CTRL_DMA_EXT MTK_M4U_ID(M4U_LARB3_ID, 10)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}