-sv
-timescale "1ns/1ps"
-l compile.log
-incr

-v ../lib/cycloneiv_atoms
-v ../lib/altera_mf
-v ../lib/220model

+define+SIM

dv/clk_gen.v
dv/rst_gen.v
dv/cmd_gen.v
dv/tx_ctrl/sim_ctrl_top.v
dv/tx_ctrl/sim_ctrl_mac.v
dv/tx_ctrl/sim_ctrl_phy.v
dv/gps_source.v

tb.v

//------------------------------------------------
../../fpga_s/src/top_s.v
../../fpga_s/src/fx_bus.v
../../fpga_s/src/clk_rst_top/clk_rst_top.v
../../fpga_s/src/clk_rst_top/pluse_us_gen.v
../../fpga_s/src/control_top/control_top.v
../../fpga_s/src/control_top/rx_ctrl/rx_ctrl_top.v
../../fpga_s/src/control_top/rx_ctrl/rx_ctrl_phy.v
../../fpga_s/src/control_top/rx_ctrl/rx_ctrl_dec.v
../../fpga_s/src/control_top/factory_ctrl.v
../../fpga_s/src/control_top/tx_ctrl/tx_ctrl_top.v
../../fpga_s/src/control_top/tx_ctrl/tx_ctrl_phy.v
../../fpga_s/src/control_top/tx_ctrl/tx_ctrl_enc.v
../../fpga_s/src/control_top/fx_bc.v
../../fpga_s/src/control_top/fx_bm.v
../../fpga_s/src/control_top/cfg_reg.v
../../fpga_s/src/syn_top/syn_top.v
../../fpga_s/src/syn_top/rx_syn_phy.v
../../fpga_s/src/syn_top/syn_dec.v
../../fpga_s/src/syn_top/syn_reg.v
../../fpga_s/src/ad_top/ad_top.v
../../fpga_s/src/ad_top/ad_reg.v
../../fpga_s/src/ad_top/ad_tp.v
../../fpga_s/src/ad_top/ad_mux.v
../../fpga_s/src/dsp_top/dsp_top.v
../../fpga_s/src/dsp_top/dsp_reg.v


//------------------------------------------------
../../fpga_m/src/top_m.v
//../../fpga_m/src/clk_rst_top/clk_rst_top.v
//../../fpga_m/src/clk_rst_top/pluse_us_gen.v
../../fpga_m/src/syn_m_top/syn_m_top.v
../../fpga_m/src/syn_m_top/syn_m_main.v
../../fpga_m/src/syn_m_top/syn_m_sync.v
../../fpga_m/src/syn_m_top/syn_m_info.v
../../fpga_m/src/syn_m_top/tx_info_phy.v

