-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ModeFilter_xFModeProc_3_1_16_3_9_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    src_buf_0_0_val : IN STD_LOGIC_VECTOR (23 downto 0);
    src_buf_0_1_val : IN STD_LOGIC_VECTOR (23 downto 0);
    src_buf_0_2_val : IN STD_LOGIC_VECTOR (23 downto 0);
    src_buf_1_0_val : IN STD_LOGIC_VECTOR (23 downto 0);
    src_buf_1_1_val : IN STD_LOGIC_VECTOR (23 downto 0);
    src_buf_1_2_val : IN STD_LOGIC_VECTOR (23 downto 0);
    src_buf_2_0_val : IN STD_LOGIC_VECTOR (23 downto 0);
    src_buf_2_1_val : IN STD_LOGIC_VECTOR (23 downto 0);
    src_buf_2_2_val : IN STD_LOGIC_VECTOR (23 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of ModeFilter_xFModeProc_3_1_16_3_9_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";

attribute shreg_extract : string;
    signal trunc_ln73_fu_108_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_reg_2467 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln73_reg_2467_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_reg_2467_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_reg_2467_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_reg_2467_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_1_fu_112_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_1_reg_2475 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_1_reg_2475_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_1_reg_2475_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_1_reg_2475_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_1_reg_2475_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_2_fu_116_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_2_reg_2483 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_2_reg_2483_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_2_reg_2483_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_2_reg_2483_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_2_reg_2483_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_3_fu_120_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_3_reg_2493 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_3_reg_2493_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_3_reg_2493_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_3_reg_2493_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_3_reg_2493_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_4_fu_124_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_4_reg_2503 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_4_reg_2503_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_4_reg_2503_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_4_reg_2503_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_4_reg_2503_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_5_fu_128_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_5_reg_2513 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_5_reg_2513_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_5_reg_2513_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_5_reg_2513_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_5_reg_2513_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_6_fu_132_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_6_reg_2525 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_6_reg_2525_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_6_reg_2525_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_6_reg_2525_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_6_reg_2525_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_7_fu_136_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_7_reg_2537 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_7_reg_2537_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_7_reg_2537_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_7_reg_2537_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_7_reg_2537_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_8_fu_140_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_8_reg_2549 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_8_reg_2549_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_8_reg_2549_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_8_reg_2549_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln73_8_reg_2549_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal count_3_fu_196_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_3_reg_2554 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_3_fu_204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_3_reg_2559 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln90_fu_210_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln90_reg_2564 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_13_fu_268_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_13_reg_2569 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_276_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_2575 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_2575_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_2575_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_2575_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_2575_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_286_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_2583 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_2583_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_2583_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_2583_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_2583_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_296_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_2591 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_2591_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_2591_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_2591_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_2591_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_306_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_reg_2601 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_reg_2601_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_reg_2601_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_reg_2601_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_reg_2601_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_316_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_reg_2611 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_reg_2611_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_reg_2611_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_reg_2611_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_reg_2611_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_2621 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_2621_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_2621_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_2621_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_2621_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_2633 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_2633_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_2633_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_2633_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_2633_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_reg_2645 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_reg_2645_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_reg_2645_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_reg_2645_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_reg_2645_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_reg_2657 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_reg_2657_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_reg_2657_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_reg_2657_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_reg_2657_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal count_39_fu_418_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_39_reg_2662 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_31_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_31_reg_2667 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln90_15_fu_432_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln90_15_reg_2672 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_49_fu_490_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_49_reg_2677 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_498_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_2683 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_2683_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_2683_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_2683_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_2683_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_fu_508_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_reg_2691 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_reg_2691_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_reg_2691_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_reg_2691_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_reg_2691_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_518_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_reg_2699 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_reg_2699_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_reg_2699_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_reg_2699_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_reg_2699_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_fu_528_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_reg_2709 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_reg_2709_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_reg_2709_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_reg_2709_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_reg_2709_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_fu_538_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_reg_2719 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_reg_2719_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_reg_2719_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_reg_2719_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_reg_2719_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_reg_2729 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_reg_2729_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_reg_2729_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_reg_2729_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_reg_2729_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_reg_2741 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_reg_2741_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_reg_2741_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_reg_2741_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_reg_2741_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_reg_2753 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_reg_2753_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_reg_2753_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_reg_2753_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_reg_2753_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_reg_2765 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_reg_2765_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_reg_2765_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_reg_2765_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_reg_2765_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal count_75_fu_640_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_75_reg_2770 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_59_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_59_reg_2775 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln90_30_fu_654_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln90_30_reg_2780 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_85_fu_712_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_85_reg_2785 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_7_fu_753_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_7_reg_2791 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_6_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_6_reg_2796 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_16_fu_791_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_16_reg_2801 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_12_fu_799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_12_reg_2807 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_21_fu_849_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_21_reg_2812 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_18_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_18_reg_2818 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_19_fu_861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_19_reg_2824 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_43_fu_898_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_43_reg_2829 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_34_fu_906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_34_reg_2834 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_52_fu_936_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_52_reg_2839 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_40_fu_944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_40_reg_2845 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_57_fu_994_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_57_reg_2850 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_46_fu_1002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_46_reg_2856 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_47_fu_1006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_47_reg_2862 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_79_fu_1043_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_79_reg_2867 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_62_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_62_reg_2872 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_88_fu_1081_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_88_reg_2877 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_68_fu_1089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_68_reg_2883 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_93_fu_1139_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_93_reg_2888 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_74_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_74_reg_2894 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_75_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_75_reg_2900 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln84_3_fu_1182_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_3_reg_2905 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_3_reg_2905_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal max_count_1_fu_1192_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_count_1_reg_2910 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_5_fu_1234_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_5_reg_2915 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_5_reg_2915_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln92_1_fu_1238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln92_1_reg_2921 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_29_fu_1297_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_29_reg_2926 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_22_fu_1305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_22_reg_2931 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_23_fu_1309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_23_reg_2937 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln84_14_fu_1340_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_14_reg_2942 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_14_reg_2942_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal max_count_8_fu_1350_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_count_8_reg_2947 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_16_fu_1392_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_16_reg_2952 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_16_reg_2952_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln92_7_fu_1396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln92_7_reg_2958 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_65_fu_1455_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_65_reg_2963 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_50_fu_1463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_50_reg_2968 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_51_fu_1467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_51_reg_2974 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln84_25_fu_1498_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_25_reg_2979 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_25_reg_2979_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal max_count_15_fu_1508_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_count_15_reg_2984 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_27_fu_1550_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_27_reg_2989 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_27_reg_2989_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln92_13_fu_1554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln92_13_reg_2995 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_101_fu_1613_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_101_reg_3000 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_78_fu_1621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_78_reg_3005 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_79_fu_1625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_79_reg_3011 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln84_7_fu_1634_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_7_reg_3016 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_9_fu_1694_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_9_reg_3021 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_count_4_fu_1704_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_count_4_reg_3026 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_35_fu_1736_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_35_reg_3032 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln90_27_fu_1744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_27_reg_3037 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln84_18_fu_1753_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_18_reg_3042 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_20_fu_1813_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_20_reg_3047 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_count_11_fu_1823_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_count_11_reg_3052 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_71_fu_1855_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_71_reg_3058 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln90_55_fu_1863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_55_reg_3063 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln84_29_fu_1872_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_29_reg_3068 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_31_fu_1932_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_31_reg_3073 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_count_18_fu_1942_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_count_18_reg_3078 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_107_fu_1974_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_107_reg_3084 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln90_83_fu_1982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_83_reg_3089 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_fu_2022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_reg_3094 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_1_fu_2027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_1_reg_3099 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_2_fu_2032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_2_reg_3104 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_3_fu_2037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_3_reg_3110 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_4_fu_2042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_4_reg_3115 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_5_fu_2048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_5_reg_3121 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_6_fu_2054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_6_reg_3126 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_7_fu_2096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_7_reg_3132 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_8_fu_2101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_8_reg_3137 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_9_fu_2106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_9_reg_3142 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_10_fu_2111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_10_reg_3148 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_11_fu_2116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_11_reg_3153 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_12_fu_2122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_12_reg_3159 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_13_fu_2128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_13_reg_3164 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_14_fu_2170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_14_reg_3170 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_15_fu_2175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_15_reg_3175 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_16_fu_2180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_16_reg_3180 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_17_fu_2185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_17_reg_3186 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_18_fu_2190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_18_reg_3191 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_19_fu_2196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_19_reg_3197 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_20_fu_2202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_20_reg_3202 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln90_fu_144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_1_fu_158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln90_fu_164_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_fu_150_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_1_fu_172_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_fu_180_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_2_fu_184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_2_fu_190_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_7_fu_216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_8_fu_230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln90_8_fu_236_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_10_fu_222_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_11_fu_244_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_2_fu_252_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_9_fu_256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_12_fu_262_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_28_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_29_fu_380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln90_34_fu_386_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_36_fu_372_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_37_fu_394_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_11_fu_402_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_30_fu_406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_38_fu_412_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_35_fu_438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_36_fu_452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln90_42_fu_458_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_46_fu_444_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_47_fu_466_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_13_fu_474_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_37_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_48_fu_484_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_56_fu_588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_57_fu_602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln90_67_fu_608_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_72_fu_594_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_73_fu_616_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_22_fu_624_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_58_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_74_fu_634_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_63_fu_660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_64_fu_674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln90_75_fu_680_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_82_fu_666_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_83_fu_688_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_24_fu_696_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_65_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_84_fu_706_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_4_fu_720_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_4_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_5_fu_729_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_6_fu_735_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_5_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln90_2_fu_747_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_10_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln90_5_fu_769_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_14_fu_774_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_11_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_15_fu_785_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_13_fu_803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_14_fu_815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln90_15_fu_819_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_18_fu_807_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_19_fu_827_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_4_fu_835_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_15_fu_839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_20_fu_843_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_40_fu_865_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_32_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_41_fu_874_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_42_fu_880_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_33_fu_888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln90_17_fu_892_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_38_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln90_20_fu_914_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_50_fu_919_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_39_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_51_fu_930_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_41_fu_948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_42_fu_960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln90_49_fu_964_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_54_fu_952_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_55_fu_972_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_15_fu_980_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_43_fu_984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_56_fu_988_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_76_fu_1010_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_60_fu_1015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_77_fu_1019_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_78_fu_1025_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_61_fu_1033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln90_32_fu_1037_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_66_fu_1055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln90_35_fu_1059_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_86_fu_1064_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_67_fu_1071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_87_fu_1075_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_69_fu_1093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_70_fu_1105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln90_82_fu_1109_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_90_fu_1097_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_91_fu_1117_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_26_fu_1125_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_71_fu_1129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_92_fu_1133_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln84_1_fu_1155_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_8_fu_1158_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln90_7_fu_1171_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_17_fu_1176_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_108_fu_1164_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln92_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_16_fu_1200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln90_9_fu_1204_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_22_fu_1209_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_17_fu_1216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_23_fu_1220_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_24_fu_1226_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln90_21_fu_1251_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_25_fu_1244_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_26_fu_1258_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_6_fu_1265_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_20_fu_1269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_27_fu_1273_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_28_fu_1279_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_21_fu_1287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln90_12_fu_1291_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln84_12_fu_1313_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_44_fu_1316_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln90_22_fu_1329_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_53_fu_1334_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_109_fu_1322_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln92_6_fu_1344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_44_fu_1358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln90_24_fu_1362_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_58_fu_1367_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_45_fu_1374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_59_fu_1378_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_60_fu_1384_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln90_55_fu_1409_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_61_fu_1402_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_62_fu_1416_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_17_fu_1423_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_48_fu_1427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_63_fu_1431_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_64_fu_1437_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_49_fu_1445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln90_27_fu_1449_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln84_23_fu_1471_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_80_fu_1474_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln90_37_fu_1487_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_89_fu_1492_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_110_fu_1480_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln92_12_fu_1502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_72_fu_1516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln90_39_fu_1520_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_94_fu_1525_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_73_fu_1532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_95_fu_1536_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_96_fu_1542_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln90_88_fu_1567_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_97_fu_1560_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_98_fu_1574_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_28_fu_1581_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_76_fu_1585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_99_fu_1589_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_100_fu_1595_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_77_fu_1603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln90_42_fu_1607_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal max_count_2_fu_1629_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln92_2_fu_1637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln90_26_fu_1658_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_30_fu_1651_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_31_fu_1665_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_8_fu_1672_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_24_fu_1676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_32_fu_1680_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_33_fu_1686_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal max_count_3_fu_1643_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln92_3_fu_1698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_25_fu_1712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_26_fu_1724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln90_30_fu_1728_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_34_fu_1716_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal max_count_9_fu_1748_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln92_8_fu_1756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln90_60_fu_1777_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_66_fu_1770_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_67_fu_1784_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_19_fu_1791_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_52_fu_1795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_68_fu_1799_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_69_fu_1805_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal max_count_10_fu_1762_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln92_9_fu_1817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_53_fu_1831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_54_fu_1843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln90_64_fu_1847_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_70_fu_1835_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal max_count_16_fu_1867_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln92_14_fu_1875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln90_93_fu_1896_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_102_fu_1889_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_103_fu_1903_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_30_fu_1910_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln90_80_fu_1914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_104_fu_1918_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_105_fu_1924_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal max_count_17_fu_1881_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln92_15_fu_1936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_81_fu_1950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_82_fu_1962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln90_97_fu_1966_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_106_fu_1954_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_10_fu_1986_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln92_4_fu_1989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln92_fu_2001_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_count_5_fu_1994_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln92_5_fu_2008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_count_6_fu_2014_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_21_fu_2060_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln92_10_fu_2063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln92_7_fu_2075_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_count_12_fu_2068_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln92_11_fu_2082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_count_13_fu_2088_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln84_32_fu_2134_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln92_16_fu_2137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln92_14_fu_2149_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_count_19_fu_2142_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln92_17_fu_2156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_count_20_fu_2162_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln77_fu_2218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_fu_2211_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln77_fu_2208_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln77_1_fu_2222_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln77_1_fu_2241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_2_fu_2234_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln77_1_fu_2230_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln77_3_fu_2245_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln77_2_fu_2264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_4_fu_2257_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln77_2_fu_2253_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln77_3_fu_2286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_6_fu_2279_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln77_3_fu_2276_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln77_7_fu_2290_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln77_4_fu_2309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_8_fu_2302_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln77_4_fu_2298_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln77_9_fu_2313_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln77_5_fu_2332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_10_fu_2325_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln77_5_fu_2321_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln77_6_fu_2354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_12_fu_2347_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln77_6_fu_2344_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln77_13_fu_2358_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln77_7_fu_2377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_14_fu_2370_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln77_7_fu_2366_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln77_15_fu_2381_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln77_8_fu_2400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_16_fu_2393_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln77_8_fu_2389_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_18_fu_2412_p10 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_19_fu_2427_p10 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_20_fu_2442_p10 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_20_fu_2442_p11 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_2427_p11 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_2412_p11 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_val_fu_2457_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal src_buf_0_0_val_int_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal src_buf_0_1_val_int_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal src_buf_0_2_val_int_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal src_buf_1_0_val_int_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal src_buf_1_1_val_int_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal src_buf_1_2_val_int_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal src_buf_2_0_val_int_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal src_buf_2_1_val_int_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal src_buf_2_2_val_int_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_return_int_reg : STD_LOGIC_VECTOR (23 downto 0);

    component ModeFilter_mux_9_4_8_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    mux_9_4_8_1_0_U68 : component ModeFilter_mux_9_4_8_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln73_reg_2467_pp0_iter4_reg,
        din1 => trunc_ln73_1_reg_2475_pp0_iter4_reg,
        din2 => trunc_ln73_2_reg_2483_pp0_iter4_reg,
        din3 => trunc_ln73_3_reg_2493_pp0_iter4_reg,
        din4 => trunc_ln73_4_reg_2503_pp0_iter4_reg,
        din5 => trunc_ln73_5_reg_2513_pp0_iter4_reg,
        din6 => trunc_ln73_6_reg_2525_pp0_iter4_reg,
        din7 => trunc_ln73_7_reg_2537_pp0_iter4_reg,
        din8 => trunc_ln73_8_reg_2549_pp0_iter4_reg,
        din9 => tmp_18_fu_2412_p10,
        dout => tmp_18_fu_2412_p11);

    mux_9_4_8_1_0_U69 : component ModeFilter_mux_9_4_8_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => tmp_s_reg_2575_pp0_iter4_reg,
        din1 => tmp_1_reg_2583_pp0_iter4_reg,
        din2 => tmp_2_reg_2591_pp0_iter4_reg,
        din3 => tmp_3_reg_2601_pp0_iter4_reg,
        din4 => tmp_4_reg_2611_pp0_iter4_reg,
        din5 => tmp_5_reg_2621_pp0_iter4_reg,
        din6 => tmp_6_reg_2633_pp0_iter4_reg,
        din7 => tmp_7_reg_2645_pp0_iter4_reg,
        din8 => tmp_8_reg_2657_pp0_iter4_reg,
        din9 => tmp_19_fu_2427_p10,
        dout => tmp_19_fu_2427_p11);

    mux_9_4_8_1_0_U70 : component ModeFilter_mux_9_4_8_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => tmp_9_reg_2683_pp0_iter4_reg,
        din1 => tmp_10_reg_2691_pp0_iter4_reg,
        din2 => tmp_11_reg_2699_pp0_iter4_reg,
        din3 => tmp_12_reg_2709_pp0_iter4_reg,
        din4 => tmp_13_reg_2719_pp0_iter4_reg,
        din5 => tmp_14_reg_2729_pp0_iter4_reg,
        din6 => tmp_15_reg_2741_pp0_iter4_reg,
        din7 => tmp_16_reg_2753_pp0_iter4_reg,
        din8 => tmp_17_reg_2765_pp0_iter4_reg,
        din9 => tmp_20_fu_2442_p10,
        dout => tmp_20_fu_2442_p11);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                add_ln90_15_reg_2672 <= add_ln90_15_fu_432_p2;
                add_ln90_30_reg_2780 <= add_ln90_30_fu_654_p2;
                add_ln90_reg_2564 <= add_ln90_fu_210_p2;
                count_101_reg_3000 <= count_101_fu_1613_p3;
                count_107_reg_3084 <= count_107_fu_1974_p3;
                count_13_reg_2569 <= count_13_fu_268_p3;
                count_16_reg_2801 <= count_16_fu_791_p3;
                count_21_reg_2812 <= count_21_fu_849_p3;
                count_29_reg_2926 <= count_29_fu_1297_p3;
                count_35_reg_3032 <= count_35_fu_1736_p3;
                count_39_reg_2662 <= count_39_fu_418_p3;
                count_3_reg_2554 <= count_3_fu_196_p3;
                count_43_reg_2829 <= count_43_fu_898_p3;
                count_49_reg_2677 <= count_49_fu_490_p3;
                count_52_reg_2839 <= count_52_fu_936_p3;
                count_57_reg_2850 <= count_57_fu_994_p3;
                count_65_reg_2963 <= count_65_fu_1455_p3;
                count_71_reg_3058 <= count_71_fu_1855_p3;
                count_75_reg_2770 <= count_75_fu_640_p3;
                count_79_reg_2867 <= count_79_fu_1043_p3;
                count_7_reg_2791 <= count_7_fu_753_p3;
                count_85_reg_2785 <= count_85_fu_712_p3;
                count_88_reg_2877 <= count_88_fu_1081_p3;
                count_93_reg_2888 <= count_93_fu_1139_p3;
                icmp_ln111_10_reg_3148 <= icmp_ln111_10_fu_2111_p2;
                icmp_ln111_11_reg_3153 <= icmp_ln111_11_fu_2116_p2;
                icmp_ln111_12_reg_3159 <= icmp_ln111_12_fu_2122_p2;
                icmp_ln111_13_reg_3164 <= icmp_ln111_13_fu_2128_p2;
                icmp_ln111_14_reg_3170 <= icmp_ln111_14_fu_2170_p2;
                icmp_ln111_15_reg_3175 <= icmp_ln111_15_fu_2175_p2;
                icmp_ln111_16_reg_3180 <= icmp_ln111_16_fu_2180_p2;
                icmp_ln111_17_reg_3186 <= icmp_ln111_17_fu_2185_p2;
                icmp_ln111_18_reg_3191 <= icmp_ln111_18_fu_2190_p2;
                icmp_ln111_19_reg_3197 <= icmp_ln111_19_fu_2196_p2;
                icmp_ln111_1_reg_3099 <= icmp_ln111_1_fu_2027_p2;
                icmp_ln111_20_reg_3202 <= icmp_ln111_20_fu_2202_p2;
                icmp_ln111_2_reg_3104 <= icmp_ln111_2_fu_2032_p2;
                icmp_ln111_3_reg_3110 <= icmp_ln111_3_fu_2037_p2;
                icmp_ln111_4_reg_3115 <= icmp_ln111_4_fu_2042_p2;
                icmp_ln111_5_reg_3121 <= icmp_ln111_5_fu_2048_p2;
                icmp_ln111_6_reg_3126 <= icmp_ln111_6_fu_2054_p2;
                icmp_ln111_7_reg_3132 <= icmp_ln111_7_fu_2096_p2;
                icmp_ln111_8_reg_3137 <= icmp_ln111_8_fu_2101_p2;
                icmp_ln111_9_reg_3142 <= icmp_ln111_9_fu_2106_p2;
                icmp_ln111_reg_3094 <= icmp_ln111_fu_2022_p2;
                icmp_ln90_12_reg_2807 <= icmp_ln90_12_fu_799_p2;
                icmp_ln90_18_reg_2818 <= icmp_ln90_18_fu_857_p2;
                icmp_ln90_19_reg_2824 <= icmp_ln90_19_fu_861_p2;
                icmp_ln90_22_reg_2931 <= icmp_ln90_22_fu_1305_p2;
                icmp_ln90_23_reg_2937 <= icmp_ln90_23_fu_1309_p2;
                icmp_ln90_27_reg_3037 <= icmp_ln90_27_fu_1744_p2;
                icmp_ln90_31_reg_2667 <= icmp_ln90_31_fu_426_p2;
                icmp_ln90_34_reg_2834 <= icmp_ln90_34_fu_906_p2;
                icmp_ln90_3_reg_2559 <= icmp_ln90_3_fu_204_p2;
                icmp_ln90_40_reg_2845 <= icmp_ln90_40_fu_944_p2;
                icmp_ln90_46_reg_2856 <= icmp_ln90_46_fu_1002_p2;
                icmp_ln90_47_reg_2862 <= icmp_ln90_47_fu_1006_p2;
                icmp_ln90_50_reg_2968 <= icmp_ln90_50_fu_1463_p2;
                icmp_ln90_51_reg_2974 <= icmp_ln90_51_fu_1467_p2;
                icmp_ln90_55_reg_3063 <= icmp_ln90_55_fu_1863_p2;
                icmp_ln90_59_reg_2775 <= icmp_ln90_59_fu_648_p2;
                icmp_ln90_62_reg_2872 <= icmp_ln90_62_fu_1051_p2;
                icmp_ln90_68_reg_2883 <= icmp_ln90_68_fu_1089_p2;
                icmp_ln90_6_reg_2796 <= icmp_ln90_6_fu_761_p2;
                icmp_ln90_74_reg_2894 <= icmp_ln90_74_fu_1147_p2;
                icmp_ln90_75_reg_2900 <= icmp_ln90_75_fu_1151_p2;
                icmp_ln90_78_reg_3005 <= icmp_ln90_78_fu_1621_p2;
                icmp_ln90_79_reg_3011 <= icmp_ln90_79_fu_1625_p2;
                icmp_ln90_83_reg_3089 <= icmp_ln90_83_fu_1982_p2;
                icmp_ln92_13_reg_2995 <= icmp_ln92_13_fu_1554_p2;
                icmp_ln92_1_reg_2921 <= icmp_ln92_1_fu_1238_p2;
                icmp_ln92_7_reg_2958 <= icmp_ln92_7_fu_1396_p2;
                max_count_11_reg_3052 <= max_count_11_fu_1823_p3;
                max_count_15_reg_2984 <= max_count_15_fu_1508_p3;
                max_count_18_reg_3078 <= max_count_18_fu_1942_p3;
                max_count_1_reg_2910 <= max_count_1_fu_1192_p3;
                max_count_4_reg_3026 <= max_count_4_fu_1704_p3;
                max_count_8_reg_2947 <= max_count_8_fu_1350_p3;
                tmp_10_reg_2691 <= src_buf_0_1_val_int_reg(23 downto 16);
                tmp_10_reg_2691_pp0_iter1_reg <= tmp_10_reg_2691;
                tmp_10_reg_2691_pp0_iter2_reg <= tmp_10_reg_2691_pp0_iter1_reg;
                tmp_10_reg_2691_pp0_iter3_reg <= tmp_10_reg_2691_pp0_iter2_reg;
                tmp_10_reg_2691_pp0_iter4_reg <= tmp_10_reg_2691_pp0_iter3_reg;
                tmp_11_reg_2699 <= src_buf_0_2_val_int_reg(23 downto 16);
                tmp_11_reg_2699_pp0_iter1_reg <= tmp_11_reg_2699;
                tmp_11_reg_2699_pp0_iter2_reg <= tmp_11_reg_2699_pp0_iter1_reg;
                tmp_11_reg_2699_pp0_iter3_reg <= tmp_11_reg_2699_pp0_iter2_reg;
                tmp_11_reg_2699_pp0_iter4_reg <= tmp_11_reg_2699_pp0_iter3_reg;
                tmp_12_reg_2709 <= src_buf_1_0_val_int_reg(23 downto 16);
                tmp_12_reg_2709_pp0_iter1_reg <= tmp_12_reg_2709;
                tmp_12_reg_2709_pp0_iter2_reg <= tmp_12_reg_2709_pp0_iter1_reg;
                tmp_12_reg_2709_pp0_iter3_reg <= tmp_12_reg_2709_pp0_iter2_reg;
                tmp_12_reg_2709_pp0_iter4_reg <= tmp_12_reg_2709_pp0_iter3_reg;
                tmp_13_reg_2719 <= src_buf_1_1_val_int_reg(23 downto 16);
                tmp_13_reg_2719_pp0_iter1_reg <= tmp_13_reg_2719;
                tmp_13_reg_2719_pp0_iter2_reg <= tmp_13_reg_2719_pp0_iter1_reg;
                tmp_13_reg_2719_pp0_iter3_reg <= tmp_13_reg_2719_pp0_iter2_reg;
                tmp_13_reg_2719_pp0_iter4_reg <= tmp_13_reg_2719_pp0_iter3_reg;
                tmp_14_reg_2729 <= src_buf_1_2_val_int_reg(23 downto 16);
                tmp_14_reg_2729_pp0_iter1_reg <= tmp_14_reg_2729;
                tmp_14_reg_2729_pp0_iter2_reg <= tmp_14_reg_2729_pp0_iter1_reg;
                tmp_14_reg_2729_pp0_iter3_reg <= tmp_14_reg_2729_pp0_iter2_reg;
                tmp_14_reg_2729_pp0_iter4_reg <= tmp_14_reg_2729_pp0_iter3_reg;
                tmp_15_reg_2741 <= src_buf_2_0_val_int_reg(23 downto 16);
                tmp_15_reg_2741_pp0_iter1_reg <= tmp_15_reg_2741;
                tmp_15_reg_2741_pp0_iter2_reg <= tmp_15_reg_2741_pp0_iter1_reg;
                tmp_15_reg_2741_pp0_iter3_reg <= tmp_15_reg_2741_pp0_iter2_reg;
                tmp_15_reg_2741_pp0_iter4_reg <= tmp_15_reg_2741_pp0_iter3_reg;
                tmp_16_reg_2753 <= src_buf_2_1_val_int_reg(23 downto 16);
                tmp_16_reg_2753_pp0_iter1_reg <= tmp_16_reg_2753;
                tmp_16_reg_2753_pp0_iter2_reg <= tmp_16_reg_2753_pp0_iter1_reg;
                tmp_16_reg_2753_pp0_iter3_reg <= tmp_16_reg_2753_pp0_iter2_reg;
                tmp_16_reg_2753_pp0_iter4_reg <= tmp_16_reg_2753_pp0_iter3_reg;
                tmp_17_reg_2765 <= src_buf_2_2_val_int_reg(23 downto 16);
                tmp_17_reg_2765_pp0_iter1_reg <= tmp_17_reg_2765;
                tmp_17_reg_2765_pp0_iter2_reg <= tmp_17_reg_2765_pp0_iter1_reg;
                tmp_17_reg_2765_pp0_iter3_reg <= tmp_17_reg_2765_pp0_iter2_reg;
                tmp_17_reg_2765_pp0_iter4_reg <= tmp_17_reg_2765_pp0_iter3_reg;
                tmp_1_reg_2583 <= src_buf_0_1_val_int_reg(15 downto 8);
                tmp_1_reg_2583_pp0_iter1_reg <= tmp_1_reg_2583;
                tmp_1_reg_2583_pp0_iter2_reg <= tmp_1_reg_2583_pp0_iter1_reg;
                tmp_1_reg_2583_pp0_iter3_reg <= tmp_1_reg_2583_pp0_iter2_reg;
                tmp_1_reg_2583_pp0_iter4_reg <= tmp_1_reg_2583_pp0_iter3_reg;
                tmp_2_reg_2591 <= src_buf_0_2_val_int_reg(15 downto 8);
                tmp_2_reg_2591_pp0_iter1_reg <= tmp_2_reg_2591;
                tmp_2_reg_2591_pp0_iter2_reg <= tmp_2_reg_2591_pp0_iter1_reg;
                tmp_2_reg_2591_pp0_iter3_reg <= tmp_2_reg_2591_pp0_iter2_reg;
                tmp_2_reg_2591_pp0_iter4_reg <= tmp_2_reg_2591_pp0_iter3_reg;
                tmp_3_reg_2601 <= src_buf_1_0_val_int_reg(15 downto 8);
                tmp_3_reg_2601_pp0_iter1_reg <= tmp_3_reg_2601;
                tmp_3_reg_2601_pp0_iter2_reg <= tmp_3_reg_2601_pp0_iter1_reg;
                tmp_3_reg_2601_pp0_iter3_reg <= tmp_3_reg_2601_pp0_iter2_reg;
                tmp_3_reg_2601_pp0_iter4_reg <= tmp_3_reg_2601_pp0_iter3_reg;
                tmp_4_reg_2611 <= src_buf_1_1_val_int_reg(15 downto 8);
                tmp_4_reg_2611_pp0_iter1_reg <= tmp_4_reg_2611;
                tmp_4_reg_2611_pp0_iter2_reg <= tmp_4_reg_2611_pp0_iter1_reg;
                tmp_4_reg_2611_pp0_iter3_reg <= tmp_4_reg_2611_pp0_iter2_reg;
                tmp_4_reg_2611_pp0_iter4_reg <= tmp_4_reg_2611_pp0_iter3_reg;
                tmp_5_reg_2621 <= src_buf_1_2_val_int_reg(15 downto 8);
                tmp_5_reg_2621_pp0_iter1_reg <= tmp_5_reg_2621;
                tmp_5_reg_2621_pp0_iter2_reg <= tmp_5_reg_2621_pp0_iter1_reg;
                tmp_5_reg_2621_pp0_iter3_reg <= tmp_5_reg_2621_pp0_iter2_reg;
                tmp_5_reg_2621_pp0_iter4_reg <= tmp_5_reg_2621_pp0_iter3_reg;
                tmp_6_reg_2633 <= src_buf_2_0_val_int_reg(15 downto 8);
                tmp_6_reg_2633_pp0_iter1_reg <= tmp_6_reg_2633;
                tmp_6_reg_2633_pp0_iter2_reg <= tmp_6_reg_2633_pp0_iter1_reg;
                tmp_6_reg_2633_pp0_iter3_reg <= tmp_6_reg_2633_pp0_iter2_reg;
                tmp_6_reg_2633_pp0_iter4_reg <= tmp_6_reg_2633_pp0_iter3_reg;
                tmp_7_reg_2645 <= src_buf_2_1_val_int_reg(15 downto 8);
                tmp_7_reg_2645_pp0_iter1_reg <= tmp_7_reg_2645;
                tmp_7_reg_2645_pp0_iter2_reg <= tmp_7_reg_2645_pp0_iter1_reg;
                tmp_7_reg_2645_pp0_iter3_reg <= tmp_7_reg_2645_pp0_iter2_reg;
                tmp_7_reg_2645_pp0_iter4_reg <= tmp_7_reg_2645_pp0_iter3_reg;
                tmp_8_reg_2657 <= src_buf_2_2_val_int_reg(15 downto 8);
                tmp_8_reg_2657_pp0_iter1_reg <= tmp_8_reg_2657;
                tmp_8_reg_2657_pp0_iter2_reg <= tmp_8_reg_2657_pp0_iter1_reg;
                tmp_8_reg_2657_pp0_iter3_reg <= tmp_8_reg_2657_pp0_iter2_reg;
                tmp_8_reg_2657_pp0_iter4_reg <= tmp_8_reg_2657_pp0_iter3_reg;
                tmp_9_reg_2683 <= src_buf_0_0_val_int_reg(23 downto 16);
                tmp_9_reg_2683_pp0_iter1_reg <= tmp_9_reg_2683;
                tmp_9_reg_2683_pp0_iter2_reg <= tmp_9_reg_2683_pp0_iter1_reg;
                tmp_9_reg_2683_pp0_iter3_reg <= tmp_9_reg_2683_pp0_iter2_reg;
                tmp_9_reg_2683_pp0_iter4_reg <= tmp_9_reg_2683_pp0_iter3_reg;
                tmp_s_reg_2575 <= src_buf_0_0_val_int_reg(15 downto 8);
                tmp_s_reg_2575_pp0_iter1_reg <= tmp_s_reg_2575;
                tmp_s_reg_2575_pp0_iter2_reg <= tmp_s_reg_2575_pp0_iter1_reg;
                tmp_s_reg_2575_pp0_iter3_reg <= tmp_s_reg_2575_pp0_iter2_reg;
                tmp_s_reg_2575_pp0_iter4_reg <= tmp_s_reg_2575_pp0_iter3_reg;
                trunc_ln73_1_reg_2475 <= trunc_ln73_1_fu_112_p1;
                trunc_ln73_1_reg_2475_pp0_iter1_reg <= trunc_ln73_1_reg_2475;
                trunc_ln73_1_reg_2475_pp0_iter2_reg <= trunc_ln73_1_reg_2475_pp0_iter1_reg;
                trunc_ln73_1_reg_2475_pp0_iter3_reg <= trunc_ln73_1_reg_2475_pp0_iter2_reg;
                trunc_ln73_1_reg_2475_pp0_iter4_reg <= trunc_ln73_1_reg_2475_pp0_iter3_reg;
                trunc_ln73_2_reg_2483 <= trunc_ln73_2_fu_116_p1;
                trunc_ln73_2_reg_2483_pp0_iter1_reg <= trunc_ln73_2_reg_2483;
                trunc_ln73_2_reg_2483_pp0_iter2_reg <= trunc_ln73_2_reg_2483_pp0_iter1_reg;
                trunc_ln73_2_reg_2483_pp0_iter3_reg <= trunc_ln73_2_reg_2483_pp0_iter2_reg;
                trunc_ln73_2_reg_2483_pp0_iter4_reg <= trunc_ln73_2_reg_2483_pp0_iter3_reg;
                trunc_ln73_3_reg_2493 <= trunc_ln73_3_fu_120_p1;
                trunc_ln73_3_reg_2493_pp0_iter1_reg <= trunc_ln73_3_reg_2493;
                trunc_ln73_3_reg_2493_pp0_iter2_reg <= trunc_ln73_3_reg_2493_pp0_iter1_reg;
                trunc_ln73_3_reg_2493_pp0_iter3_reg <= trunc_ln73_3_reg_2493_pp0_iter2_reg;
                trunc_ln73_3_reg_2493_pp0_iter4_reg <= trunc_ln73_3_reg_2493_pp0_iter3_reg;
                trunc_ln73_4_reg_2503 <= trunc_ln73_4_fu_124_p1;
                trunc_ln73_4_reg_2503_pp0_iter1_reg <= trunc_ln73_4_reg_2503;
                trunc_ln73_4_reg_2503_pp0_iter2_reg <= trunc_ln73_4_reg_2503_pp0_iter1_reg;
                trunc_ln73_4_reg_2503_pp0_iter3_reg <= trunc_ln73_4_reg_2503_pp0_iter2_reg;
                trunc_ln73_4_reg_2503_pp0_iter4_reg <= trunc_ln73_4_reg_2503_pp0_iter3_reg;
                trunc_ln73_5_reg_2513 <= trunc_ln73_5_fu_128_p1;
                trunc_ln73_5_reg_2513_pp0_iter1_reg <= trunc_ln73_5_reg_2513;
                trunc_ln73_5_reg_2513_pp0_iter2_reg <= trunc_ln73_5_reg_2513_pp0_iter1_reg;
                trunc_ln73_5_reg_2513_pp0_iter3_reg <= trunc_ln73_5_reg_2513_pp0_iter2_reg;
                trunc_ln73_5_reg_2513_pp0_iter4_reg <= trunc_ln73_5_reg_2513_pp0_iter3_reg;
                trunc_ln73_6_reg_2525 <= trunc_ln73_6_fu_132_p1;
                trunc_ln73_6_reg_2525_pp0_iter1_reg <= trunc_ln73_6_reg_2525;
                trunc_ln73_6_reg_2525_pp0_iter2_reg <= trunc_ln73_6_reg_2525_pp0_iter1_reg;
                trunc_ln73_6_reg_2525_pp0_iter3_reg <= trunc_ln73_6_reg_2525_pp0_iter2_reg;
                trunc_ln73_6_reg_2525_pp0_iter4_reg <= trunc_ln73_6_reg_2525_pp0_iter3_reg;
                trunc_ln73_7_reg_2537 <= trunc_ln73_7_fu_136_p1;
                trunc_ln73_7_reg_2537_pp0_iter1_reg <= trunc_ln73_7_reg_2537;
                trunc_ln73_7_reg_2537_pp0_iter2_reg <= trunc_ln73_7_reg_2537_pp0_iter1_reg;
                trunc_ln73_7_reg_2537_pp0_iter3_reg <= trunc_ln73_7_reg_2537_pp0_iter2_reg;
                trunc_ln73_7_reg_2537_pp0_iter4_reg <= trunc_ln73_7_reg_2537_pp0_iter3_reg;
                trunc_ln73_8_reg_2549 <= trunc_ln73_8_fu_140_p1;
                trunc_ln73_8_reg_2549_pp0_iter1_reg <= trunc_ln73_8_reg_2549;
                trunc_ln73_8_reg_2549_pp0_iter2_reg <= trunc_ln73_8_reg_2549_pp0_iter1_reg;
                trunc_ln73_8_reg_2549_pp0_iter3_reg <= trunc_ln73_8_reg_2549_pp0_iter2_reg;
                trunc_ln73_8_reg_2549_pp0_iter4_reg <= trunc_ln73_8_reg_2549_pp0_iter3_reg;
                trunc_ln73_reg_2467 <= trunc_ln73_fu_108_p1;
                trunc_ln73_reg_2467_pp0_iter1_reg <= trunc_ln73_reg_2467;
                trunc_ln73_reg_2467_pp0_iter2_reg <= trunc_ln73_reg_2467_pp0_iter1_reg;
                trunc_ln73_reg_2467_pp0_iter3_reg <= trunc_ln73_reg_2467_pp0_iter2_reg;
                trunc_ln73_reg_2467_pp0_iter4_reg <= trunc_ln73_reg_2467_pp0_iter3_reg;
                    zext_ln84_14_reg_2942(2 downto 0) <= zext_ln84_14_fu_1340_p1(2 downto 0);
                    zext_ln84_14_reg_2942_pp0_iter3_reg(2 downto 0) <= zext_ln84_14_reg_2942(2 downto 0);
                    zext_ln84_16_reg_2952(2 downto 0) <= zext_ln84_16_fu_1392_p1(2 downto 0);
                    zext_ln84_16_reg_2952_pp0_iter3_reg(2 downto 0) <= zext_ln84_16_reg_2952(2 downto 0);
                    zext_ln84_18_reg_3042(2 downto 0) <= zext_ln84_18_fu_1753_p1(2 downto 0);
                    zext_ln84_20_reg_3047(2 downto 0) <= zext_ln84_20_fu_1813_p1(2 downto 0);
                    zext_ln84_25_reg_2979(2 downto 0) <= zext_ln84_25_fu_1498_p1(2 downto 0);
                    zext_ln84_25_reg_2979_pp0_iter3_reg(2 downto 0) <= zext_ln84_25_reg_2979(2 downto 0);
                    zext_ln84_27_reg_2989(2 downto 0) <= zext_ln84_27_fu_1550_p1(2 downto 0);
                    zext_ln84_27_reg_2989_pp0_iter3_reg(2 downto 0) <= zext_ln84_27_reg_2989(2 downto 0);
                    zext_ln84_29_reg_3068(2 downto 0) <= zext_ln84_29_fu_1872_p1(2 downto 0);
                    zext_ln84_31_reg_3073(2 downto 0) <= zext_ln84_31_fu_1932_p1(2 downto 0);
                    zext_ln84_3_reg_2905(2 downto 0) <= zext_ln84_3_fu_1182_p1(2 downto 0);
                    zext_ln84_3_reg_2905_pp0_iter3_reg(2 downto 0) <= zext_ln84_3_reg_2905(2 downto 0);
                    zext_ln84_5_reg_2915(2 downto 0) <= zext_ln84_5_fu_1234_p1(2 downto 0);
                    zext_ln84_5_reg_2915_pp0_iter3_reg(2 downto 0) <= zext_ln84_5_reg_2915(2 downto 0);
                    zext_ln84_7_reg_3016(2 downto 0) <= zext_ln84_7_fu_1634_p1(2 downto 0);
                    zext_ln84_9_reg_3021(2 downto 0) <= zext_ln84_9_fu_1694_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_int_reg <= out_val_fu_2457_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                src_buf_0_0_val_int_reg <= src_buf_0_0_val;
                src_buf_0_1_val_int_reg <= src_buf_0_1_val;
                src_buf_0_2_val_int_reg <= src_buf_0_2_val;
                src_buf_1_0_val_int_reg <= src_buf_1_0_val;
                src_buf_1_1_val_int_reg <= src_buf_1_1_val;
                src_buf_1_2_val_int_reg <= src_buf_1_2_val;
                src_buf_2_0_val_int_reg <= src_buf_2_0_val;
                src_buf_2_1_val_int_reg <= src_buf_2_1_val;
                src_buf_2_2_val_int_reg <= src_buf_2_2_val;
            end if;
        end if;
    end process;
    zext_ln84_3_reg_2905(3) <= '0';
    zext_ln84_3_reg_2905_pp0_iter3_reg(3) <= '0';
    zext_ln84_5_reg_2915(3) <= '0';
    zext_ln84_5_reg_2915_pp0_iter3_reg(3) <= '0';
    zext_ln84_14_reg_2942(3) <= '0';
    zext_ln84_14_reg_2942_pp0_iter3_reg(3) <= '0';
    zext_ln84_16_reg_2952(3) <= '0';
    zext_ln84_16_reg_2952_pp0_iter3_reg(3) <= '0';
    zext_ln84_25_reg_2979(3) <= '0';
    zext_ln84_25_reg_2979_pp0_iter3_reg(3) <= '0';
    zext_ln84_27_reg_2989(3) <= '0';
    zext_ln84_27_reg_2989_pp0_iter3_reg(3) <= '0';
    zext_ln84_7_reg_3016(3) <= '0';
    zext_ln84_9_reg_3021(3) <= '0';
    zext_ln84_18_reg_3042(3) <= '0';
    zext_ln84_20_reg_3047(3) <= '0';
    zext_ln84_29_reg_3068(3) <= '0';
    zext_ln84_31_reg_3073(3) <= '0';
    add_ln90_12_fu_1291_p2 <= std_logic_vector(unsigned(count_28_fu_1279_p3) + unsigned(ap_const_lv3_1));
    add_ln90_15_fu_432_p2 <= std_logic_vector(unsigned(count_39_fu_418_p3) + unsigned(ap_const_lv3_1));
    add_ln90_17_fu_892_p2 <= std_logic_vector(unsigned(count_42_fu_880_p3) + unsigned(ap_const_lv3_1));
    add_ln90_20_fu_914_p2 <= std_logic_vector(unsigned(count_49_reg_2677) + unsigned(ap_const_lv3_1));
    add_ln90_22_fu_1329_p2 <= std_logic_vector(unsigned(count_52_reg_2839) + unsigned(ap_const_lv3_1));
    add_ln90_24_fu_1362_p2 <= std_logic_vector(unsigned(count_57_reg_2850) + unsigned(ap_const_lv3_1));
    add_ln90_27_fu_1449_p2 <= std_logic_vector(unsigned(count_64_fu_1437_p3) + unsigned(ap_const_lv3_1));
    add_ln90_2_fu_747_p2 <= std_logic_vector(unsigned(count_6_fu_735_p3) + unsigned(ap_const_lv3_1));
    add_ln90_30_fu_654_p2 <= std_logic_vector(unsigned(count_75_fu_640_p3) + unsigned(ap_const_lv3_1));
    add_ln90_32_fu_1037_p2 <= std_logic_vector(unsigned(count_78_fu_1025_p3) + unsigned(ap_const_lv3_1));
    add_ln90_35_fu_1059_p2 <= std_logic_vector(unsigned(count_85_reg_2785) + unsigned(ap_const_lv3_1));
    add_ln90_37_fu_1487_p2 <= std_logic_vector(unsigned(count_88_reg_2877) + unsigned(ap_const_lv3_1));
    add_ln90_39_fu_1520_p2 <= std_logic_vector(unsigned(count_93_reg_2888) + unsigned(ap_const_lv3_1));
    add_ln90_42_fu_1607_p2 <= std_logic_vector(unsigned(count_100_fu_1595_p3) + unsigned(ap_const_lv3_1));
    add_ln90_5_fu_769_p2 <= std_logic_vector(unsigned(count_13_reg_2569) + unsigned(ap_const_lv3_1));
    add_ln90_7_fu_1171_p2 <= std_logic_vector(unsigned(count_16_reg_2801) + unsigned(ap_const_lv3_1));
    add_ln90_9_fu_1204_p2 <= std_logic_vector(unsigned(count_21_reg_2812) + unsigned(ap_const_lv3_1));
    add_ln90_fu_210_p2 <= std_logic_vector(unsigned(count_3_fu_196_p3) + unsigned(ap_const_lv3_1));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_assign_proc : process(out_val_fu_2457_p4, ap_ce_reg, ap_return_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return <= ap_return_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return <= out_val_fu_2457_p4;
        else 
            ap_return <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    count_100_fu_1595_p3 <= 
        count_99_fu_1589_p2 when (icmp_ln90_76_fu_1585_p2(0) = '1') else 
        zext_ln84_28_fu_1581_p1;
    count_101_fu_1613_p3 <= 
        add_ln90_42_fu_1607_p2 when (icmp_ln90_77_fu_1603_p2(0) = '1') else 
        count_100_fu_1595_p3;
    count_102_fu_1889_p3 <= 
        ap_const_lv2_2 when (icmp_ln90_78_reg_3005(0) = '1') else 
        ap_const_lv2_1;
    count_103_fu_1903_p3 <= 
        select_ln90_93_fu_1896_p3 when (icmp_ln90_79_reg_3011(0) = '1') else 
        count_102_fu_1889_p3;
    count_104_fu_1918_p2 <= std_logic_vector(unsigned(zext_ln84_30_fu_1910_p1) + unsigned(ap_const_lv3_1));
    count_105_fu_1924_p3 <= 
        count_104_fu_1918_p2 when (icmp_ln90_80_fu_1914_p2(0) = '1') else 
        zext_ln84_30_fu_1910_p1;
    count_106_fu_1954_p3 <= 
        ap_const_lv2_2 when (icmp_ln90_81_fu_1950_p2(0) = '1') else 
        ap_const_lv2_1;
    count_107_fu_1974_p3 <= 
        select_ln90_97_fu_1966_p3 when (icmp_ln90_82_fu_1962_p2(0) = '1') else 
        count_106_fu_1954_p3;
    count_108_fu_1164_p3 <= 
        count_8_fu_1158_p2 when (icmp_ln90_6_reg_2796(0) = '1') else 
        zext_ln84_1_fu_1155_p1;
    count_109_fu_1322_p3 <= 
        count_44_fu_1316_p2 when (icmp_ln90_34_reg_2834(0) = '1') else 
        zext_ln84_12_fu_1313_p1;
    count_10_fu_222_p3 <= 
        ap_const_lv2_2 when (icmp_ln90_7_fu_216_p2(0) = '1') else 
        ap_const_lv2_1;
    count_110_fu_1480_p3 <= 
        count_80_fu_1474_p2 when (icmp_ln90_62_reg_2872(0) = '1') else 
        zext_ln84_23_fu_1471_p1;
    count_11_fu_244_p3 <= 
        select_ln90_8_fu_236_p3 when (icmp_ln90_8_fu_230_p2(0) = '1') else 
        count_10_fu_222_p3;
    count_12_fu_262_p2 <= std_logic_vector(unsigned(zext_ln84_2_fu_252_p1) + unsigned(ap_const_lv3_1));
    count_13_fu_268_p3 <= 
        count_12_fu_262_p2 when (icmp_ln90_9_fu_256_p2(0) = '1') else 
        zext_ln84_2_fu_252_p1;
    count_14_fu_774_p3 <= 
        add_ln90_5_fu_769_p2 when (icmp_ln90_10_fu_765_p2(0) = '1') else 
        count_13_reg_2569;
    count_15_fu_785_p2 <= std_logic_vector(unsigned(count_14_fu_774_p3) + unsigned(ap_const_lv3_1));
    count_16_fu_791_p3 <= 
        count_15_fu_785_p2 when (icmp_ln90_11_fu_781_p2(0) = '1') else 
        count_14_fu_774_p3;
    count_17_fu_1176_p3 <= 
        add_ln90_7_fu_1171_p2 when (icmp_ln90_12_reg_2807(0) = '1') else 
        count_16_reg_2801;
    count_18_fu_807_p3 <= 
        ap_const_lv2_2 when (icmp_ln90_13_fu_803_p2(0) = '1') else 
        ap_const_lv2_1;
    count_19_fu_827_p3 <= 
        select_ln90_15_fu_819_p3 when (icmp_ln90_14_fu_815_p2(0) = '1') else 
        count_18_fu_807_p3;
    count_1_fu_172_p3 <= 
        select_ln90_fu_164_p3 when (icmp_ln90_1_fu_158_p2(0) = '1') else 
        count_fu_150_p3;
    count_20_fu_843_p2 <= std_logic_vector(unsigned(zext_ln84_4_fu_835_p1) + unsigned(ap_const_lv3_1));
    count_21_fu_849_p3 <= 
        count_20_fu_843_p2 when (icmp_ln90_15_fu_839_p2(0) = '1') else 
        zext_ln84_4_fu_835_p1;
    count_22_fu_1209_p3 <= 
        add_ln90_9_fu_1204_p2 when (icmp_ln90_16_fu_1200_p2(0) = '1') else 
        count_21_reg_2812;
    count_23_fu_1220_p2 <= std_logic_vector(unsigned(count_22_fu_1209_p3) + unsigned(ap_const_lv3_1));
    count_24_fu_1226_p3 <= 
        count_23_fu_1220_p2 when (icmp_ln90_17_fu_1216_p2(0) = '1') else 
        count_22_fu_1209_p3;
    count_25_fu_1244_p3 <= 
        ap_const_lv2_2 when (icmp_ln90_18_reg_2818(0) = '1') else 
        ap_const_lv2_1;
    count_26_fu_1258_p3 <= 
        select_ln90_21_fu_1251_p3 when (icmp_ln90_19_reg_2824(0) = '1') else 
        count_25_fu_1244_p3;
    count_27_fu_1273_p2 <= std_logic_vector(unsigned(zext_ln84_6_fu_1265_p1) + unsigned(ap_const_lv3_1));
    count_28_fu_1279_p3 <= 
        count_27_fu_1273_p2 when (icmp_ln90_20_fu_1269_p2(0) = '1') else 
        zext_ln84_6_fu_1265_p1;
    count_29_fu_1297_p3 <= 
        add_ln90_12_fu_1291_p2 when (icmp_ln90_21_fu_1287_p2(0) = '1') else 
        count_28_fu_1279_p3;
    count_2_fu_190_p2 <= std_logic_vector(unsigned(zext_ln84_fu_180_p1) + unsigned(ap_const_lv3_1));
    count_30_fu_1651_p3 <= 
        ap_const_lv2_2 when (icmp_ln90_22_reg_2931(0) = '1') else 
        ap_const_lv2_1;
    count_31_fu_1665_p3 <= 
        select_ln90_26_fu_1658_p3 when (icmp_ln90_23_reg_2937(0) = '1') else 
        count_30_fu_1651_p3;
    count_32_fu_1680_p2 <= std_logic_vector(unsigned(zext_ln84_8_fu_1672_p1) + unsigned(ap_const_lv3_1));
    count_33_fu_1686_p3 <= 
        count_32_fu_1680_p2 when (icmp_ln90_24_fu_1676_p2(0) = '1') else 
        zext_ln84_8_fu_1672_p1;
    count_34_fu_1716_p3 <= 
        ap_const_lv2_2 when (icmp_ln90_25_fu_1712_p2(0) = '1') else 
        ap_const_lv2_1;
    count_35_fu_1736_p3 <= 
        select_ln90_30_fu_1728_p3 when (icmp_ln90_26_fu_1724_p2(0) = '1') else 
        count_34_fu_1716_p3;
    count_36_fu_372_p3 <= 
        ap_const_lv2_2 when (icmp_ln90_28_fu_366_p2(0) = '1') else 
        ap_const_lv2_1;
    count_37_fu_394_p3 <= 
        select_ln90_34_fu_386_p3 when (icmp_ln90_29_fu_380_p2(0) = '1') else 
        count_36_fu_372_p3;
    count_38_fu_412_p2 <= std_logic_vector(unsigned(zext_ln84_11_fu_402_p1) + unsigned(ap_const_lv3_1));
    count_39_fu_418_p3 <= 
        count_38_fu_412_p2 when (icmp_ln90_30_fu_406_p2(0) = '1') else 
        zext_ln84_11_fu_402_p1;
    count_3_fu_196_p3 <= 
        count_2_fu_190_p2 when (icmp_ln90_2_fu_184_p2(0) = '1') else 
        zext_ln84_fu_180_p1;
    count_40_fu_865_p3 <= 
        add_ln90_15_reg_2672 when (icmp_ln90_31_reg_2667(0) = '1') else 
        count_39_reg_2662;
    count_41_fu_874_p2 <= std_logic_vector(unsigned(count_40_fu_865_p3) + unsigned(ap_const_lv3_1));
    count_42_fu_880_p3 <= 
        count_41_fu_874_p2 when (icmp_ln90_32_fu_870_p2(0) = '1') else 
        count_40_fu_865_p3;
    count_43_fu_898_p3 <= 
        add_ln90_17_fu_892_p2 when (icmp_ln90_33_fu_888_p2(0) = '1') else 
        count_42_fu_880_p3;
    count_44_fu_1316_p2 <= std_logic_vector(unsigned(zext_ln84_12_fu_1313_p1) + unsigned(ap_const_lv4_1));
    count_46_fu_444_p3 <= 
        ap_const_lv2_2 when (icmp_ln90_35_fu_438_p2(0) = '1') else 
        ap_const_lv2_1;
    count_47_fu_466_p3 <= 
        select_ln90_42_fu_458_p3 when (icmp_ln90_36_fu_452_p2(0) = '1') else 
        count_46_fu_444_p3;
    count_48_fu_484_p2 <= std_logic_vector(unsigned(zext_ln84_13_fu_474_p1) + unsigned(ap_const_lv3_1));
    count_49_fu_490_p3 <= 
        count_48_fu_484_p2 when (icmp_ln90_37_fu_478_p2(0) = '1') else 
        zext_ln84_13_fu_474_p1;
    count_4_fu_720_p3 <= 
        add_ln90_reg_2564 when (icmp_ln90_3_reg_2559(0) = '1') else 
        count_3_reg_2554;
    count_50_fu_919_p3 <= 
        add_ln90_20_fu_914_p2 when (icmp_ln90_38_fu_910_p2(0) = '1') else 
        count_49_reg_2677;
    count_51_fu_930_p2 <= std_logic_vector(unsigned(count_50_fu_919_p3) + unsigned(ap_const_lv3_1));
    count_52_fu_936_p3 <= 
        count_51_fu_930_p2 when (icmp_ln90_39_fu_926_p2(0) = '1') else 
        count_50_fu_919_p3;
    count_53_fu_1334_p3 <= 
        add_ln90_22_fu_1329_p2 when (icmp_ln90_40_reg_2845(0) = '1') else 
        count_52_reg_2839;
    count_54_fu_952_p3 <= 
        ap_const_lv2_2 when (icmp_ln90_41_fu_948_p2(0) = '1') else 
        ap_const_lv2_1;
    count_55_fu_972_p3 <= 
        select_ln90_49_fu_964_p3 when (icmp_ln90_42_fu_960_p2(0) = '1') else 
        count_54_fu_952_p3;
    count_56_fu_988_p2 <= std_logic_vector(unsigned(zext_ln84_15_fu_980_p1) + unsigned(ap_const_lv3_1));
    count_57_fu_994_p3 <= 
        count_56_fu_988_p2 when (icmp_ln90_43_fu_984_p2(0) = '1') else 
        zext_ln84_15_fu_980_p1;
    count_58_fu_1367_p3 <= 
        add_ln90_24_fu_1362_p2 when (icmp_ln90_44_fu_1358_p2(0) = '1') else 
        count_57_reg_2850;
    count_59_fu_1378_p2 <= std_logic_vector(unsigned(count_58_fu_1367_p3) + unsigned(ap_const_lv3_1));
    count_5_fu_729_p2 <= std_logic_vector(unsigned(count_4_fu_720_p3) + unsigned(ap_const_lv3_1));
    count_60_fu_1384_p3 <= 
        count_59_fu_1378_p2 when (icmp_ln90_45_fu_1374_p2(0) = '1') else 
        count_58_fu_1367_p3;
    count_61_fu_1402_p3 <= 
        ap_const_lv2_2 when (icmp_ln90_46_reg_2856(0) = '1') else 
        ap_const_lv2_1;
    count_62_fu_1416_p3 <= 
        select_ln90_55_fu_1409_p3 when (icmp_ln90_47_reg_2862(0) = '1') else 
        count_61_fu_1402_p3;
    count_63_fu_1431_p2 <= std_logic_vector(unsigned(zext_ln84_17_fu_1423_p1) + unsigned(ap_const_lv3_1));
    count_64_fu_1437_p3 <= 
        count_63_fu_1431_p2 when (icmp_ln90_48_fu_1427_p2(0) = '1') else 
        zext_ln84_17_fu_1423_p1;
    count_65_fu_1455_p3 <= 
        add_ln90_27_fu_1449_p2 when (icmp_ln90_49_fu_1445_p2(0) = '1') else 
        count_64_fu_1437_p3;
    count_66_fu_1770_p3 <= 
        ap_const_lv2_2 when (icmp_ln90_50_reg_2968(0) = '1') else 
        ap_const_lv2_1;
    count_67_fu_1784_p3 <= 
        select_ln90_60_fu_1777_p3 when (icmp_ln90_51_reg_2974(0) = '1') else 
        count_66_fu_1770_p3;
    count_68_fu_1799_p2 <= std_logic_vector(unsigned(zext_ln84_19_fu_1791_p1) + unsigned(ap_const_lv3_1));
    count_69_fu_1805_p3 <= 
        count_68_fu_1799_p2 when (icmp_ln90_52_fu_1795_p2(0) = '1') else 
        zext_ln84_19_fu_1791_p1;
    count_6_fu_735_p3 <= 
        count_5_fu_729_p2 when (icmp_ln90_4_fu_725_p2(0) = '1') else 
        count_4_fu_720_p3;
    count_70_fu_1835_p3 <= 
        ap_const_lv2_2 when (icmp_ln90_53_fu_1831_p2(0) = '1') else 
        ap_const_lv2_1;
    count_71_fu_1855_p3 <= 
        select_ln90_64_fu_1847_p3 when (icmp_ln90_54_fu_1843_p2(0) = '1') else 
        count_70_fu_1835_p3;
    count_72_fu_594_p3 <= 
        ap_const_lv2_2 when (icmp_ln90_56_fu_588_p2(0) = '1') else 
        ap_const_lv2_1;
    count_73_fu_616_p3 <= 
        select_ln90_67_fu_608_p3 when (icmp_ln90_57_fu_602_p2(0) = '1') else 
        count_72_fu_594_p3;
    count_74_fu_634_p2 <= std_logic_vector(unsigned(zext_ln84_22_fu_624_p1) + unsigned(ap_const_lv3_1));
    count_75_fu_640_p3 <= 
        count_74_fu_634_p2 when (icmp_ln90_58_fu_628_p2(0) = '1') else 
        zext_ln84_22_fu_624_p1;
    count_76_fu_1010_p3 <= 
        add_ln90_30_reg_2780 when (icmp_ln90_59_reg_2775(0) = '1') else 
        count_75_reg_2770;
    count_77_fu_1019_p2 <= std_logic_vector(unsigned(count_76_fu_1010_p3) + unsigned(ap_const_lv3_1));
    count_78_fu_1025_p3 <= 
        count_77_fu_1019_p2 when (icmp_ln90_60_fu_1015_p2(0) = '1') else 
        count_76_fu_1010_p3;
    count_79_fu_1043_p3 <= 
        add_ln90_32_fu_1037_p2 when (icmp_ln90_61_fu_1033_p2(0) = '1') else 
        count_78_fu_1025_p3;
    count_7_fu_753_p3 <= 
        add_ln90_2_fu_747_p2 when (icmp_ln90_5_fu_743_p2(0) = '1') else 
        count_6_fu_735_p3;
    count_80_fu_1474_p2 <= std_logic_vector(unsigned(zext_ln84_23_fu_1471_p1) + unsigned(ap_const_lv4_1));
    count_82_fu_666_p3 <= 
        ap_const_lv2_2 when (icmp_ln90_63_fu_660_p2(0) = '1') else 
        ap_const_lv2_1;
    count_83_fu_688_p3 <= 
        select_ln90_75_fu_680_p3 when (icmp_ln90_64_fu_674_p2(0) = '1') else 
        count_82_fu_666_p3;
    count_84_fu_706_p2 <= std_logic_vector(unsigned(zext_ln84_24_fu_696_p1) + unsigned(ap_const_lv3_1));
    count_85_fu_712_p3 <= 
        count_84_fu_706_p2 when (icmp_ln90_65_fu_700_p2(0) = '1') else 
        zext_ln84_24_fu_696_p1;
    count_86_fu_1064_p3 <= 
        add_ln90_35_fu_1059_p2 when (icmp_ln90_66_fu_1055_p2(0) = '1') else 
        count_85_reg_2785;
    count_87_fu_1075_p2 <= std_logic_vector(unsigned(count_86_fu_1064_p3) + unsigned(ap_const_lv3_1));
    count_88_fu_1081_p3 <= 
        count_87_fu_1075_p2 when (icmp_ln90_67_fu_1071_p2(0) = '1') else 
        count_86_fu_1064_p3;
    count_89_fu_1492_p3 <= 
        add_ln90_37_fu_1487_p2 when (icmp_ln90_68_reg_2883(0) = '1') else 
        count_88_reg_2877;
    count_8_fu_1158_p2 <= std_logic_vector(unsigned(zext_ln84_1_fu_1155_p1) + unsigned(ap_const_lv4_1));
    count_90_fu_1097_p3 <= 
        ap_const_lv2_2 when (icmp_ln90_69_fu_1093_p2(0) = '1') else 
        ap_const_lv2_1;
    count_91_fu_1117_p3 <= 
        select_ln90_82_fu_1109_p3 when (icmp_ln90_70_fu_1105_p2(0) = '1') else 
        count_90_fu_1097_p3;
    count_92_fu_1133_p2 <= std_logic_vector(unsigned(zext_ln84_26_fu_1125_p1) + unsigned(ap_const_lv3_1));
    count_93_fu_1139_p3 <= 
        count_92_fu_1133_p2 when (icmp_ln90_71_fu_1129_p2(0) = '1') else 
        zext_ln84_26_fu_1125_p1;
    count_94_fu_1525_p3 <= 
        add_ln90_39_fu_1520_p2 when (icmp_ln90_72_fu_1516_p2(0) = '1') else 
        count_93_reg_2888;
    count_95_fu_1536_p2 <= std_logic_vector(unsigned(count_94_fu_1525_p3) + unsigned(ap_const_lv3_1));
    count_96_fu_1542_p3 <= 
        count_95_fu_1536_p2 when (icmp_ln90_73_fu_1532_p2(0) = '1') else 
        count_94_fu_1525_p3;
    count_97_fu_1560_p3 <= 
        ap_const_lv2_2 when (icmp_ln90_74_reg_2894(0) = '1') else 
        ap_const_lv2_1;
    count_98_fu_1574_p3 <= 
        select_ln90_88_fu_1567_p3 when (icmp_ln90_75_reg_2900(0) = '1') else 
        count_97_fu_1560_p3;
    count_99_fu_1589_p2 <= std_logic_vector(unsigned(zext_ln84_28_fu_1581_p1) + unsigned(ap_const_lv3_1));
    count_fu_150_p3 <= 
        ap_const_lv2_2 when (icmp_ln90_fu_144_p2(0) = '1') else 
        ap_const_lv2_1;
    icmp_ln111_10_fu_2111_p2 <= "1" when (zext_ln84_20_reg_3047 = max_count_13_fu_2088_p3) else "0";
    icmp_ln111_11_fu_2116_p2 <= "1" when (zext_ln84_21_fu_2060_p1 = max_count_13_fu_2088_p3) else "0";
    icmp_ln111_12_fu_2122_p2 <= "1" when (select_ln92_7_fu_2075_p3 = max_count_13_fu_2088_p3) else "0";
    icmp_ln111_13_fu_2128_p2 <= "1" when (max_count_13_fu_2088_p3 = ap_const_lv4_1) else "0";
    icmp_ln111_14_fu_2170_p2 <= "1" when (zext_ln84_25_reg_2979_pp0_iter3_reg = max_count_20_fu_2162_p3) else "0";
    icmp_ln111_15_fu_2175_p2 <= "1" when (zext_ln84_27_reg_2989_pp0_iter3_reg = max_count_20_fu_2162_p3) else "0";
    icmp_ln111_16_fu_2180_p2 <= "1" when (zext_ln84_29_reg_3068 = max_count_20_fu_2162_p3) else "0";
    icmp_ln111_17_fu_2185_p2 <= "1" when (zext_ln84_31_reg_3073 = max_count_20_fu_2162_p3) else "0";
    icmp_ln111_18_fu_2190_p2 <= "1" when (zext_ln84_32_fu_2134_p1 = max_count_20_fu_2162_p3) else "0";
    icmp_ln111_19_fu_2196_p2 <= "1" when (select_ln92_14_fu_2149_p3 = max_count_20_fu_2162_p3) else "0";
    icmp_ln111_1_fu_2027_p2 <= "1" when (zext_ln84_5_reg_2915_pp0_iter3_reg = max_count_6_fu_2014_p3) else "0";
    icmp_ln111_20_fu_2202_p2 <= "1" when (max_count_20_fu_2162_p3 = ap_const_lv4_1) else "0";
    icmp_ln111_2_fu_2032_p2 <= "1" when (zext_ln84_7_reg_3016 = max_count_6_fu_2014_p3) else "0";
    icmp_ln111_3_fu_2037_p2 <= "1" when (zext_ln84_9_reg_3021 = max_count_6_fu_2014_p3) else "0";
    icmp_ln111_4_fu_2042_p2 <= "1" when (zext_ln84_10_fu_1986_p1 = max_count_6_fu_2014_p3) else "0";
    icmp_ln111_5_fu_2048_p2 <= "1" when (select_ln92_fu_2001_p3 = max_count_6_fu_2014_p3) else "0";
    icmp_ln111_6_fu_2054_p2 <= "1" when (max_count_6_fu_2014_p3 = ap_const_lv4_1) else "0";
    icmp_ln111_7_fu_2096_p2 <= "1" when (zext_ln84_14_reg_2942_pp0_iter3_reg = max_count_13_fu_2088_p3) else "0";
    icmp_ln111_8_fu_2101_p2 <= "1" when (zext_ln84_16_reg_2952_pp0_iter3_reg = max_count_13_fu_2088_p3) else "0";
    icmp_ln111_9_fu_2106_p2 <= "1" when (zext_ln84_18_reg_3042 = max_count_13_fu_2088_p3) else "0";
    icmp_ln111_fu_2022_p2 <= "1" when (zext_ln84_3_reg_2905_pp0_iter3_reg = max_count_6_fu_2014_p3) else "0";
    icmp_ln90_10_fu_765_p2 <= "1" when (trunc_ln73_1_reg_2475 = trunc_ln73_5_reg_2513) else "0";
    icmp_ln90_11_fu_781_p2 <= "1" when (trunc_ln73_1_reg_2475 = trunc_ln73_6_reg_2525) else "0";
    icmp_ln90_12_fu_799_p2 <= "1" when (trunc_ln73_1_reg_2475 = trunc_ln73_7_reg_2537) else "0";
    icmp_ln90_13_fu_803_p2 <= "1" when (trunc_ln73_2_reg_2483 = trunc_ln73_3_reg_2493) else "0";
    icmp_ln90_14_fu_815_p2 <= "1" when (trunc_ln73_2_reg_2483 = trunc_ln73_4_reg_2503) else "0";
    icmp_ln90_15_fu_839_p2 <= "1" when (trunc_ln73_2_reg_2483 = trunc_ln73_5_reg_2513) else "0";
    icmp_ln90_16_fu_1200_p2 <= "1" when (trunc_ln73_2_reg_2483_pp0_iter1_reg = trunc_ln73_6_reg_2525_pp0_iter1_reg) else "0";
    icmp_ln90_17_fu_1216_p2 <= "1" when (trunc_ln73_2_reg_2483_pp0_iter1_reg = trunc_ln73_7_reg_2537_pp0_iter1_reg) else "0";
    icmp_ln90_18_fu_857_p2 <= "1" when (trunc_ln73_3_reg_2493 = trunc_ln73_4_reg_2503) else "0";
    icmp_ln90_19_fu_861_p2 <= "1" when (trunc_ln73_3_reg_2493 = trunc_ln73_5_reg_2513) else "0";
    icmp_ln90_1_fu_158_p2 <= "1" when (trunc_ln73_fu_108_p1 = trunc_ln73_2_fu_116_p1) else "0";
    icmp_ln90_20_fu_1269_p2 <= "1" when (trunc_ln73_3_reg_2493_pp0_iter1_reg = trunc_ln73_6_reg_2525_pp0_iter1_reg) else "0";
    icmp_ln90_21_fu_1287_p2 <= "1" when (trunc_ln73_3_reg_2493_pp0_iter1_reg = trunc_ln73_7_reg_2537_pp0_iter1_reg) else "0";
    icmp_ln90_22_fu_1305_p2 <= "1" when (trunc_ln73_4_reg_2503_pp0_iter1_reg = trunc_ln73_5_reg_2513_pp0_iter1_reg) else "0";
    icmp_ln90_23_fu_1309_p2 <= "1" when (trunc_ln73_4_reg_2503_pp0_iter1_reg = trunc_ln73_6_reg_2525_pp0_iter1_reg) else "0";
    icmp_ln90_24_fu_1676_p2 <= "1" when (trunc_ln73_4_reg_2503_pp0_iter2_reg = trunc_ln73_7_reg_2537_pp0_iter2_reg) else "0";
    icmp_ln90_25_fu_1712_p2 <= "1" when (trunc_ln73_5_reg_2513_pp0_iter2_reg = trunc_ln73_6_reg_2525_pp0_iter2_reg) else "0";
    icmp_ln90_26_fu_1724_p2 <= "1" when (trunc_ln73_5_reg_2513_pp0_iter2_reg = trunc_ln73_7_reg_2537_pp0_iter2_reg) else "0";
    icmp_ln90_27_fu_1744_p2 <= "1" when (trunc_ln73_6_reg_2525_pp0_iter2_reg = trunc_ln73_7_reg_2537_pp0_iter2_reg) else "0";
    icmp_ln90_28_fu_366_p2 <= "1" when (tmp_s_fu_276_p4 = tmp_1_fu_286_p4) else "0";
    icmp_ln90_29_fu_380_p2 <= "1" when (tmp_s_fu_276_p4 = tmp_2_fu_296_p4) else "0";
    icmp_ln90_2_fu_184_p2 <= "1" when (trunc_ln73_fu_108_p1 = trunc_ln73_3_fu_120_p1) else "0";
    icmp_ln90_30_fu_406_p2 <= "1" when (tmp_s_fu_276_p4 = tmp_3_fu_306_p4) else "0";
    icmp_ln90_31_fu_426_p2 <= "1" when (tmp_s_fu_276_p4 = tmp_4_fu_316_p4) else "0";
    icmp_ln90_32_fu_870_p2 <= "1" when (tmp_s_reg_2575 = tmp_5_reg_2621) else "0";
    icmp_ln90_33_fu_888_p2 <= "1" when (tmp_s_reg_2575 = tmp_6_reg_2633) else "0";
    icmp_ln90_34_fu_906_p2 <= "1" when (tmp_s_reg_2575 = tmp_7_reg_2645) else "0";
    icmp_ln90_35_fu_438_p2 <= "1" when (tmp_1_fu_286_p4 = tmp_2_fu_296_p4) else "0";
    icmp_ln90_36_fu_452_p2 <= "1" when (tmp_1_fu_286_p4 = tmp_3_fu_306_p4) else "0";
    icmp_ln90_37_fu_478_p2 <= "1" when (tmp_1_fu_286_p4 = tmp_4_fu_316_p4) else "0";
    icmp_ln90_38_fu_910_p2 <= "1" when (tmp_1_reg_2583 = tmp_5_reg_2621) else "0";
    icmp_ln90_39_fu_926_p2 <= "1" when (tmp_1_reg_2583 = tmp_6_reg_2633) else "0";
    icmp_ln90_3_fu_204_p2 <= "1" when (trunc_ln73_fu_108_p1 = trunc_ln73_4_fu_124_p1) else "0";
    icmp_ln90_40_fu_944_p2 <= "1" when (tmp_1_reg_2583 = tmp_7_reg_2645) else "0";
    icmp_ln90_41_fu_948_p2 <= "1" when (tmp_2_reg_2591 = tmp_3_reg_2601) else "0";
    icmp_ln90_42_fu_960_p2 <= "1" when (tmp_2_reg_2591 = tmp_4_reg_2611) else "0";
    icmp_ln90_43_fu_984_p2 <= "1" when (tmp_2_reg_2591 = tmp_5_reg_2621) else "0";
    icmp_ln90_44_fu_1358_p2 <= "1" when (tmp_2_reg_2591_pp0_iter1_reg = tmp_6_reg_2633_pp0_iter1_reg) else "0";
    icmp_ln90_45_fu_1374_p2 <= "1" when (tmp_2_reg_2591_pp0_iter1_reg = tmp_7_reg_2645_pp0_iter1_reg) else "0";
    icmp_ln90_46_fu_1002_p2 <= "1" when (tmp_3_reg_2601 = tmp_4_reg_2611) else "0";
    icmp_ln90_47_fu_1006_p2 <= "1" when (tmp_3_reg_2601 = tmp_5_reg_2621) else "0";
    icmp_ln90_48_fu_1427_p2 <= "1" when (tmp_3_reg_2601_pp0_iter1_reg = tmp_6_reg_2633_pp0_iter1_reg) else "0";
    icmp_ln90_49_fu_1445_p2 <= "1" when (tmp_3_reg_2601_pp0_iter1_reg = tmp_7_reg_2645_pp0_iter1_reg) else "0";
    icmp_ln90_4_fu_725_p2 <= "1" when (trunc_ln73_reg_2467 = trunc_ln73_5_reg_2513) else "0";
    icmp_ln90_50_fu_1463_p2 <= "1" when (tmp_4_reg_2611_pp0_iter1_reg = tmp_5_reg_2621_pp0_iter1_reg) else "0";
    icmp_ln90_51_fu_1467_p2 <= "1" when (tmp_4_reg_2611_pp0_iter1_reg = tmp_6_reg_2633_pp0_iter1_reg) else "0";
    icmp_ln90_52_fu_1795_p2 <= "1" when (tmp_4_reg_2611_pp0_iter2_reg = tmp_7_reg_2645_pp0_iter2_reg) else "0";
    icmp_ln90_53_fu_1831_p2 <= "1" when (tmp_5_reg_2621_pp0_iter2_reg = tmp_6_reg_2633_pp0_iter2_reg) else "0";
    icmp_ln90_54_fu_1843_p2 <= "1" when (tmp_5_reg_2621_pp0_iter2_reg = tmp_7_reg_2645_pp0_iter2_reg) else "0";
    icmp_ln90_55_fu_1863_p2 <= "1" when (tmp_6_reg_2633_pp0_iter2_reg = tmp_7_reg_2645_pp0_iter2_reg) else "0";
    icmp_ln90_56_fu_588_p2 <= "1" when (tmp_9_fu_498_p4 = tmp_10_fu_508_p4) else "0";
    icmp_ln90_57_fu_602_p2 <= "1" when (tmp_9_fu_498_p4 = tmp_11_fu_518_p4) else "0";
    icmp_ln90_58_fu_628_p2 <= "1" when (tmp_9_fu_498_p4 = tmp_12_fu_528_p4) else "0";
    icmp_ln90_59_fu_648_p2 <= "1" when (tmp_9_fu_498_p4 = tmp_13_fu_538_p4) else "0";
    icmp_ln90_5_fu_743_p2 <= "1" when (trunc_ln73_reg_2467 = trunc_ln73_6_reg_2525) else "0";
    icmp_ln90_60_fu_1015_p2 <= "1" when (tmp_9_reg_2683 = tmp_14_reg_2729) else "0";
    icmp_ln90_61_fu_1033_p2 <= "1" when (tmp_9_reg_2683 = tmp_15_reg_2741) else "0";
    icmp_ln90_62_fu_1051_p2 <= "1" when (tmp_9_reg_2683 = tmp_16_reg_2753) else "0";
    icmp_ln90_63_fu_660_p2 <= "1" when (tmp_10_fu_508_p4 = tmp_11_fu_518_p4) else "0";
    icmp_ln90_64_fu_674_p2 <= "1" when (tmp_10_fu_508_p4 = tmp_12_fu_528_p4) else "0";
    icmp_ln90_65_fu_700_p2 <= "1" when (tmp_10_fu_508_p4 = tmp_13_fu_538_p4) else "0";
    icmp_ln90_66_fu_1055_p2 <= "1" when (tmp_10_reg_2691 = tmp_14_reg_2729) else "0";
    icmp_ln90_67_fu_1071_p2 <= "1" when (tmp_10_reg_2691 = tmp_15_reg_2741) else "0";
    icmp_ln90_68_fu_1089_p2 <= "1" when (tmp_10_reg_2691 = tmp_16_reg_2753) else "0";
    icmp_ln90_69_fu_1093_p2 <= "1" when (tmp_11_reg_2699 = tmp_12_reg_2709) else "0";
    icmp_ln90_6_fu_761_p2 <= "1" when (trunc_ln73_reg_2467 = trunc_ln73_7_reg_2537) else "0";
    icmp_ln90_70_fu_1105_p2 <= "1" when (tmp_11_reg_2699 = tmp_13_reg_2719) else "0";
    icmp_ln90_71_fu_1129_p2 <= "1" when (tmp_11_reg_2699 = tmp_14_reg_2729) else "0";
    icmp_ln90_72_fu_1516_p2 <= "1" when (tmp_11_reg_2699_pp0_iter1_reg = tmp_15_reg_2741_pp0_iter1_reg) else "0";
    icmp_ln90_73_fu_1532_p2 <= "1" when (tmp_11_reg_2699_pp0_iter1_reg = tmp_16_reg_2753_pp0_iter1_reg) else "0";
    icmp_ln90_74_fu_1147_p2 <= "1" when (tmp_12_reg_2709 = tmp_13_reg_2719) else "0";
    icmp_ln90_75_fu_1151_p2 <= "1" when (tmp_12_reg_2709 = tmp_14_reg_2729) else "0";
    icmp_ln90_76_fu_1585_p2 <= "1" when (tmp_12_reg_2709_pp0_iter1_reg = tmp_15_reg_2741_pp0_iter1_reg) else "0";
    icmp_ln90_77_fu_1603_p2 <= "1" when (tmp_12_reg_2709_pp0_iter1_reg = tmp_16_reg_2753_pp0_iter1_reg) else "0";
    icmp_ln90_78_fu_1621_p2 <= "1" when (tmp_13_reg_2719_pp0_iter1_reg = tmp_14_reg_2729_pp0_iter1_reg) else "0";
    icmp_ln90_79_fu_1625_p2 <= "1" when (tmp_13_reg_2719_pp0_iter1_reg = tmp_15_reg_2741_pp0_iter1_reg) else "0";
    icmp_ln90_7_fu_216_p2 <= "1" when (trunc_ln73_1_fu_112_p1 = trunc_ln73_2_fu_116_p1) else "0";
    icmp_ln90_80_fu_1914_p2 <= "1" when (tmp_13_reg_2719_pp0_iter2_reg = tmp_16_reg_2753_pp0_iter2_reg) else "0";
    icmp_ln90_81_fu_1950_p2 <= "1" when (tmp_14_reg_2729_pp0_iter2_reg = tmp_15_reg_2741_pp0_iter2_reg) else "0";
    icmp_ln90_82_fu_1962_p2 <= "1" when (tmp_14_reg_2729_pp0_iter2_reg = tmp_16_reg_2753_pp0_iter2_reg) else "0";
    icmp_ln90_83_fu_1982_p2 <= "1" when (tmp_15_reg_2741_pp0_iter2_reg = tmp_16_reg_2753_pp0_iter2_reg) else "0";
    icmp_ln90_8_fu_230_p2 <= "1" when (trunc_ln73_1_fu_112_p1 = trunc_ln73_3_fu_120_p1) else "0";
    icmp_ln90_9_fu_256_p2 <= "1" when (trunc_ln73_1_fu_112_p1 = trunc_ln73_4_fu_124_p1) else "0";
    icmp_ln90_fu_144_p2 <= "1" when (trunc_ln73_fu_108_p1 = trunc_ln73_1_fu_112_p1) else "0";
    icmp_ln92_10_fu_2063_p2 <= "1" when (unsigned(zext_ln84_21_fu_2060_p1) > unsigned(max_count_11_reg_3052)) else "0";
    icmp_ln92_11_fu_2082_p2 <= "1" when (unsigned(select_ln92_7_fu_2075_p3) > unsigned(max_count_12_fu_2068_p3)) else "0";
    icmp_ln92_12_fu_1502_p2 <= "1" when (unsigned(zext_ln84_25_fu_1498_p1) > unsigned(count_110_fu_1480_p3)) else "0";
    icmp_ln92_13_fu_1554_p2 <= "1" when (unsigned(zext_ln84_27_fu_1550_p1) > unsigned(max_count_15_fu_1508_p3)) else "0";
    icmp_ln92_14_fu_1875_p2 <= "1" when (unsigned(zext_ln84_29_fu_1872_p1) > unsigned(max_count_16_fu_1867_p3)) else "0";
    icmp_ln92_15_fu_1936_p2 <= "1" when (unsigned(zext_ln84_31_fu_1932_p1) > unsigned(max_count_17_fu_1881_p3)) else "0";
    icmp_ln92_16_fu_2137_p2 <= "1" when (unsigned(zext_ln84_32_fu_2134_p1) > unsigned(max_count_18_reg_3078)) else "0";
    icmp_ln92_17_fu_2156_p2 <= "1" when (unsigned(select_ln92_14_fu_2149_p3) > unsigned(max_count_19_fu_2142_p3)) else "0";
    icmp_ln92_1_fu_1238_p2 <= "1" when (unsigned(zext_ln84_5_fu_1234_p1) > unsigned(max_count_1_fu_1192_p3)) else "0";
    icmp_ln92_2_fu_1637_p2 <= "1" when (unsigned(zext_ln84_7_fu_1634_p1) > unsigned(max_count_2_fu_1629_p3)) else "0";
    icmp_ln92_3_fu_1698_p2 <= "1" when (unsigned(zext_ln84_9_fu_1694_p1) > unsigned(max_count_3_fu_1643_p3)) else "0";
    icmp_ln92_4_fu_1989_p2 <= "1" when (unsigned(zext_ln84_10_fu_1986_p1) > unsigned(max_count_4_reg_3026)) else "0";
    icmp_ln92_5_fu_2008_p2 <= "1" when (unsigned(select_ln92_fu_2001_p3) > unsigned(max_count_5_fu_1994_p3)) else "0";
    icmp_ln92_6_fu_1344_p2 <= "1" when (unsigned(zext_ln84_14_fu_1340_p1) > unsigned(count_109_fu_1322_p3)) else "0";
    icmp_ln92_7_fu_1396_p2 <= "1" when (unsigned(zext_ln84_16_fu_1392_p1) > unsigned(max_count_8_fu_1350_p3)) else "0";
    icmp_ln92_8_fu_1756_p2 <= "1" when (unsigned(zext_ln84_18_fu_1753_p1) > unsigned(max_count_9_fu_1748_p3)) else "0";
    icmp_ln92_9_fu_1817_p2 <= "1" when (unsigned(zext_ln84_20_fu_1813_p1) > unsigned(max_count_10_fu_1762_p3)) else "0";
    icmp_ln92_fu_1186_p2 <= "1" when (unsigned(zext_ln84_3_fu_1182_p1) > unsigned(count_108_fu_1164_p3)) else "0";
    max_count_10_fu_1762_p3 <= 
        zext_ln84_18_fu_1753_p1 when (icmp_ln92_8_fu_1756_p2(0) = '1') else 
        max_count_9_fu_1748_p3;
    max_count_11_fu_1823_p3 <= 
        zext_ln84_20_fu_1813_p1 when (icmp_ln92_9_fu_1817_p2(0) = '1') else 
        max_count_10_fu_1762_p3;
    max_count_12_fu_2068_p3 <= 
        zext_ln84_21_fu_2060_p1 when (icmp_ln92_10_fu_2063_p2(0) = '1') else 
        max_count_11_reg_3052;
    max_count_13_fu_2088_p3 <= 
        select_ln92_7_fu_2075_p3 when (icmp_ln92_11_fu_2082_p2(0) = '1') else 
        max_count_12_fu_2068_p3;
    max_count_15_fu_1508_p3 <= 
        zext_ln84_25_fu_1498_p1 when (icmp_ln92_12_fu_1502_p2(0) = '1') else 
        count_110_fu_1480_p3;
    max_count_16_fu_1867_p3 <= 
        zext_ln84_27_reg_2989 when (icmp_ln92_13_reg_2995(0) = '1') else 
        max_count_15_reg_2984;
    max_count_17_fu_1881_p3 <= 
        zext_ln84_29_fu_1872_p1 when (icmp_ln92_14_fu_1875_p2(0) = '1') else 
        max_count_16_fu_1867_p3;
    max_count_18_fu_1942_p3 <= 
        zext_ln84_31_fu_1932_p1 when (icmp_ln92_15_fu_1936_p2(0) = '1') else 
        max_count_17_fu_1881_p3;
    max_count_19_fu_2142_p3 <= 
        zext_ln84_32_fu_2134_p1 when (icmp_ln92_16_fu_2137_p2(0) = '1') else 
        max_count_18_reg_3078;
    max_count_1_fu_1192_p3 <= 
        zext_ln84_3_fu_1182_p1 when (icmp_ln92_fu_1186_p2(0) = '1') else 
        count_108_fu_1164_p3;
    max_count_20_fu_2162_p3 <= 
        select_ln92_14_fu_2149_p3 when (icmp_ln92_17_fu_2156_p2(0) = '1') else 
        max_count_19_fu_2142_p3;
    max_count_2_fu_1629_p3 <= 
        zext_ln84_5_reg_2915 when (icmp_ln92_1_reg_2921(0) = '1') else 
        max_count_1_reg_2910;
    max_count_3_fu_1643_p3 <= 
        zext_ln84_7_fu_1634_p1 when (icmp_ln92_2_fu_1637_p2(0) = '1') else 
        max_count_2_fu_1629_p3;
    max_count_4_fu_1704_p3 <= 
        zext_ln84_9_fu_1694_p1 when (icmp_ln92_3_fu_1698_p2(0) = '1') else 
        max_count_3_fu_1643_p3;
    max_count_5_fu_1994_p3 <= 
        zext_ln84_10_fu_1986_p1 when (icmp_ln92_4_fu_1989_p2(0) = '1') else 
        max_count_4_reg_3026;
    max_count_6_fu_2014_p3 <= 
        select_ln92_fu_2001_p3 when (icmp_ln92_5_fu_2008_p2(0) = '1') else 
        max_count_5_fu_1994_p3;
    max_count_8_fu_1350_p3 <= 
        zext_ln84_14_fu_1340_p1 when (icmp_ln92_6_fu_1344_p2(0) = '1') else 
        count_109_fu_1322_p3;
    max_count_9_fu_1748_p3 <= 
        zext_ln84_16_reg_2952 when (icmp_ln92_7_reg_2958(0) = '1') else 
        max_count_8_reg_2947;
    or_ln77_1_fu_2241_p2 <= (icmp_ln111_4_reg_3115 or icmp_ln111_3_reg_3110);
    or_ln77_2_fu_2264_p2 <= (icmp_ln111_6_reg_3126 or icmp_ln111_5_reg_3121);
    or_ln77_3_fu_2286_p2 <= (icmp_ln111_9_reg_3142 or icmp_ln111_8_reg_3137);
    or_ln77_4_fu_2309_p2 <= (icmp_ln111_11_reg_3153 or icmp_ln111_10_reg_3148);
    or_ln77_5_fu_2332_p2 <= (icmp_ln111_13_reg_3164 or icmp_ln111_12_reg_3159);
    or_ln77_6_fu_2354_p2 <= (icmp_ln111_16_reg_3180 or icmp_ln111_15_reg_3175);
    or_ln77_7_fu_2377_p2 <= (icmp_ln111_18_reg_3191 or icmp_ln111_17_reg_3186);
    or_ln77_8_fu_2400_p2 <= (icmp_ln111_20_reg_3202 or icmp_ln111_19_reg_3197);
    or_ln77_fu_2218_p2 <= (icmp_ln111_2_reg_3104 or icmp_ln111_1_reg_3099);
    out_val_fu_2457_p4 <= ((tmp_20_fu_2442_p11 & tmp_19_fu_2427_p11) & tmp_18_fu_2412_p11);
    select_ln77_10_fu_2325_p3 <= 
        ap_const_lv4_8 when (icmp_ln111_13_reg_3164(0) = '1') else 
        ap_const_lv4_6;
    select_ln77_12_fu_2347_p3 <= 
        ap_const_lv2_3 when (icmp_ln111_16_reg_3180(0) = '1') else 
        ap_const_lv2_2;
    select_ln77_13_fu_2358_p3 <= 
        select_ln77_12_fu_2347_p3 when (or_ln77_6_fu_2354_p2(0) = '1') else 
        zext_ln77_6_fu_2344_p1;
    select_ln77_14_fu_2370_p3 <= 
        ap_const_lv3_5 when (icmp_ln111_18_reg_3191(0) = '1') else 
        ap_const_lv3_4;
    select_ln77_15_fu_2381_p3 <= 
        select_ln77_14_fu_2370_p3 when (or_ln77_7_fu_2377_p2(0) = '1') else 
        zext_ln77_7_fu_2366_p1;
    select_ln77_16_fu_2393_p3 <= 
        ap_const_lv4_8 when (icmp_ln111_20_reg_3202(0) = '1') else 
        ap_const_lv4_6;
    select_ln77_1_fu_2222_p3 <= 
        select_ln77_fu_2211_p3 when (or_ln77_fu_2218_p2(0) = '1') else 
        zext_ln77_fu_2208_p1;
    select_ln77_2_fu_2234_p3 <= 
        ap_const_lv3_5 when (icmp_ln111_4_reg_3115(0) = '1') else 
        ap_const_lv3_4;
    select_ln77_3_fu_2245_p3 <= 
        select_ln77_2_fu_2234_p3 when (or_ln77_1_fu_2241_p2(0) = '1') else 
        zext_ln77_1_fu_2230_p1;
    select_ln77_4_fu_2257_p3 <= 
        ap_const_lv4_8 when (icmp_ln111_6_reg_3126(0) = '1') else 
        ap_const_lv4_6;
    select_ln77_6_fu_2279_p3 <= 
        ap_const_lv2_3 when (icmp_ln111_9_reg_3142(0) = '1') else 
        ap_const_lv2_2;
    select_ln77_7_fu_2290_p3 <= 
        select_ln77_6_fu_2279_p3 when (or_ln77_3_fu_2286_p2(0) = '1') else 
        zext_ln77_3_fu_2276_p1;
    select_ln77_8_fu_2302_p3 <= 
        ap_const_lv3_5 when (icmp_ln111_11_reg_3153(0) = '1') else 
        ap_const_lv3_4;
    select_ln77_9_fu_2313_p3 <= 
        select_ln77_8_fu_2302_p3 when (or_ln77_4_fu_2309_p2(0) = '1') else 
        zext_ln77_4_fu_2298_p1;
    select_ln77_fu_2211_p3 <= 
        ap_const_lv2_3 when (icmp_ln111_2_reg_3104(0) = '1') else 
        ap_const_lv2_2;
    select_ln90_15_fu_819_p3 <= 
        ap_const_lv2_3 when (icmp_ln90_13_fu_803_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln90_21_fu_1251_p3 <= 
        ap_const_lv2_3 when (icmp_ln90_18_reg_2818(0) = '1') else 
        ap_const_lv2_2;
    select_ln90_26_fu_1658_p3 <= 
        ap_const_lv2_3 when (icmp_ln90_22_reg_2931(0) = '1') else 
        ap_const_lv2_2;
    select_ln90_30_fu_1728_p3 <= 
        ap_const_lv2_3 when (icmp_ln90_25_fu_1712_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln90_34_fu_386_p3 <= 
        ap_const_lv2_3 when (icmp_ln90_28_fu_366_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln90_42_fu_458_p3 <= 
        ap_const_lv2_3 when (icmp_ln90_35_fu_438_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln90_49_fu_964_p3 <= 
        ap_const_lv2_3 when (icmp_ln90_41_fu_948_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln90_55_fu_1409_p3 <= 
        ap_const_lv2_3 when (icmp_ln90_46_reg_2856(0) = '1') else 
        ap_const_lv2_2;
    select_ln90_60_fu_1777_p3 <= 
        ap_const_lv2_3 when (icmp_ln90_50_reg_2968(0) = '1') else 
        ap_const_lv2_2;
    select_ln90_64_fu_1847_p3 <= 
        ap_const_lv2_3 when (icmp_ln90_53_fu_1831_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln90_67_fu_608_p3 <= 
        ap_const_lv2_3 when (icmp_ln90_56_fu_588_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln90_75_fu_680_p3 <= 
        ap_const_lv2_3 when (icmp_ln90_63_fu_660_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln90_82_fu_1109_p3 <= 
        ap_const_lv2_3 when (icmp_ln90_69_fu_1093_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln90_88_fu_1567_p3 <= 
        ap_const_lv2_3 when (icmp_ln90_74_reg_2894(0) = '1') else 
        ap_const_lv2_2;
    select_ln90_8_fu_236_p3 <= 
        ap_const_lv2_3 when (icmp_ln90_7_fu_216_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln90_93_fu_1896_p3 <= 
        ap_const_lv2_3 when (icmp_ln90_78_reg_3005(0) = '1') else 
        ap_const_lv2_2;
    select_ln90_97_fu_1966_p3 <= 
        ap_const_lv2_3 when (icmp_ln90_81_fu_1950_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln90_fu_164_p3 <= 
        ap_const_lv2_3 when (icmp_ln90_fu_144_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln92_14_fu_2149_p3 <= 
        ap_const_lv4_2 when (icmp_ln90_83_reg_3089(0) = '1') else 
        ap_const_lv4_1;
    select_ln92_7_fu_2075_p3 <= 
        ap_const_lv4_2 when (icmp_ln90_55_reg_3063(0) = '1') else 
        ap_const_lv4_1;
    select_ln92_fu_2001_p3 <= 
        ap_const_lv4_2 when (icmp_ln90_27_reg_3037(0) = '1') else 
        ap_const_lv4_1;
    tmp_10_fu_508_p4 <= src_buf_0_1_val_int_reg(23 downto 16);
    tmp_11_fu_518_p4 <= src_buf_0_2_val_int_reg(23 downto 16);
    tmp_12_fu_528_p4 <= src_buf_1_0_val_int_reg(23 downto 16);
    tmp_13_fu_538_p4 <= src_buf_1_1_val_int_reg(23 downto 16);
    tmp_18_fu_2412_p10 <= 
        select_ln77_4_fu_2257_p3 when (or_ln77_2_fu_2264_p2(0) = '1') else 
        zext_ln77_2_fu_2253_p1;
    tmp_19_fu_2427_p10 <= 
        select_ln77_10_fu_2325_p3 when (or_ln77_5_fu_2332_p2(0) = '1') else 
        zext_ln77_5_fu_2321_p1;
    tmp_1_fu_286_p4 <= src_buf_0_1_val_int_reg(15 downto 8);
    tmp_20_fu_2442_p10 <= 
        select_ln77_16_fu_2393_p3 when (or_ln77_8_fu_2400_p2(0) = '1') else 
        zext_ln77_8_fu_2389_p1;
    tmp_2_fu_296_p4 <= src_buf_0_2_val_int_reg(15 downto 8);
    tmp_3_fu_306_p4 <= src_buf_1_0_val_int_reg(15 downto 8);
    tmp_4_fu_316_p4 <= src_buf_1_1_val_int_reg(15 downto 8);
    tmp_9_fu_498_p4 <= src_buf_0_0_val_int_reg(23 downto 16);
    tmp_s_fu_276_p4 <= src_buf_0_0_val_int_reg(15 downto 8);
    trunc_ln73_1_fu_112_p1 <= src_buf_0_1_val_int_reg(8 - 1 downto 0);
    trunc_ln73_2_fu_116_p1 <= src_buf_0_2_val_int_reg(8 - 1 downto 0);
    trunc_ln73_3_fu_120_p1 <= src_buf_1_0_val_int_reg(8 - 1 downto 0);
    trunc_ln73_4_fu_124_p1 <= src_buf_1_1_val_int_reg(8 - 1 downto 0);
    trunc_ln73_5_fu_128_p1 <= src_buf_1_2_val_int_reg(8 - 1 downto 0);
    trunc_ln73_6_fu_132_p1 <= src_buf_2_0_val_int_reg(8 - 1 downto 0);
    trunc_ln73_7_fu_136_p1 <= src_buf_2_1_val_int_reg(8 - 1 downto 0);
    trunc_ln73_8_fu_140_p1 <= src_buf_2_2_val_int_reg(8 - 1 downto 0);
    trunc_ln73_fu_108_p1 <= src_buf_0_0_val_int_reg(8 - 1 downto 0);
    zext_ln77_1_fu_2230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln77_1_fu_2222_p3),3));
    zext_ln77_2_fu_2253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln77_3_fu_2245_p3),4));
    zext_ln77_3_fu_2276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln111_7_reg_3132),2));
    zext_ln77_4_fu_2298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln77_7_fu_2290_p3),3));
    zext_ln77_5_fu_2321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln77_9_fu_2313_p3),4));
    zext_ln77_6_fu_2344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln111_14_reg_3170),2));
    zext_ln77_7_fu_2366_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln77_13_fu_2358_p3),3));
    zext_ln77_8_fu_2389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln77_15_fu_2381_p3),4));
    zext_ln77_fu_2208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln111_reg_3094),2));
    zext_ln84_10_fu_1986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_35_reg_3032),4));
    zext_ln84_11_fu_402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_37_fu_394_p3),3));
    zext_ln84_12_fu_1313_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_43_reg_2829),4));
    zext_ln84_13_fu_474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_47_fu_466_p3),3));
    zext_ln84_14_fu_1340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_53_fu_1334_p3),4));
    zext_ln84_15_fu_980_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_55_fu_972_p3),3));
    zext_ln84_16_fu_1392_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_60_fu_1384_p3),4));
    zext_ln84_17_fu_1423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_62_fu_1416_p3),3));
    zext_ln84_18_fu_1753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_65_reg_2963),4));
    zext_ln84_19_fu_1791_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_67_fu_1784_p3),3));
    zext_ln84_1_fu_1155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_7_reg_2791),4));
    zext_ln84_20_fu_1813_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_69_fu_1805_p3),4));
    zext_ln84_21_fu_2060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_71_reg_3058),4));
    zext_ln84_22_fu_624_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_73_fu_616_p3),3));
    zext_ln84_23_fu_1471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_79_reg_2867),4));
    zext_ln84_24_fu_696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_83_fu_688_p3),3));
    zext_ln84_25_fu_1498_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_89_fu_1492_p3),4));
    zext_ln84_26_fu_1125_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_91_fu_1117_p3),3));
    zext_ln84_27_fu_1550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_96_fu_1542_p3),4));
    zext_ln84_28_fu_1581_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_98_fu_1574_p3),3));
    zext_ln84_29_fu_1872_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_101_reg_3000),4));
    zext_ln84_2_fu_252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_11_fu_244_p3),3));
    zext_ln84_30_fu_1910_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_103_fu_1903_p3),3));
    zext_ln84_31_fu_1932_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_105_fu_1924_p3),4));
    zext_ln84_32_fu_2134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_107_reg_3084),4));
    zext_ln84_3_fu_1182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_17_fu_1176_p3),4));
    zext_ln84_4_fu_835_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_19_fu_827_p3),3));
    zext_ln84_5_fu_1234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_24_fu_1226_p3),4));
    zext_ln84_6_fu_1265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_26_fu_1258_p3),3));
    zext_ln84_7_fu_1634_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_29_reg_2926),4));
    zext_ln84_8_fu_1672_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_31_fu_1665_p3),3));
    zext_ln84_9_fu_1694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_33_fu_1686_p3),4));
    zext_ln84_fu_180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_1_fu_172_p3),3));
end behav;
