../rtl/axi_lite_master_v1_00_a/hdl/verilog/axi_lite_master.v
../rtl/axi_lite_slave_v1_00_a/hdl/verilog/axi_lite_slave.v
../verification/tb_axi_lite.v