TimeQuest Timing Analyzer report for DDS
Mon Jul 23 19:58:06 2012
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'clk_25'
 13. Slow Model Setup: 'clk_system'
 14. Slow Model Setup: 'dds_ram_wrclock'
 15. Slow Model Setup: 'bus_in_step_to_next_value'
 16. Slow Model Hold: 'clk_25'
 17. Slow Model Hold: 'clk_system'
 18. Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'
 19. Slow Model Hold: 'bus_in_step_to_next_value'
 20. Slow Model Hold: 'dds_ram_wrclock'
 21. Slow Model Minimum Pulse Width: 'clk_system'
 22. Slow Model Minimum Pulse Width: 'dds_ram_wrclock'
 23. Slow Model Minimum Pulse Width: 'bus_in_step_to_next_value'
 24. Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 25. Slow Model Minimum Pulse Width: 'clk_25'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'
 38. Fast Model Setup: 'dds_ram_wrclock'
 39. Fast Model Setup: 'clk_25'
 40. Fast Model Setup: 'clk_system'
 41. Fast Model Setup: 'bus_in_step_to_next_value'
 42. Fast Model Hold: 'clk_25'
 43. Fast Model Hold: 'clk_system'
 44. Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'
 45. Fast Model Hold: 'bus_in_step_to_next_value'
 46. Fast Model Hold: 'dds_ram_wrclock'
 47. Fast Model Minimum Pulse Width: 'clk_system'
 48. Fast Model Minimum Pulse Width: 'dds_ram_wrclock'
 49. Fast Model Minimum Pulse Width: 'bus_in_step_to_next_value'
 50. Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 51. Fast Model Minimum Pulse Width: 'clk_25'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Progagation Delay
 64. Minimum Progagation Delay
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; DDS                                                             ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C5T144C6                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                            ; Targets                             ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; bus_in_step_to_next_value       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { bus_in_step_to_next_value }       ;
; clk_25                          ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_25 }                          ;
; clk_system                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_system }                      ;
; dds_ram_wrclock                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { dds_ram_wrclock }                 ;
; PLL|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_25 ; PLL|altpll_component|pll|inclk[0] ; { PLL|altpll_component|pll|clk[0] } ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                        ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 125.77 MHz ; 125.77 MHz      ; clk_25                          ;                                                               ;
; 226.24 MHz ; 226.24 MHz      ; PLL|altpll_component|pll|clk[0] ;                                                               ;
; 316.06 MHz ; 210.08 MHz      ; clk_system                      ; limit due to high minimum pulse width violation (tch)         ;
; 343.05 MHz ; 210.08 MHz      ; dds_ram_wrclock                 ; limit due to low minimum pulse width violation (tcl)          ;
; 478.24 MHz ; 450.05 MHz      ; bus_in_step_to_next_value       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; PLL|altpll_component|pll|clk[0] ; -6.182 ; -191.700      ;
; clk_25                          ; -4.188 ; -173.137      ;
; clk_system                      ; -2.280 ; -297.062      ;
; dds_ram_wrclock                 ; -1.915 ; -52.504       ;
; bus_in_step_to_next_value       ; -1.091 ; -6.424        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -2.209 ; -2.209        ;
; clk_system                      ; -1.752 ; -1.752        ;
; PLL|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
; bus_in_step_to_next_value       ; 0.391  ; 0.000         ;
; dds_ram_wrclock                 ; 0.415  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -1.880 ; -555.840      ;
; dds_ram_wrclock                 ; -1.880 ; -481.280      ;
; bus_in_step_to_next_value       ; -1.222 ; -10.222       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 19.000 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; -6.182 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.822     ; 5.396      ;
; -6.182 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.822     ; 5.396      ;
; -6.021 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.816     ; 5.241      ;
; -6.021 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.816     ; 5.241      ;
; -6.016 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.822     ; 5.230      ;
; -6.016 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.822     ; 5.230      ;
; -5.916 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.816     ; 5.136      ;
; -5.916 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.816     ; 5.136      ;
; -5.904 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.837     ; 5.103      ;
; -5.904 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.837     ; 5.103      ;
; -5.904 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.837     ; 5.103      ;
; -5.904 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.837     ; 5.103      ;
; -5.904 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.837     ; 5.103      ;
; -5.904 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.837     ; 5.103      ;
; -5.904 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.837     ; 5.103      ;
; -5.904 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.837     ; 5.103      ;
; -5.904 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.837     ; 5.103      ;
; -5.903 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.822     ; 5.117      ;
; -5.903 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.822     ; 5.117      ;
; -5.896 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[8]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.834     ; 5.098      ;
; -5.896 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[6]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.834     ; 5.098      ;
; -5.896 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[4]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.834     ; 5.098      ;
; -5.896 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[6]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.834     ; 5.098      ;
; -5.896 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[7]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.834     ; 5.098      ;
; -5.896 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[4]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.834     ; 5.098      ;
; -5.896 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[5]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.834     ; 5.098      ;
; -5.896 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[8]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.834     ; 5.098      ;
; -5.896 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[9]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.834     ; 5.098      ;
; -5.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.832     ; 5.095      ;
; -5.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.832     ; 5.095      ;
; -5.835 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.832     ; 5.039      ;
; -5.835 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.832     ; 5.039      ;
; -5.819 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[3]  ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.810     ; 5.045      ;
; -5.819 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[3]  ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.810     ; 5.045      ;
; -5.779 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.822     ; 4.993      ;
; -5.779 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.822     ; 4.993      ;
; -5.767 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[2]  ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.810     ; 4.993      ;
; -5.767 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[2]  ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.810     ; 4.993      ;
; -5.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.810     ; 4.980      ;
; -5.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.810     ; 4.980      ;
; -5.748 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.816     ; 4.968      ;
; -5.748 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.816     ; 4.968      ;
; -5.743 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.831     ; 4.948      ;
; -5.743 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.831     ; 4.948      ;
; -5.743 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.831     ; 4.948      ;
; -5.743 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.831     ; 4.948      ;
; -5.743 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.831     ; 4.948      ;
; -5.743 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.831     ; 4.948      ;
; -5.743 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.831     ; 4.948      ;
; -5.743 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.831     ; 4.948      ;
; -5.743 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.831     ; 4.948      ;
; -5.738 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.837     ; 4.937      ;
; -5.738 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.837     ; 4.937      ;
; -5.738 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.837     ; 4.937      ;
; -5.738 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.837     ; 4.937      ;
; -5.738 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.837     ; 4.937      ;
; -5.738 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.837     ; 4.937      ;
; -5.738 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.837     ; 4.937      ;
; -5.738 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.837     ; 4.937      ;
; -5.738 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.837     ; 4.937      ;
; -5.735 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_phase_var[8]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.828     ; 4.943      ;
; -5.735 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_phase_var[6]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.828     ; 4.943      ;
; -5.735 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_phase_var[4]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.828     ; 4.943      ;
; -5.735 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[6]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.828     ; 4.943      ;
; -5.735 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[7]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.828     ; 4.943      ;
; -5.735 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[4]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.828     ; 4.943      ;
; -5.735 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[5]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.828     ; 4.943      ;
; -5.735 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[8]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.828     ; 4.943      ;
; -5.735 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[9]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.828     ; 4.943      ;
; -5.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_phase_var[8]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.834     ; 4.932      ;
; -5.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_phase_var[6]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.834     ; 4.932      ;
; -5.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_phase_var[4]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.834     ; 4.932      ;
; -5.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[6]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.834     ; 4.932      ;
; -5.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[7]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.834     ; 4.932      ;
; -5.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[4]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.834     ; 4.932      ;
; -5.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[5]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.834     ; 4.932      ;
; -5.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[8]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.834     ; 4.932      ;
; -5.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[9]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.834     ; 4.932      ;
; -5.723 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.816     ; 4.943      ;
; -5.723 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.816     ; 4.943      ;
; -5.707 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[14]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.836     ; 4.907      ;
; -5.707 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[15]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.836     ; 4.907      ;
; -5.707 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[12]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.836     ; 4.907      ;
; -5.707 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[13]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.836     ; 4.907      ;
; -5.707 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[10]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.836     ; 4.907      ;
; -5.707 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[11]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.836     ; 4.907      ;
; -5.707 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[3]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.836     ; 4.907      ;
; -5.707 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[9]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.836     ; 4.907      ;
; -5.707 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[7]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.836     ; 4.907      ;
; -5.707 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[5]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.836     ; 4.907      ;
; -5.687 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.832     ; 4.891      ;
; -5.687 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.832     ; 4.891      ;
; -5.681 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.832     ; 4.885      ;
; -5.681 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.832     ; 4.885      ;
; -5.643 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.836     ; 4.843      ;
; -5.643 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.836     ; 4.843      ;
; -5.638 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.831     ; 4.843      ;
; -5.638 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.831     ; 4.843      ;
; -5.638 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.831     ; 4.843      ;
; -5.638 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.831     ; 4.843      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_25'                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -4.188 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[14] ; clk_system   ; clk_25      ; 1.000        ; 0.432      ; 5.656      ;
; -4.188 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[15] ; clk_system   ; clk_25      ; 1.000        ; 0.432      ; 5.656      ;
; -4.188 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[30] ; clk_system   ; clk_25      ; 1.000        ; 0.432      ; 5.656      ;
; -4.188 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[31] ; clk_system   ; clk_25      ; 1.000        ; 0.432      ; 5.656      ;
; -4.148 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[29] ; clk_system   ; clk_25      ; 1.000        ; 0.415      ; 5.599      ;
; -4.148 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[28] ; clk_system   ; clk_25      ; 1.000        ; 0.415      ; 5.599      ;
; -4.131 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.417      ; 5.584      ;
; -4.131 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.417      ; 5.584      ;
; -4.131 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.417      ; 5.584      ;
; -4.131 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.417      ; 5.584      ;
; -4.131 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.417      ; 5.584      ;
; -4.131 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.417      ; 5.584      ;
; -4.098 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[10] ; clk_system   ; clk_25      ; 1.000        ; 0.425      ; 5.559      ;
; -4.098 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[11] ; clk_system   ; clk_25      ; 1.000        ; 0.425      ; 5.559      ;
; -4.098 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[8]  ; clk_system   ; clk_25      ; 1.000        ; 0.425      ; 5.559      ;
; -4.098 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[9]  ; clk_system   ; clk_25      ; 1.000        ; 0.425      ; 5.559      ;
; -4.098 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[26] ; clk_system   ; clk_25      ; 1.000        ; 0.425      ; 5.559      ;
; -4.098 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[27] ; clk_system   ; clk_25      ; 1.000        ; 0.425      ; 5.559      ;
; -4.098 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[24] ; clk_system   ; clk_25      ; 1.000        ; 0.425      ; 5.559      ;
; -4.098 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[25] ; clk_system   ; clk_25      ; 1.000        ; 0.425      ; 5.559      ;
; -4.074 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[14] ; clk_system   ; clk_25      ; 1.000        ; 0.454      ; 5.564      ;
; -4.074 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[15] ; clk_system   ; clk_25      ; 1.000        ; 0.454      ; 5.564      ;
; -4.074 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[30] ; clk_system   ; clk_25      ; 1.000        ; 0.454      ; 5.564      ;
; -4.074 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[31] ; clk_system   ; clk_25      ; 1.000        ; 0.454      ; 5.564      ;
; -4.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.417      ; 5.510      ;
; -4.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.417      ; 5.510      ;
; -4.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.417      ; 5.510      ;
; -4.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.417      ; 5.510      ;
; -4.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.417      ; 5.510      ;
; -4.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.417      ; 5.510      ;
; -4.046 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.422      ; 5.504      ;
; -4.046 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.422      ; 5.504      ;
; -4.046 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.422      ; 5.504      ;
; -4.046 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.422      ; 5.504      ;
; -4.046 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.422      ; 5.504      ;
; -4.046 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.422      ; 5.504      ;
; -4.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[14] ; clk_system   ; clk_25      ; 1.000        ; 0.432      ; 5.512      ;
; -4.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[15] ; clk_system   ; clk_25      ; 1.000        ; 0.432      ; 5.512      ;
; -4.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[30] ; clk_system   ; clk_25      ; 1.000        ; 0.432      ; 5.512      ;
; -4.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[31] ; clk_system   ; clk_25      ; 1.000        ; 0.432      ; 5.512      ;
; -4.038 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[14] ; clk_system   ; clk_25      ; 1.000        ; 0.443      ; 5.517      ;
; -4.038 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[15] ; clk_system   ; clk_25      ; 1.000        ; 0.443      ; 5.517      ;
; -4.038 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[30] ; clk_system   ; clk_25      ; 1.000        ; 0.443      ; 5.517      ;
; -4.038 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[31] ; clk_system   ; clk_25      ; 1.000        ; 0.443      ; 5.517      ;
; -4.034 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[29] ; clk_system   ; clk_25      ; 1.000        ; 0.437      ; 5.507      ;
; -4.034 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[28] ; clk_system   ; clk_25      ; 1.000        ; 0.437      ; 5.507      ;
; -4.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.413      ; 5.478      ;
; -4.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.413      ; 5.478      ;
; -4.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.413      ; 5.478      ;
; -4.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.413      ; 5.478      ;
; -4.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.413      ; 5.478      ;
; -4.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.413      ; 5.478      ;
; -4.020 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[14] ; clk_system   ; clk_25      ; 1.000        ; 0.443      ; 5.499      ;
; -4.020 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[15] ; clk_system   ; clk_25      ; 1.000        ; 0.443      ; 5.499      ;
; -4.020 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[30] ; clk_system   ; clk_25      ; 1.000        ; 0.443      ; 5.499      ;
; -4.020 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[31] ; clk_system   ; clk_25      ; 1.000        ; 0.443      ; 5.499      ;
; -4.004 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[29] ; clk_system   ; clk_25      ; 1.000        ; 0.415      ; 5.455      ;
; -4.004 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[28] ; clk_system   ; clk_25      ; 1.000        ; 0.415      ; 5.455      ;
; -3.998 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[29] ; clk_system   ; clk_25      ; 1.000        ; 0.426      ; 5.460      ;
; -3.998 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[28] ; clk_system   ; clk_25      ; 1.000        ; 0.426      ; 5.460      ;
; -3.994 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; main_frequency_var[14] ; clk_system   ; clk_25      ; 1.000        ; 0.437      ; 5.467      ;
; -3.994 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; main_frequency_var[15] ; clk_system   ; clk_25      ; 1.000        ; 0.437      ; 5.467      ;
; -3.994 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; main_frequency_var[30] ; clk_system   ; clk_25      ; 1.000        ; 0.437      ; 5.467      ;
; -3.994 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; main_frequency_var[31] ; clk_system   ; clk_25      ; 1.000        ; 0.437      ; 5.467      ;
; -3.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.422      ; 5.448      ;
; -3.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.422      ; 5.448      ;
; -3.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.422      ; 5.448      ;
; -3.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.422      ; 5.448      ;
; -3.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.422      ; 5.448      ;
; -3.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.422      ; 5.448      ;
; -3.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; main_frequency_var[14] ; clk_system   ; clk_25      ; 1.000        ; 0.432      ; 5.455      ;
; -3.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; main_frequency_var[15] ; clk_system   ; clk_25      ; 1.000        ; 0.432      ; 5.455      ;
; -3.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; main_frequency_var[30] ; clk_system   ; clk_25      ; 1.000        ; 0.432      ; 5.455      ;
; -3.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; main_frequency_var[31] ; clk_system   ; clk_25      ; 1.000        ; 0.432      ; 5.455      ;
; -3.984 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[10] ; clk_system   ; clk_25      ; 1.000        ; 0.447      ; 5.467      ;
; -3.984 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[11] ; clk_system   ; clk_25      ; 1.000        ; 0.447      ; 5.467      ;
; -3.984 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[8]  ; clk_system   ; clk_25      ; 1.000        ; 0.447      ; 5.467      ;
; -3.984 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[9]  ; clk_system   ; clk_25      ; 1.000        ; 0.447      ; 5.467      ;
; -3.984 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[26] ; clk_system   ; clk_25      ; 1.000        ; 0.447      ; 5.467      ;
; -3.984 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[27] ; clk_system   ; clk_25      ; 1.000        ; 0.447      ; 5.467      ;
; -3.984 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[24] ; clk_system   ; clk_25      ; 1.000        ; 0.447      ; 5.467      ;
; -3.984 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[25] ; clk_system   ; clk_25      ; 1.000        ; 0.447      ; 5.467      ;
; -3.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ; main_frequency_var[14] ; clk_system   ; clk_25      ; 1.000        ; 0.454      ; 5.471      ;
; -3.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ; main_frequency_var[15] ; clk_system   ; clk_25      ; 1.000        ; 0.454      ; 5.471      ;
; -3.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ; main_frequency_var[30] ; clk_system   ; clk_25      ; 1.000        ; 0.454      ; 5.471      ;
; -3.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ; main_frequency_var[31] ; clk_system   ; clk_25      ; 1.000        ; 0.454      ; 5.471      ;
; -3.980 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[29] ; clk_system   ; clk_25      ; 1.000        ; 0.426      ; 5.442      ;
; -3.980 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[28] ; clk_system   ; clk_25      ; 1.000        ; 0.426      ; 5.442      ;
; -3.969 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[57] ; main_frequency_var[14] ; clk_system   ; clk_25      ; 1.000        ; 0.432      ; 5.437      ;
; -3.969 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[57] ; main_frequency_var[15] ; clk_system   ; clk_25      ; 1.000        ; 0.432      ; 5.437      ;
; -3.969 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[57] ; main_frequency_var[30] ; clk_system   ; clk_25      ; 1.000        ; 0.432      ; 5.437      ;
; -3.969 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[57] ; main_frequency_var[31] ; clk_system   ; clk_25      ; 1.000        ; 0.432      ; 5.437      ;
; -3.965 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[57] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.417      ; 5.418      ;
; -3.965 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[57] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.417      ; 5.418      ;
; -3.965 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[57] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.417      ; 5.418      ;
; -3.965 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[57] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.417      ; 5.418      ;
; -3.965 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[57] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.417      ; 5.418      ;
; -3.965 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[57] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.417      ; 5.418      ;
; -3.960 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[2]  ; clk_system   ; clk_25      ; 1.000        ; 0.408      ; 5.404      ;
; -3.960 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[3]  ; clk_system   ; clk_25      ; 1.000        ; 0.408      ; 5.404      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_system'                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                         ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -2.280 ; dds_step_count[1]                                                                                                                        ; LED_SDI[0]~reg0                                                                                                 ; bus_in_step_to_next_value ; clk_system  ; 0.500        ; -0.774     ; 2.042      ;
; -2.250 ; dds_step_count[3]                                                                                                                        ; LED_SDI[0]~reg0                                                                                                 ; bus_in_step_to_next_value ; clk_system  ; 0.500        ; -0.774     ; 2.012      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; clk_system                ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -0.704 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.077      ; 2.246      ;
; -0.612 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.055      ; 2.132      ;
; -0.561 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.072      ; 2.098      ;
; -0.500 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.072      ; 2.037      ;
; -0.491 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.066      ; 2.022      ;
; -0.489 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.072      ; 2.026      ;
; -0.486 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.072      ; 2.023      ;
; -0.479 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.058      ; 2.002      ;
; -0.473 ; dds_ram_data_in[13]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.033      ; 1.971      ;
; -0.473 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.047      ; 1.985      ;
; -0.470 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.081      ; 2.016      ;
; -0.469 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.081      ; 2.015      ;
; -0.467 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.066      ; 1.998      ;
; -0.463 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.053      ; 1.981      ;
; -0.459 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.072      ; 1.996      ;
; -0.455 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.081      ; 2.001      ;
; -0.453 ; dds_ram_data_in[4]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.049      ; 1.967      ;
; -0.441 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.064      ; 1.970      ;
; -0.440 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.081      ; 1.986      ;
; -0.435 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.081      ; 1.981      ;
; -0.425 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.077      ; 1.967      ;
; -0.406 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.069      ; 1.940      ;
; -0.398 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.077      ; 1.940      ;
; -0.360 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.059      ; 1.884      ;
; -0.347 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.061      ; 1.873      ;
; -0.336 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.061      ; 1.862      ;
; -0.296 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.055      ; 1.816      ;
; -0.294 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.061      ; 1.820      ;
; -0.288 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.066      ; 1.819      ;
; -0.286 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.061      ; 1.812      ;
; -0.282 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.066      ; 1.813      ;
; -0.275 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.066      ; 1.806      ;
; -0.269 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.061      ; 1.795      ;
; -0.266 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.066      ; 1.797      ;
; -0.258 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.072      ; 1.795      ;
; -0.256 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.066      ; 1.787      ;
; -0.254 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.072      ; 1.791      ;
; -0.252 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.066      ; 1.783      ;
; -0.250 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.066      ; 1.781      ;
; -0.245 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.081      ; 1.791      ;
; -0.243 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.072      ; 1.780      ;
; -0.243 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.066      ; 1.774      ;
; -0.236 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.066      ; 1.767      ;
; -0.234 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.081      ; 1.780      ;
; -0.232 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.072      ; 1.769      ;
; -0.230 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.081      ; 1.776      ;
; -0.223 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.081      ; 1.769      ;
; -0.221 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.072      ; 1.758      ;
; -0.220 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.072      ; 1.757      ;
; -0.219 ; dds_ram_data_in[0]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.050      ; 1.734      ;
; -0.214 ; dds_ram_data_in[1]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.050      ; 1.729      ;
; -0.204 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.073      ; 1.742      ;
; -0.197 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.081      ; 1.743      ;
; -0.195 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.081      ; 1.741      ;
; -0.192 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.077      ; 1.734      ;
; -0.190 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.077      ; 1.732      ;
; -0.182 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.077      ; 1.724      ;
; -0.179 ; dds_ram_data_in[12]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.033      ; 1.677      ;
; -0.167 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.077      ; 1.709      ;
; -0.164 ; dds_ram_data_in[6]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.039      ; 1.668      ;
; -0.163 ; dds_ram_data_in[7]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.039      ; 1.667      ;
; -0.154 ; dds_ram_data_in[5]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.049      ; 1.668      ;
; -0.150 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.077      ; 1.692      ;
; -0.108 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.067      ; 1.640      ;
; -0.096 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.055      ; 1.616      ;
; -0.096 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.077      ; 1.638      ;
; -0.091 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.055      ; 1.611      ;
; -0.085 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.055      ; 1.605      ;
; -0.085 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.055      ; 1.605      ;
; -0.082 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.055      ; 1.602      ;
; -0.077 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.061      ; 1.603      ;
; -0.072 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.061      ; 1.598      ;
; -0.068 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.055      ; 1.588      ;
; -0.065 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.055      ; 1.585      ;
; -0.062 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.061      ; 1.588      ;
; -0.053 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.055      ; 1.573      ;
; -0.046 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.061      ; 1.572      ;
; -0.037 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.055      ; 1.557      ;
; -0.036 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.077      ; 1.578      ;
; -0.032 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.061      ; 1.558      ;
; -0.032 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.077      ; 1.574      ;
; -0.030 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.077      ; 1.572      ;
; -0.025 ; dds_ram_data_in[3]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.039      ; 1.529      ;
; -0.022 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.077      ; 1.564      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'bus_in_step_to_next_value'                                                                                                   ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; -1.091 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.127      ;
; -1.020 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.056      ;
; -0.949 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.985      ;
; -0.878 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.914      ;
; -0.842 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.878      ;
; -0.807 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.843      ;
; -0.787 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.823      ;
; -0.771 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.807      ;
; -0.736 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.772      ;
; -0.716 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.752      ;
; -0.714 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.750      ;
; -0.700 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.736      ;
; -0.686 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.722      ;
; -0.672 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.708      ;
; -0.665 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.701      ;
; -0.645 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.681      ;
; -0.643 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.679      ;
; -0.629 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.665      ;
; -0.615 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.651      ;
; -0.601 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.637      ;
; -0.574 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.610      ;
; -0.572 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.608      ;
; -0.569 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.605      ;
; -0.558 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.594      ;
; -0.530 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.566      ;
; -0.503 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.539      ;
; -0.501 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.537      ;
; -0.498 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.534      ;
; -0.487 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.523      ;
; -0.459 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.495      ;
; -0.459 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.495      ;
; -0.432 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.468      ;
; -0.430 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.466      ;
; -0.427 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.463      ;
; -0.416 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.452      ;
; -0.278 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.314      ;
; -0.232 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.268      ;
; -0.073 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.109      ;
; -0.073 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.109      ;
; -0.049 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.085      ;
; -0.047 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.083      ;
; -0.044 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.080      ;
; -0.033 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.069      ;
; 0.097  ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.939      ;
; 0.379  ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_25'                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -2.209 ; clk_system                                                                                                      ; clk_system               ; clk_system   ; clk_25      ; 0.000        ; 2.350      ; 0.657      ;
; -1.709 ; clk_system                                                                                                      ; clk_system               ; clk_system   ; clk_25      ; -0.500       ; 2.350      ; 0.657      ;
; 0.391  ; count[2]                                                                                                        ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[0]                                                                                                        ; count[0]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[3]                                                                                                        ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[1]                                                                                                        ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[4]                                                                                                        ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[3]                                                                                        ; \process_5:main_count[3] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[2]                                                                                        ; \process_5:main_count[2] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sub_count                                                                                                       ; sub_count                ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[0]                                                                                                ; int_bit_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[1]                                                                                                ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[2]                                                                                                ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ioreset_pin~reg0                                                                                                ; ioreset_pin~reg0         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; dds_reset_pin~reg0                                                                                              ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ioup_pin~reg0                                                                                                   ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.512  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[42] ; main_frequency_var[10]   ; clk_system   ; clk_25      ; 0.000        ; 0.430      ; 1.208      ;
; 0.518  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[26]   ; clk_system   ; clk_25      ; 0.000        ; 0.430      ; 1.214      ;
; 0.523  ; main_frequency_var[20]                                                                                          ; data_to_write[20]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.789      ;
; 0.526  ; main_frequency_var[31]                                                                                          ; data_to_write[31]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.792      ;
; 0.529  ; main_frequency_var[1]                                                                                           ; data_to_write[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.795      ;
; 0.529  ; main_frequency_var[17]                                                                                          ; data_to_write[17]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.795      ;
; 0.530  ; main_frequency_var[27]                                                                                          ; data_to_write[27]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.796      ;
; 0.532  ; main_frequency_var[21]                                                                                          ; data_to_write[21]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.798      ;
; 0.534  ; main_frequency_var[16]                                                                                          ; data_to_write[16]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.800      ;
; 0.536  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[44] ; main_frequency_var[12]   ; clk_system   ; clk_25      ; 0.000        ; 0.430      ; 1.232      ;
; 0.540  ; int_bit_count[0]                                                                                                ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.806      ;
; 0.540  ; int_bit_count[0]                                                                                                ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.806      ;
; 0.542  ; main_frequency_var[23]                                                                                          ; data_to_write[23]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.808      ;
; 0.546  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[50] ; main_frequency_var[18]   ; clk_system   ; clk_25      ; 0.000        ; 0.430      ; 1.242      ;
; 0.552  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; main_frequency_var[23]   ; clk_system   ; clk_25      ; 0.000        ; 0.430      ; 1.248      ;
; 0.585  ; count[0]                                                                                                        ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.851      ;
; 0.588  ; count[0]                                                                                                        ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.854      ;
; 0.596  ; count[0]                                                                                                        ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.862      ;
; 0.597  ; count[0]                                                                                                        ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.863      ;
; 0.636  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; main_frequency_var[11]   ; clk_system   ; clk_25      ; 0.000        ; 0.430      ; 1.332      ;
; 0.653  ; main_frequency_var[7]                                                                                           ; data_to_write[7]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.919      ;
; 0.655  ; main_frequency_var[25]                                                                                          ; data_to_write[25]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.921      ;
; 0.655  ; main_frequency_var[22]                                                                                          ; data_to_write[22]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.921      ;
; 0.657  ; main_frequency_var[8]                                                                                           ; data_to_write[8]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.923      ;
; 0.659  ; main_frequency_var[10]                                                                                          ; data_to_write[10]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.925      ;
; 0.661  ; main_frequency_var[0]                                                                                           ; data_to_write[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.927      ;
; 0.682  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ; main_frequency_var[13]   ; clk_system   ; clk_25      ; 0.000        ; 0.430      ; 1.378      ;
; 0.686  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[51] ; main_frequency_var[19]   ; clk_system   ; clk_25      ; 0.000        ; 0.430      ; 1.382      ;
; 0.687  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; main_frequency_var[22]   ; clk_system   ; clk_25      ; 0.000        ; 0.430      ; 1.383      ;
; 0.695  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[3]    ; clk_system   ; clk_25      ; 0.000        ; 0.430      ; 1.391      ;
; 0.710  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ; main_frequency_var[14]   ; clk_system   ; clk_25      ; 0.000        ; 0.428      ; 1.404      ;
; 0.748  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; main_frequency_var[6]    ; clk_system   ; clk_25      ; 0.000        ; 0.430      ; 1.444      ;
; 0.766  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ; main_frequency_var[2]    ; clk_system   ; clk_25      ; 0.000        ; 0.430      ; 1.462      ;
; 0.780  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[53] ; main_frequency_var[21]   ; clk_system   ; clk_25      ; 0.000        ; 0.425      ; 1.471      ;
; 0.796  ; main_frequency_var[3]                                                                                           ; data_to_write[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.062      ;
; 0.798  ; main_frequency_var[2]                                                                                           ; data_to_write[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.064      ;
; 0.799  ; main_frequency_var[15]                                                                                          ; data_to_write[15]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.065      ;
; 0.801  ; main_frequency_var[26]                                                                                          ; data_to_write[26]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[40] ; main_frequency_var[8]    ; clk_system   ; clk_25      ; 0.000        ; 0.425      ; 1.492      ;
; 0.804  ; main_frequency_var[14]                                                                                          ; data_to_write[14]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.070      ;
; 0.804  ; int_bit_count[1]                                                                                                ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.070      ;
; 0.827  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; main_frequency_var[30]   ; clk_system   ; clk_25      ; 0.000        ; 0.428      ; 1.521      ;
; 0.832  ; sub_count                                                                                                       ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.098      ;
; 0.833  ; main_frequency_var[5]                                                                                           ; data_to_write[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.099      ;
; 0.839  ; main_frequency_var[6]                                                                                           ; data_to_write[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; main_frequency_var[4]                                                                                           ; data_to_write[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.107      ;
; 0.849  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; main_frequency_var[27]   ; clk_system   ; clk_25      ; 0.000        ; 0.430      ; 1.545      ;
; 0.855  ; count[1]                                                                                                        ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.121      ;
; 0.855  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; main_frequency_var[31]   ; clk_system   ; clk_25      ; 0.000        ; 0.428      ; 1.549      ;
; 0.859  ; count[1]                                                                                                        ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.125      ;
; 0.867  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; main_frequency_var[15]   ; clk_system   ; clk_25      ; 0.000        ; 0.428      ; 1.561      ;
; 0.868  ; count[2]                                                                                                        ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.134      ;
; 0.906  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[57] ; main_frequency_var[25]   ; clk_system   ; clk_25      ; 0.000        ; 0.425      ; 1.597      ;
; 0.910  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; main_frequency_var[9]    ; clk_system   ; clk_25      ; 0.000        ; 0.425      ; 1.601      ;
; 0.941  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ; main_frequency_var[20]   ; clk_system   ; clk_25      ; 0.000        ; 0.425      ; 1.632      ;
; 0.950  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; main_frequency_var[7]    ; clk_system   ; clk_25      ; 0.000        ; 0.430      ; 1.646      ;
; 0.969  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[60] ; main_frequency_var[28]   ; clk_system   ; clk_25      ; 0.000        ; 0.431      ; 1.666      ;
; 0.971  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[5]    ; clk_system   ; clk_25      ; 0.000        ; 0.420      ; 1.657      ;
; 0.981  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[32] ; main_frequency_var[0]    ; clk_system   ; clk_25      ; 0.000        ; 0.419      ; 1.666      ;
; 0.985  ; main_frequency_var[30]                                                                                          ; data_to_write[30]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.251      ;
; 0.994  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[4]    ; clk_system   ; clk_25      ; 0.000        ; 0.420      ; 1.680      ;
; 1.014  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[56] ; main_frequency_var[24]   ; clk_system   ; clk_25      ; 0.000        ; 0.425      ; 1.705      ;
; 1.019  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[16]   ; clk_system   ; clk_25      ; 0.000        ; 0.419      ; 1.704      ;
; 1.029  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[61] ; main_frequency_var[29]   ; clk_system   ; clk_25      ; 0.000        ; 0.431      ; 1.726      ;
; 1.103  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[1]    ; clk_system   ; clk_25      ; 0.000        ; 0.419      ; 1.788      ;
; 1.129  ; \process_5:main_count[3]                                                                                        ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.398      ;
; 1.130  ; \process_5:main_count[3]                                                                                        ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.399      ;
; 1.130  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[17]   ; clk_system   ; clk_25      ; 0.000        ; 0.419      ; 1.815      ;
; 1.131  ; \process_5:main_count[3]                                                                                        ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.400      ;
; 1.131  ; \process_5:main_count[3]                                                                                        ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.400      ;
; 1.132  ; \process_5:main_count[3]                                                                                        ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.401      ;
; 1.132  ; \process_5:main_count[3]                                                                                        ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.401      ;
; 1.189  ; sclk_pin~reg0                                                                                                   ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.455      ;
; 1.204  ; sdio_pin~reg0                                                                                                   ; sdio_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.470      ;
; 1.206  ; main_frequency_var[29]                                                                                          ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; 0.010      ; 1.482      ;
; 1.211  ; \process_5:main_count[0]                                                                                        ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; -0.009     ; 1.468      ;
; 1.220  ; \process_5:main_count[0]                                                                                        ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; -0.009     ; 1.477      ;
; 1.254  ; \process_5:main_count[2]                                                                                        ; command_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.007      ; 1.527      ;
; 1.258  ; count[1]                                                                                                        ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.524      ;
; 1.258  ; count[4]                                                                                                        ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.524      ;
; 1.265  ; count[1]                                                                                                        ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.531      ;
; 1.278  ; main_frequency_var[11]                                                                                          ; data_to_write[11]        ; clk_25       ; clk_25      ; 0.000        ; 0.007      ; 1.551      ;
; 1.285  ; \process_5:main_count[4]                                                                                        ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.007      ; 1.558      ;
; 1.301  ; data_bit_count[4]                                                                                               ; sdio_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.567      ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_system'                                                                                                   ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; -1.752 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.893      ; 0.657      ;
; -1.252 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; -0.500       ; 1.893      ; 0.657      ;
; 0.391  ; dds_ram_wren          ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[3]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[2]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[3]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[1]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[0]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.529  ; count_serial[3]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.795      ;
; 0.531  ; write_ram_address[10] ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.797      ;
; 0.554  ; count_serial[1]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.820      ;
; 0.554  ; count_serial[1]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.820      ;
; 0.555  ; count_serial[1]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.821      ;
; 0.719  ; ram_process_count[0]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.985      ;
; 0.789  ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.056      ;
; 0.791  ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.058      ;
; 0.805  ; count_serial[2]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.072      ;
; 0.809  ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.075      ;
; 0.813  ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.079      ;
; 0.822  ; ram_process_count[3]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.088      ;
; 0.835  ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.101      ;
; 0.836  ; count_serial[3]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.102      ;
; 0.838  ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.846  ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.112      ;
; 0.932  ; write_ram_address[2]  ; dds_ram_wraddress[2]  ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 1.191      ;
; 0.937  ; ram_process_count[1]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 1.202      ;
; 0.946  ; write_ram_address[8]  ; dds_ram_wraddress[8]  ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 1.205      ;
; 0.952  ; write_ram_address[1]  ; dds_ram_wraddress[1]  ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 1.211      ;
; 0.952  ; write_ram_address[4]  ; dds_ram_wraddress[4]  ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 1.211      ;
; 0.952  ; write_ram_address[6]  ; dds_ram_wraddress[6]  ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 1.211      ;
; 0.953  ; write_ram_address[0]  ; dds_ram_wraddress[0]  ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 1.212      ;
; 0.954  ; write_ram_address[5]  ; dds_ram_wraddress[5]  ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 1.213      ;
; 0.961  ; write_ram_address[7]  ; dds_ram_wraddress[7]  ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 1.220      ;
; 0.961  ; write_ram_address[9]  ; dds_ram_wraddress[9]  ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 1.220      ;
; 0.962  ; ram_process_count[2]  ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.228      ;
; 0.963  ; write_ram_address[3]  ; dds_ram_wraddress[3]  ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 1.222      ;
; 0.965  ; write_ram_address[10] ; dds_ram_wraddress[10] ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 1.224      ;
; 1.001  ; count_serial[0]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.267      ;
; 1.001  ; count_serial[0]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.267      ;
; 1.005  ; count_serial[0]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.271      ;
; 1.018  ; count_serial[2]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.284      ;
; 1.036  ; ram_process_count[2]  ; dds_ram_wrclock       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.302      ;
; 1.051  ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.317      ;
; 1.057  ; ram_process_count[3]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.324      ;
; 1.076  ; ram_process_count[2]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.342      ;
; 1.083  ; ram_process_count[3]  ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.350      ;
; 1.092  ; count_serial[3]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 1.351      ;
; 1.160  ; ram_process_count[1]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 1.425      ;
; 1.163  ; ram_process_count[3]  ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.430      ;
; 1.189  ; write_ram_address[9]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.455      ;
; 1.190  ; ram_process_count[0]  ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.457      ;
; 1.192  ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.458      ;
; 1.194  ; ram_process_count[0]  ; dds_ram_wrclock       ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.461      ;
; 1.196  ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.462      ;
; 1.196  ; write_ram_address[6]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.462      ;
; 1.208  ; ram_process_count[1]  ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.474      ;
; 1.221  ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.487      ;
; 1.221  ; write_ram_address[0]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.487      ;
; 1.224  ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; ram_process_count[1]  ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.226  ; ram_process_count[2]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 1.491      ;
; 1.228  ; ram_process_count[1]  ; dds_ram_wrclock       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.494      ;
; 1.246  ; ram_process_count[1]  ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.512      ;
; 1.260  ; write_ram_address[8]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.526      ;
; 1.267  ; write_ram_address[6]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.533      ;
; 1.267  ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.533      ;
; 1.278  ; count_serial[2]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 1.537      ;
; 1.284  ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.550      ;
; 1.292  ; write_ram_address[0]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.558      ;
; 1.295  ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; write_ram_address[3]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; write_ram_address[5]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.329  ; count_serial[2]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.595      ;
; 1.338  ; write_ram_address[6]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.604      ;
; 1.338  ; write_ram_address[4]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.604      ;
; 1.346  ; ram_process_count[3]  ; write_ram_address[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.612      ;
; 1.346  ; ram_process_count[3]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.612      ;
; 1.346  ; ram_process_count[3]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.612      ;
; 1.346  ; ram_process_count[3]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.612      ;
; 1.346  ; ram_process_count[3]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.612      ;
; 1.346  ; ram_process_count[3]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.612      ;
; 1.346  ; ram_process_count[3]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.612      ;
; 1.346  ; ram_process_count[3]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.612      ;
; 1.346  ; ram_process_count[3]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.612      ;
; 1.346  ; ram_process_count[3]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.612      ;
; 1.346  ; ram_process_count[3]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.612      ;
; 1.355  ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.621      ;
; 1.361  ; ram_process_count[0]  ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.628      ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                   ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.391 ; main_count[2]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[1]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[0]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txen_pin~reg0          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dac_wr_pin~reg0        ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.527 ; main_phase_var[4]      ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; main_phase_var[6]      ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.553 ; main_count[1]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.819      ;
; 0.554 ; main_count[1]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.820      ;
; 0.651 ; main_amplitude_var[11] ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.917      ;
; 0.658 ; main_amplitude_var[4]  ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.924      ;
; 0.659 ; main_amplitude_var[9]  ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; main_amplitude_var[1]  ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.926      ;
; 0.664 ; main_amplitude_var[2]  ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; main_amplitude_var[8]  ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.930      ;
; 0.799 ; main_amplitude_var[12] ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.801 ; main_phase_var[1]      ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; main_phase_var[2]      ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.806 ; main_amplitude_var[0]  ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.815 ; main_amplitude_var[13] ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.081      ;
; 0.815 ; main_count[0]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.081      ;
; 0.820 ; main_count[0]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.086      ;
; 0.820 ; main_count[0]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.086      ;
; 0.823 ; main_count[0]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.089      ;
; 0.827 ; main_phase_var[7]      ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.095      ;
; 0.830 ; main_phase_var[0]      ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.096      ;
; 0.832 ; main_amplitude_var[5]  ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.832 ; main_amplitude_var[7]  ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.834 ; main_amplitude_var[6]  ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.100      ;
; 0.839 ; main_phase_var[12]     ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.104      ;
; 0.844 ; main_amplitude_var[3]  ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.110      ;
; 0.856 ; main_count[2]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.856 ; main_count[2]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.857 ; main_count[2]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.123      ;
; 0.860 ; main_count[1]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.126      ;
; 0.945 ; main_phase_var[13]     ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.210      ;
; 0.962 ; main_count[1]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.228      ;
; 0.980 ; main_phase_var[10]     ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.248      ;
; 0.980 ; main_phase_var[9]      ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.248      ;
; 0.992 ; main_count[2]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.258      ;
; 1.029 ; main_count[1]          ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.303      ;
; 1.030 ; main_count[1]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.304      ;
; 1.030 ; main_phase_var[8]      ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.296      ;
; 1.032 ; main_count[1]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.306      ;
; 1.071 ; main_phase_var[5]      ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.339      ;
; 1.086 ; main_count[1]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.345      ;
; 1.086 ; main_count[1]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.348      ;
; 1.093 ; main_count[1]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.352      ;
; 1.094 ; main_count[1]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.353      ;
; 1.095 ; main_count[1]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.354      ;
; 1.095 ; main_count[1]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.354      ;
; 1.096 ; main_count[1]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.355      ;
; 1.203 ; main_phase_var[3]      ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.468      ;
; 1.281 ; main_phase_var[15]     ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.561      ;
; 1.327 ; main_count[1]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.589      ;
; 1.335 ; main_count[1]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.597      ;
; 1.349 ; main_phase_var[14]     ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.629      ;
; 1.352 ; main_count[1]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.614      ;
; 1.354 ; main_count[1]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.616      ;
; 1.362 ; main_count[1]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.624      ;
; 1.364 ; main_count[1]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.626      ;
; 1.485 ; main_phase_var[11]     ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.765      ;
; 1.590 ; main_amplitude_var[10] ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 1.844      ;
; 1.699 ; main_count[2]          ; main_phase_var[14]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.959      ;
; 1.699 ; main_count[2]          ; main_phase_var[15]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.959      ;
; 1.699 ; main_count[2]          ; main_phase_var[12]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.959      ;
; 1.699 ; main_count[2]          ; main_phase_var[13]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.959      ;
; 1.699 ; main_count[2]          ; main_phase_var[10]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.959      ;
; 1.699 ; main_count[2]          ; main_phase_var[11]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.959      ;
; 1.699 ; main_count[2]          ; main_phase_var[3]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.959      ;
; 1.699 ; main_count[2]          ; main_phase_var[9]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.959      ;
; 1.699 ; main_count[2]          ; main_phase_var[7]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.959      ;
; 1.699 ; main_count[2]          ; main_phase_var[5]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.959      ;
; 1.888 ; main_count[2]          ; main_phase_var[8]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.150      ;
; 1.888 ; main_count[2]          ; main_phase_var[6]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.150      ;
; 1.888 ; main_count[2]          ; main_phase_var[4]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.150      ;
; 1.888 ; main_count[2]          ; main_amplitude_var[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.150      ;
; 1.888 ; main_count[2]          ; main_amplitude_var[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.150      ;
; 1.888 ; main_count[2]          ; main_amplitude_var[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.150      ;
; 1.888 ; main_count[2]          ; main_amplitude_var[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.150      ;
; 1.888 ; main_count[2]          ; main_amplitude_var[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.150      ;
; 1.888 ; main_count[2]          ; main_amplitude_var[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.150      ;
; 1.896 ; main_count[2]          ; main_phase_var[2]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.155      ;
; 1.896 ; main_count[2]          ; main_amplitude_var[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.155      ;
; 1.896 ; main_count[2]          ; main_amplitude_var[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.155      ;
; 1.896 ; main_count[2]          ; main_amplitude_var[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.155      ;
; 1.896 ; main_count[2]          ; main_amplitude_var[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.155      ;
; 1.896 ; main_count[2]          ; main_amplitude_var[12] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.155      ;
; 1.896 ; main_count[2]          ; main_amplitude_var[13] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.155      ;
; 1.896 ; main_count[2]          ; main_phase_var[1]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.155      ;
; 1.896 ; main_count[2]          ; main_phase_var[0]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.155      ;
; 1.911 ; main_count[2]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.170      ;
; 1.911 ; main_count[2]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.170      ;
; 1.911 ; main_count[2]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.170      ;
; 1.911 ; main_count[2]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.170      ;
; 1.911 ; main_count[2]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.170      ;
; 1.911 ; main_count[2]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.170      ;
; 2.089 ; main_count[0]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.348      ;
; 2.089 ; main_count[0]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.348      ;
; 2.089 ; main_count[0]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.348      ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'bus_in_step_to_next_value'                                                                                                   ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.391 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.657      ;
; 0.673 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.939      ;
; 0.803 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.069      ;
; 0.814 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.080      ;
; 0.817 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.083      ;
; 0.819 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.085      ;
; 0.843 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.109      ;
; 1.002 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.268      ;
; 1.048 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.314      ;
; 1.186 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.452      ;
; 1.197 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.463      ;
; 1.200 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.466      ;
; 1.202 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.468      ;
; 1.229 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.495      ;
; 1.229 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.495      ;
; 1.257 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.523      ;
; 1.268 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.534      ;
; 1.271 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.537      ;
; 1.273 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.539      ;
; 1.300 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.566      ;
; 1.328 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.594      ;
; 1.339 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.605      ;
; 1.342 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.608      ;
; 1.344 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.610      ;
; 1.371 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.637      ;
; 1.385 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.651      ;
; 1.399 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.665      ;
; 1.413 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.679      ;
; 1.415 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.681      ;
; 1.435 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.701      ;
; 1.442 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.708      ;
; 1.456 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.722      ;
; 1.470 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.736      ;
; 1.484 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.750      ;
; 1.486 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.752      ;
; 1.506 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.772      ;
; 1.541 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.807      ;
; 1.557 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.823      ;
; 1.577 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.843      ;
; 1.612 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.878      ;
; 1.648 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.914      ;
; 1.719 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.985      ;
; 1.790 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.056      ;
; 1.861 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.127      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.415 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.049      ; 1.198      ;
; 0.426 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.053      ; 1.213      ;
; 0.432 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.053      ; 1.219      ;
; 0.441 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.044      ; 1.219      ;
; 0.445 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.044      ; 1.223      ;
; 0.457 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.268      ;
; 0.474 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.067      ; 1.275      ;
; 0.475 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.067      ; 1.276      ;
; 0.483 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.061      ; 1.278      ;
; 0.488 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.067      ; 1.289      ;
; 0.498 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.067      ; 1.299      ;
; 0.507 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.067      ; 1.308      ;
; 0.512 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.067      ; 1.313      ;
; 0.548 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.067      ; 1.349      ;
; 0.636 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.061      ; 1.431      ;
; 0.656 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.069      ; 1.459      ;
; 0.659 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.470      ;
; 0.684 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.067      ; 1.485      ;
; 0.686 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.497      ;
; 0.695 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.506      ;
; 0.702 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.067      ; 1.503      ;
; 0.709 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.067      ; 1.510      ;
; 0.717 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.528      ;
; 0.724 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.535      ;
; 0.738 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.549      ;
; 0.739 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.039      ; 1.512      ;
; 0.746 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.557      ;
; 0.750 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.561      ;
; 0.753 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.564      ;
; 0.756 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.039      ; 1.529      ;
; 0.761 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.572      ;
; 0.763 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.061      ; 1.558      ;
; 0.763 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.574      ;
; 0.767 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.578      ;
; 0.768 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.055      ; 1.557      ;
; 0.777 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.061      ; 1.572      ;
; 0.784 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.055      ; 1.573      ;
; 0.793 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.061      ; 1.588      ;
; 0.796 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.055      ; 1.585      ;
; 0.799 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.055      ; 1.588      ;
; 0.803 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.061      ; 1.598      ;
; 0.808 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.061      ; 1.603      ;
; 0.813 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.055      ; 1.602      ;
; 0.816 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.055      ; 1.605      ;
; 0.816 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.055      ; 1.605      ;
; 0.822 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.055      ; 1.611      ;
; 0.827 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.055      ; 1.616      ;
; 0.827 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.638      ;
; 0.839 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.067      ; 1.640      ;
; 0.881 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.692      ;
; 0.885 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.049      ; 1.668      ;
; 0.894 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.039      ; 1.667      ;
; 0.895 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.039      ; 1.668      ;
; 0.898 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.709      ;
; 0.910 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.033      ; 1.677      ;
; 0.913 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.724      ;
; 0.921 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.732      ;
; 0.923 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.734      ;
; 0.926 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.081      ; 1.741      ;
; 0.928 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.081      ; 1.743      ;
; 0.935 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.073      ; 1.742      ;
; 0.945 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.050      ; 1.729      ;
; 0.950 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.050      ; 1.734      ;
; 0.951 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.072      ; 1.757      ;
; 0.952 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.072      ; 1.758      ;
; 0.954 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.081      ; 1.769      ;
; 0.961 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.081      ; 1.776      ;
; 0.963 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.072      ; 1.769      ;
; 0.965 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.081      ; 1.780      ;
; 0.967 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.066      ; 1.767      ;
; 0.974 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.072      ; 1.780      ;
; 0.974 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.066      ; 1.774      ;
; 0.976 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.081      ; 1.791      ;
; 0.981 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.066      ; 1.781      ;
; 0.983 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.066      ; 1.783      ;
; 0.985 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.072      ; 1.791      ;
; 0.987 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.066      ; 1.787      ;
; 0.989 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.072      ; 1.795      ;
; 0.997 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.066      ; 1.797      ;
; 1.000 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.061      ; 1.795      ;
; 1.006 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.066      ; 1.806      ;
; 1.013 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.066      ; 1.813      ;
; 1.017 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.061      ; 1.812      ;
; 1.019 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.066      ; 1.819      ;
; 1.025 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.061      ; 1.820      ;
; 1.027 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.055      ; 1.816      ;
; 1.067 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.061      ; 1.862      ;
; 1.078 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.061      ; 1.873      ;
; 1.091 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.059      ; 1.884      ;
; 1.129 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.940      ;
; 1.137 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.069      ; 1.940      ;
; 1.156 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.967      ;
; 1.166 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.081      ; 1.981      ;
; 1.171 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.081      ; 1.986      ;
; 1.172 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.064      ; 1.970      ;
; 1.184 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.049      ; 1.967      ;
; 1.186 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.081      ; 2.001      ;
; 1.190 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.072      ; 1.996      ;
; 1.194 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.053      ; 1.981      ;
; 1.198 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.066      ; 1.998      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_system'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[11] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[11] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[18] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[18] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[24] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[24] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[26] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[26] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[2]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[2]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[32] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[32] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[3]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[3]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[40] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[40] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[42] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[42] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[44] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[44] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[50] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[50] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[51] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[51] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[53] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[53] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[56] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[56] ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'bus_in_step_to_next_value'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_25'                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; \process_5:main_count[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; \process_5:main_count[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; \process_5:main_count[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; \process_5:main_count[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; \process_5:main_count[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; \process_5:main_count[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; \process_5:main_count[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; \process_5:main_count[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; \process_5:main_count[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; \process_5:main_count[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system               ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[0]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[0]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[1]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[1]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[2]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[2]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[3]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[3]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[4]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[4]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[5]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[5]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[6]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[6]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[0]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[0]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[1]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[1]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[2]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[2]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[3]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[3]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[4]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[4]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[5]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[5]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[0]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[0]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[10]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[10]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[11]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[11]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[12]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[12]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[13]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[13]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[14]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[14]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[15]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[15]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[16]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[16]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[17]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[17]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[18]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[18]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[19]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[19]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[1]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[1]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[20]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[20]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[21]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[21]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[22]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[22]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[23]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[23]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[24]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[24]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[25]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[25]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[26]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[26]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[27]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[27]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[28]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[28]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[29]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[29]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[2]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[2]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[30]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[30]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[31]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[31]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[3]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[3]         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; 6.670 ; 6.670 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; 6.731 ; 6.731 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 6.731 ; 6.731 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 6.684 ; 6.684 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 6.318 ; 6.318 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 4.638 ; 4.638 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 4.638 ; 4.638 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 4.460 ; 4.460 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 4.438 ; 4.438 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 4.443 ; 4.443 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 4.392 ; 4.392 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 4.349 ; 4.349 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 4.264 ; 4.264 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 4.267 ; 4.267 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 4.520 ; 4.520 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 4.232 ; 4.232 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 4.472 ; 4.472 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 4.236 ; 4.236 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 4.239 ; 4.239 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 4.093 ; 4.093 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 4.104 ; 4.104 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 4.210 ; 4.210 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 6.401 ; 6.401 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 5.753 ; 5.753 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 6.350 ; 6.350 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 6.350 ; 6.350 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 6.222 ; 6.222 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 5.950 ; 5.950 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; 7.076 ; 7.076 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 6.215 ; 6.215 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 7.076 ; 7.076 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 6.440 ; 6.440 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 6.135 ; 6.135 ; Fall       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; -4.540 ; -4.540 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; -6.066 ; -6.066 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -6.479 ; -6.479 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -6.432 ; -6.432 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -6.066 ; -6.066 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -3.863 ; -3.863 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -4.408 ; -4.408 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -4.230 ; -4.230 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -4.208 ; -4.208 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -4.213 ; -4.213 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -4.162 ; -4.162 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -4.119 ; -4.119 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -4.034 ; -4.034 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -4.037 ; -4.037 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -4.290 ; -4.290 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -4.002 ; -4.002 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -4.242 ; -4.242 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -4.006 ; -4.006 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -4.009 ; -4.009 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -3.863 ; -3.863 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -3.874 ; -3.874 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -3.980 ; -3.980 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -4.841 ; -4.841 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -4.552 ; -4.552 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -5.698 ; -5.698 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -6.098 ; -6.098 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -5.970 ; -5.970 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -5.698 ; -5.698 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; -5.985 ; -5.985 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -5.985 ; -5.985 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -6.846 ; -6.846 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -6.210 ; -6.210 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -5.905 ; -5.905 ; Fall       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.589 ; 4.589 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 5.094 ; 5.094 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 4.925 ; 4.925 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 5.094 ; 5.094 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.909 ; 4.909 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.850 ; 4.850 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 5.082 ; 5.082 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 5.089 ; 5.089 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.624 ; 4.624 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.618 ; 4.618 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.199 ; 4.199 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.177 ; 4.177 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.174 ; 4.174 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.914 ; 4.914 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.667 ; 4.667 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.654 ; 4.654 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 5.014 ; 5.014 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.839 ; 4.839 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 5.129 ; 5.129 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 7.048 ; 7.048 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 7.301 ; 7.301 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 7.384 ; 7.384 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 6.855 ; 6.855 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 7.675 ; 7.675 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.423 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.658 ; 6.658 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.655 ; 5.655 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 3.423 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.249 ; 6.249 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.480 ; 6.480 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.480 ; 6.480 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.589 ; 4.589 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 4.174 ; 4.174 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 4.925 ; 4.925 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 5.094 ; 5.094 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.909 ; 4.909 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.850 ; 4.850 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 5.082 ; 5.082 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 5.089 ; 5.089 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.624 ; 4.624 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.618 ; 4.618 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.199 ; 4.199 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.177 ; 4.177 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.174 ; 4.174 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.914 ; 4.914 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.667 ; 4.667 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.654 ; 4.654 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 5.014 ; 5.014 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.839 ; 4.839 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 5.129 ; 5.129 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 7.048 ; 7.048 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 7.301 ; 7.301 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 7.384 ; 7.384 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 6.855 ; 6.855 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 7.675 ; 7.675 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.423 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.658 ; 6.658 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.655 ; 5.655 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 3.423 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.249 ; 6.249 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.480 ; 6.480 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.480 ; 6.480 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+----------------------------------------------------------------------------+
; Propagation Delay                                                          ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 11.489 ; 11.489 ; 11.489 ; 11.489 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 10.739 ; 10.739 ; 10.739 ; 10.739 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 11.442 ; 11.442 ; 11.442 ; 11.442 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 10.692 ; 10.692 ; 10.692 ; 10.692 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 11.076 ; 11.076 ; 11.076 ; 11.076 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 10.326 ; 10.326 ; 10.326 ; 10.326 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 11.108 ; 11.108 ; 11.108 ; 11.108 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 10.358 ; 10.358 ; 10.358 ; 10.358 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 10.980 ; 10.980 ; 10.980 ; 10.980 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 10.230 ; 10.230 ; 10.230 ; 10.230 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 10.560 ; 10.560 ; 10.560 ; 10.560 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 9.810  ; 9.810  ; 9.810  ; 9.810  ;
+-------------------+--------------------+--------+--------+--------+--------+


+----------------------------------------------------------------------------+
; Minimum Propagation Delay                                                  ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 11.489 ; 11.489 ; 11.489 ; 11.489 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 10.739 ; 10.739 ; 10.739 ; 10.739 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 11.442 ; 11.442 ; 11.442 ; 11.442 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 10.692 ; 10.692 ; 10.692 ; 10.692 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 11.076 ; 11.076 ; 11.076 ; 11.076 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 10.326 ; 10.326 ; 10.326 ; 10.326 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 11.108 ; 11.108 ; 11.108 ; 11.108 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 10.358 ; 10.358 ; 10.358 ; 10.358 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 10.980 ; 10.980 ; 10.980 ; 10.980 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 10.230 ; 10.230 ; 10.230 ; 10.230 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 10.560 ; 10.560 ; 10.560 ; 10.560 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 9.810  ; 9.810  ; 9.810  ; 9.810  ;
+-------------------+--------------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; PLL|altpll_component|pll|clk[0] ; -2.830 ; -87.657       ;
; dds_ram_wrclock                 ; -1.457 ; -23.399       ;
; clk_25                          ; -1.406 ; -56.343       ;
; clk_system                      ; -0.979 ; -71.513       ;
; bus_in_step_to_next_value       ; 0.062  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -1.346 ; -1.346        ;
; clk_system                      ; -1.091 ; -1.091        ;
; PLL|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; bus_in_step_to_next_value       ; 0.215  ; 0.000         ;
; dds_ram_wrclock                 ; 0.425  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -1.880 ; -555.840      ;
; dds_ram_wrclock                 ; -1.880 ; -481.280      ;
; bus_in_step_to_next_value       ; -1.222 ; -10.222       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 19.000 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; -2.830 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.318     ; 2.544      ;
; -2.830 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.318     ; 2.544      ;
; -2.780 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.318     ; 2.494      ;
; -2.780 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.318     ; 2.494      ;
; -2.739 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.314     ; 2.457      ;
; -2.739 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.314     ; 2.457      ;
; -2.738 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.314     ; 2.456      ;
; -2.738 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.314     ; 2.456      ;
; -2.715 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.318     ; 2.429      ;
; -2.715 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.318     ; 2.429      ;
; -2.706 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.331     ; 2.407      ;
; -2.706 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.331     ; 2.407      ;
; -2.706 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.331     ; 2.407      ;
; -2.706 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.331     ; 2.407      ;
; -2.706 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.331     ; 2.407      ;
; -2.706 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.331     ; 2.407      ;
; -2.706 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.331     ; 2.407      ;
; -2.706 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.331     ; 2.407      ;
; -2.706 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.331     ; 2.407      ;
; -2.702 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[8]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.404      ;
; -2.702 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[6]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.404      ;
; -2.702 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[4]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.404      ;
; -2.702 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[6]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.404      ;
; -2.702 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[7]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.404      ;
; -2.702 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[4]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.404      ;
; -2.702 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[5]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.404      ;
; -2.702 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[8]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.404      ;
; -2.702 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[9]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.404      ;
; -2.700 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.326     ; 2.406      ;
; -2.700 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.326     ; 2.406      ;
; -2.676 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.318     ; 2.390      ;
; -2.676 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.318     ; 2.390      ;
; -2.674 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.326     ; 2.380      ;
; -2.674 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.326     ; 2.380      ;
; -2.656 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.331     ; 2.357      ;
; -2.656 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.331     ; 2.357      ;
; -2.656 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.331     ; 2.357      ;
; -2.656 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.331     ; 2.357      ;
; -2.656 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.331     ; 2.357      ;
; -2.656 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.331     ; 2.357      ;
; -2.656 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.331     ; 2.357      ;
; -2.656 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.331     ; 2.357      ;
; -2.656 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.331     ; 2.357      ;
; -2.653 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[3]  ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.308     ; 2.377      ;
; -2.653 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[3]  ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.308     ; 2.377      ;
; -2.652 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_phase_var[8]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.354      ;
; -2.652 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_phase_var[6]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.354      ;
; -2.652 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_phase_var[4]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.354      ;
; -2.652 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[6]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.354      ;
; -2.652 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[7]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.354      ;
; -2.652 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[4]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.354      ;
; -2.652 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[5]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.354      ;
; -2.652 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[8]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.354      ;
; -2.652 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[9]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.354      ;
; -2.647 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[2]  ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.308     ; 2.371      ;
; -2.647 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[2]  ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.308     ; 2.371      ;
; -2.633 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.308     ; 2.357      ;
; -2.633 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.308     ; 2.357      ;
; -2.628 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.314     ; 2.346      ;
; -2.628 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.314     ; 2.346      ;
; -2.617 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[14]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.319      ;
; -2.617 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[15]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.319      ;
; -2.617 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[12]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.319      ;
; -2.617 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[13]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.319      ;
; -2.617 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[10]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.319      ;
; -2.617 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[11]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.319      ;
; -2.617 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[3]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.319      ;
; -2.617 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[9]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.319      ;
; -2.617 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[7]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.319      ;
; -2.617 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[5]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.330     ; 2.319      ;
; -2.615 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.314     ; 2.333      ;
; -2.615 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.314     ; 2.333      ;
; -2.615 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.327     ; 2.320      ;
; -2.615 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.327     ; 2.320      ;
; -2.615 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.327     ; 2.320      ;
; -2.615 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.327     ; 2.320      ;
; -2.615 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.327     ; 2.320      ;
; -2.615 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.327     ; 2.320      ;
; -2.615 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.327     ; 2.320      ;
; -2.615 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.327     ; 2.320      ;
; -2.615 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.327     ; 2.320      ;
; -2.614 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.327     ; 2.319      ;
; -2.614 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.327     ; 2.319      ;
; -2.614 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.327     ; 2.319      ;
; -2.614 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.327     ; 2.319      ;
; -2.614 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.327     ; 2.319      ;
; -2.614 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.327     ; 2.319      ;
; -2.614 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.327     ; 2.319      ;
; -2.614 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.327     ; 2.319      ;
; -2.614 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.327     ; 2.319      ;
; -2.614 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.326     ; 2.320      ;
; -2.614 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.326     ; 2.320      ;
; -2.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.326     ; 2.317      ;
; -2.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.326     ; 2.317      ;
; -2.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_phase_var[8]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.326     ; 2.317      ;
; -2.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_phase_var[6]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.326     ; 2.317      ;
; -2.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_phase_var[4]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.326     ; 2.317      ;
; -2.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[6]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.326     ; 2.317      ;
; -2.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[7]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.326     ; 2.317      ;
; -2.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[4]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.326     ; 2.317      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -0.055 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.525      ; 1.079      ;
; -0.030 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.507      ; 1.036      ;
; -0.002 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.521      ; 1.022      ;
; 0.031  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.500      ; 0.968      ;
; 0.035  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.508      ; 0.972      ;
; 0.040  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.974      ;
; 0.043  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.521      ; 0.977      ;
; 0.044  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.506      ; 0.961      ;
; 0.048  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.521      ; 0.972      ;
; 0.053  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.521      ; 0.967      ;
; 0.057  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.957      ;
; 0.058  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.525      ; 0.966      ;
; 0.061  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.529      ; 0.967      ;
; 0.061  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.514      ; 0.952      ;
; 0.065  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.529      ; 0.963      ;
; 0.065  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.521      ; 0.955      ;
; 0.069  ; dds_ram_data_in[13]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.501      ; 0.931      ;
; 0.074  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.529      ; 0.954      ;
; 0.075  ; dds_ram_data_in[4]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.513      ; 0.937      ;
; 0.080  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.529      ; 0.948      ;
; 0.081  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.529      ; 0.947      ;
; 0.081  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.525      ; 0.943      ;
; 0.082  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.518      ; 0.935      ;
; 0.090  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.513      ; 0.922      ;
; 0.097  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.513      ; 0.915      ;
; 0.102  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.510      ; 0.907      ;
; 0.118  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.507      ; 0.888      ;
; 0.127  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.887      ;
; 0.130  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.513      ; 0.882      ;
; 0.135  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.879      ;
; 0.136  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.513      ; 0.876      ;
; 0.137  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.877      ;
; 0.141  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.873      ;
; 0.142  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.513      ; 0.870      ;
; 0.146  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.868      ;
; 0.147  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.867      ;
; 0.155  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.521      ; 0.865      ;
; 0.155  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.859      ;
; 0.158  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.521      ; 0.862      ;
; 0.158  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.856      ;
; 0.158  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.856      ;
; 0.160  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.521      ; 0.860      ;
; 0.162  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.529      ; 0.866      ;
; 0.168  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.529      ; 0.860      ;
; 0.171  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.529      ; 0.857      ;
; 0.173  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.529      ; 0.855      ;
; 0.174  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.521      ; 0.846      ;
; 0.175  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.522      ; 0.846      ;
; 0.175  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.521      ; 0.845      ;
; 0.178  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.521      ; 0.842      ;
; 0.183  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.525      ; 0.841      ;
; 0.183  ; dds_ram_data_in[1]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.513      ; 0.829      ;
; 0.185  ; dds_ram_data_in[0]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.513      ; 0.827      ;
; 0.187  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.525      ; 0.837      ;
; 0.187  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.517      ; 0.829      ;
; 0.189  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.529      ; 0.839      ;
; 0.189  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.525      ; 0.835      ;
; 0.192  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.529      ; 0.836      ;
; 0.193  ; dds_ram_data_in[12]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.501      ; 0.807      ;
; 0.200  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.525      ; 0.824      ;
; 0.202  ; dds_ram_data_in[6]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.505      ; 0.802      ;
; 0.203  ; dds_ram_data_in[7]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.505      ; 0.801      ;
; 0.204  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.507      ; 0.802      ;
; 0.210  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.507      ; 0.796      ;
; 0.210  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.525      ; 0.814      ;
; 0.210  ; dds_ram_data_in[5]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.513      ; 0.802      ;
; 0.211  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.507      ; 0.795      ;
; 0.211  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.507      ; 0.795      ;
; 0.212  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.525      ; 0.812      ;
; 0.215  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.507      ; 0.791      ;
; 0.221  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.507      ; 0.785      ;
; 0.222  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.507      ; 0.784      ;
; 0.224  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.513      ; 0.788      ;
; 0.230  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.513      ; 0.782      ;
; 0.233  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.507      ; 0.773      ;
; 0.235  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.513      ; 0.777      ;
; 0.241  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.513      ; 0.771      ;
; 0.244  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.507      ; 0.762      ;
; 0.252  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.525      ; 0.772      ;
; 0.253  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.513      ; 0.759      ;
; 0.253  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.525      ; 0.771      ;
; 0.255  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.525      ; 0.769      ;
; 0.260  ; dds_ram_data_in[3]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.505      ; 0.744      ;
; 0.261  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.525      ; 0.763      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_25'                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -1.406 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[14] ; clk_system   ; clk_25      ; 1.000        ; 0.228      ; 2.666      ;
; -1.406 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[15] ; clk_system   ; clk_25      ; 1.000        ; 0.228      ; 2.666      ;
; -1.406 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[30] ; clk_system   ; clk_25      ; 1.000        ; 0.228      ; 2.666      ;
; -1.406 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[31] ; clk_system   ; clk_25      ; 1.000        ; 0.228      ; 2.666      ;
; -1.393 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[29] ; clk_system   ; clk_25      ; 1.000        ; 0.214      ; 2.639      ;
; -1.393 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[28] ; clk_system   ; clk_25      ; 1.000        ; 0.214      ; 2.639      ;
; -1.383 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.632      ;
; -1.383 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.632      ;
; -1.383 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.632      ;
; -1.383 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.632      ;
; -1.383 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.632      ;
; -1.383 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.632      ;
; -1.381 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[14] ; clk_system   ; clk_25      ; 1.000        ; 0.228      ; 2.641      ;
; -1.381 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[15] ; clk_system   ; clk_25      ; 1.000        ; 0.228      ; 2.641      ;
; -1.381 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[30] ; clk_system   ; clk_25      ; 1.000        ; 0.228      ; 2.641      ;
; -1.381 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[31] ; clk_system   ; clk_25      ; 1.000        ; 0.228      ; 2.641      ;
; -1.368 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[29] ; clk_system   ; clk_25      ; 1.000        ; 0.214      ; 2.614      ;
; -1.368 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[28] ; clk_system   ; clk_25      ; 1.000        ; 0.214      ; 2.614      ;
; -1.365 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.618      ;
; -1.365 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.618      ;
; -1.365 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.618      ;
; -1.365 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.618      ;
; -1.365 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.618      ;
; -1.365 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.618      ;
; -1.358 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[14] ; clk_system   ; clk_25      ; 1.000        ; 0.246      ; 2.636      ;
; -1.358 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[15] ; clk_system   ; clk_25      ; 1.000        ; 0.246      ; 2.636      ;
; -1.358 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[30] ; clk_system   ; clk_25      ; 1.000        ; 0.246      ; 2.636      ;
; -1.358 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[31] ; clk_system   ; clk_25      ; 1.000        ; 0.246      ; 2.636      ;
; -1.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[10] ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.609      ;
; -1.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[11] ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.609      ;
; -1.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[8]  ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.609      ;
; -1.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[9]  ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.609      ;
; -1.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[26] ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.609      ;
; -1.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[27] ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.609      ;
; -1.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[24] ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.609      ;
; -1.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[25] ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.609      ;
; -1.345 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[29] ; clk_system   ; clk_25      ; 1.000        ; 0.232      ; 2.609      ;
; -1.345 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[28] ; clk_system   ; clk_25      ; 1.000        ; 0.232      ; 2.609      ;
; -1.337 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.586      ;
; -1.337 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.586      ;
; -1.337 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.586      ;
; -1.337 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.586      ;
; -1.337 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.586      ;
; -1.337 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.586      ;
; -1.331 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[10] ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.584      ;
; -1.331 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[11] ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.584      ;
; -1.331 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[8]  ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.584      ;
; -1.331 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[9]  ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.584      ;
; -1.331 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[26] ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.584      ;
; -1.331 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[27] ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.584      ;
; -1.331 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[24] ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.584      ;
; -1.331 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[25] ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.584      ;
; -1.330 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.213      ; 2.575      ;
; -1.330 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.213      ; 2.575      ;
; -1.330 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.213      ; 2.575      ;
; -1.330 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.213      ; 2.575      ;
; -1.330 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.213      ; 2.575      ;
; -1.330 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.213      ; 2.575      ;
; -1.329 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[14] ; clk_system   ; clk_25      ; 1.000        ; 0.238      ; 2.599      ;
; -1.329 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[15] ; clk_system   ; clk_25      ; 1.000        ; 0.238      ; 2.599      ;
; -1.329 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[30] ; clk_system   ; clk_25      ; 1.000        ; 0.238      ; 2.599      ;
; -1.329 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[31] ; clk_system   ; clk_25      ; 1.000        ; 0.238      ; 2.599      ;
; -1.320 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ; main_frequency_var[14] ; clk_system   ; clk_25      ; 1.000        ; 0.246      ; 2.598      ;
; -1.320 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ; main_frequency_var[15] ; clk_system   ; clk_25      ; 1.000        ; 0.246      ; 2.598      ;
; -1.320 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ; main_frequency_var[30] ; clk_system   ; clk_25      ; 1.000        ; 0.246      ; 2.598      ;
; -1.320 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ; main_frequency_var[31] ; clk_system   ; clk_25      ; 1.000        ; 0.246      ; 2.598      ;
; -1.317 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; main_frequency_var[14] ; clk_system   ; clk_25      ; 1.000        ; 0.228      ; 2.577      ;
; -1.317 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; main_frequency_var[15] ; clk_system   ; clk_25      ; 1.000        ; 0.228      ; 2.577      ;
; -1.317 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; main_frequency_var[30] ; clk_system   ; clk_25      ; 1.000        ; 0.228      ; 2.577      ;
; -1.317 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; main_frequency_var[31] ; clk_system   ; clk_25      ; 1.000        ; 0.228      ; 2.577      ;
; -1.316 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[29] ; clk_system   ; clk_25      ; 1.000        ; 0.224      ; 2.572      ;
; -1.316 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[28] ; clk_system   ; clk_25      ; 1.000        ; 0.224      ; 2.572      ;
; -1.312 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.561      ;
; -1.312 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.561      ;
; -1.312 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.561      ;
; -1.312 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.561      ;
; -1.312 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.561      ;
; -1.312 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.561      ;
; -1.310 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.563      ;
; -1.310 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.563      ;
; -1.310 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.563      ;
; -1.310 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.563      ;
; -1.310 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.563      ;
; -1.310 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.221      ; 2.563      ;
; -1.308 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[10] ; clk_system   ; clk_25      ; 1.000        ; 0.239      ; 2.579      ;
; -1.308 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[11] ; clk_system   ; clk_25      ; 1.000        ; 0.239      ; 2.579      ;
; -1.308 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[8]  ; clk_system   ; clk_25      ; 1.000        ; 0.239      ; 2.579      ;
; -1.308 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[9]  ; clk_system   ; clk_25      ; 1.000        ; 0.239      ; 2.579      ;
; -1.308 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[26] ; clk_system   ; clk_25      ; 1.000        ; 0.239      ; 2.579      ;
; -1.308 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[27] ; clk_system   ; clk_25      ; 1.000        ; 0.239      ; 2.579      ;
; -1.308 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[24] ; clk_system   ; clk_25      ; 1.000        ; 0.239      ; 2.579      ;
; -1.308 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[25] ; clk_system   ; clk_25      ; 1.000        ; 0.239      ; 2.579      ;
; -1.307 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ; main_frequency_var[29] ; clk_system   ; clk_25      ; 1.000        ; 0.232      ; 2.571      ;
; -1.307 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ; main_frequency_var[28] ; clk_system   ; clk_25      ; 1.000        ; 0.232      ; 2.571      ;
; -1.306 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[57] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.555      ;
; -1.306 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[57] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.555      ;
; -1.306 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[57] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.555      ;
; -1.306 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[57] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.555      ;
; -1.306 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[57] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.555      ;
; -1.306 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[57] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.217      ; 2.555      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_system'                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'bus_in_step_to_next_value'                                                                                                  ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.062 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.970      ;
; 0.097 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.935      ;
; 0.132 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.900      ;
; 0.167 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.865      ;
; 0.174 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.858      ;
; 0.202 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.830      ;
; 0.202 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.830      ;
; 0.209 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.823      ;
; 0.237 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.795      ;
; 0.237 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.795      ;
; 0.237 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.795      ;
; 0.244 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.788      ;
; 0.256 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.776      ;
; 0.263 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.769      ;
; 0.272 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.760      ;
; 0.272 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.760      ;
; 0.272 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.760      ;
; 0.279 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.753      ;
; 0.291 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.741      ;
; 0.298 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.734      ;
; 0.307 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.725      ;
; 0.307 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.725      ;
; 0.308 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.724      ;
; 0.314 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.718      ;
; 0.333 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.699      ;
; 0.342 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.690      ;
; 0.342 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.690      ;
; 0.343 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.689      ;
; 0.349 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.683      ;
; 0.368 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.664      ;
; 0.368 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.664      ;
; 0.377 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.655      ;
; 0.377 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.655      ;
; 0.378 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.654      ;
; 0.384 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.648      ;
; 0.412 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.620      ;
; 0.429 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.603      ;
; 0.508 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.524      ;
; 0.515 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.517      ;
; 0.515 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.517      ;
; 0.516 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.516      ;
; 0.519 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.513      ;
; 0.567 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.465      ;
; 0.665 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_25'                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -1.346 ; clk_system                                                                                                      ; clk_system               ; clk_system   ; clk_25      ; 0.000        ; 1.420      ; 0.367      ;
; -0.846 ; clk_system                                                                                                      ; clk_system               ; clk_system   ; clk_25      ; -0.500       ; 1.420      ; 0.367      ;
; 0.215  ; count[2]                                                                                                        ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[0]                                                                                                        ; count[0]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[3]                                                                                                        ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[1]                                                                                                        ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[4]                                                                                                        ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[3]                                                                                        ; \process_5:main_count[3] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[2]                                                                                        ; \process_5:main_count[2] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sub_count                                                                                                       ; sub_count                ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[0]                                                                                                ; int_bit_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[1]                                                                                                ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[2]                                                                                                ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ioreset_pin~reg0                                                                                                ; ioreset_pin~reg0         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dds_reset_pin~reg0                                                                                              ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ioup_pin~reg0                                                                                                   ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.216  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[42] ; main_frequency_var[10]   ; clk_system   ; clk_25      ; 0.000        ; 0.225      ; 0.593      ;
; 0.232  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[26]   ; clk_system   ; clk_25      ; 0.000        ; 0.225      ; 0.609      ;
; 0.234  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[44] ; main_frequency_var[12]   ; clk_system   ; clk_25      ; 0.000        ; 0.224      ; 0.610      ;
; 0.241  ; main_frequency_var[20]                                                                                          ; data_to_write[20]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; main_frequency_var[31]                                                                                          ; data_to_write[31]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; main_frequency_var[1]                                                                                           ; data_to_write[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; main_frequency_var[23]   ; clk_system   ; clk_25      ; 0.000        ; 0.224      ; 0.620      ;
; 0.245  ; main_frequency_var[21]                                                                                          ; data_to_write[21]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; main_frequency_var[17]                                                                                          ; data_to_write[17]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; main_frequency_var[27]                                                                                          ; data_to_write[27]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.398      ;
; 0.248  ; main_frequency_var[16]                                                                                          ; data_to_write[16]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.400      ;
; 0.251  ; main_frequency_var[23]                                                                                          ; data_to_write[23]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.403      ;
; 0.253  ; int_bit_count[0]                                                                                                ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.405      ;
; 0.253  ; int_bit_count[0]                                                                                                ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.405      ;
; 0.261  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[50] ; main_frequency_var[18]   ; clk_system   ; clk_25      ; 0.000        ; 0.224      ; 0.637      ;
; 0.275  ; count[0]                                                                                                        ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.427      ;
; 0.278  ; count[0]                                                                                                        ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.430      ;
; 0.286  ; count[0]                                                                                                        ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.438      ;
; 0.287  ; count[0]                                                                                                        ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.439      ;
; 0.291  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; main_frequency_var[11]   ; clk_system   ; clk_25      ; 0.000        ; 0.225      ; 0.668      ;
; 0.294  ; main_frequency_var[22]                                                                                          ; data_to_write[22]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.446      ;
; 0.296  ; main_frequency_var[25]                                                                                          ; data_to_write[25]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.448      ;
; 0.296  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ; main_frequency_var[14]   ; clk_system   ; clk_25      ; 0.000        ; 0.224      ; 0.672      ;
; 0.297  ; main_frequency_var[0]                                                                                           ; data_to_write[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.449      ;
; 0.315  ; main_frequency_var[8]                                                                                           ; data_to_write[8]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.467      ;
; 0.317  ; main_frequency_var[7]                                                                                           ; data_to_write[7]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.469      ;
; 0.318  ; main_frequency_var[10]                                                                                          ; data_to_write[10]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.470      ;
; 0.325  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; main_frequency_var[6]    ; clk_system   ; clk_25      ; 0.000        ; 0.224      ; 0.701      ;
; 0.328  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[51] ; main_frequency_var[19]   ; clk_system   ; clk_25      ; 0.000        ; 0.224      ; 0.704      ;
; 0.328  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ; main_frequency_var[13]   ; clk_system   ; clk_25      ; 0.000        ; 0.224      ; 0.704      ;
; 0.335  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ; main_frequency_var[2]    ; clk_system   ; clk_25      ; 0.000        ; 0.224      ; 0.711      ;
; 0.335  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[3]    ; clk_system   ; clk_25      ; 0.000        ; 0.224      ; 0.711      ;
; 0.344  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[40] ; main_frequency_var[8]    ; clk_system   ; clk_25      ; 0.000        ; 0.221      ; 0.717      ;
; 0.346  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; main_frequency_var[22]   ; clk_system   ; clk_25      ; 0.000        ; 0.224      ; 0.722      ;
; 0.346  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[53] ; main_frequency_var[21]   ; clk_system   ; clk_25      ; 0.000        ; 0.221      ; 0.719      ;
; 0.359  ; main_frequency_var[15]                                                                                          ; data_to_write[15]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; int_bit_count[1]                                                                                                ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.511      ;
; 0.361  ; main_frequency_var[14]                                                                                          ; data_to_write[14]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; main_frequency_var[3]                                                                                           ; data_to_write[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; main_frequency_var[2]                                                                                           ; data_to_write[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.515      ;
; 0.366  ; main_frequency_var[26]                                                                                          ; data_to_write[26]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.518      ;
; 0.368  ; sub_count                                                                                                       ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; main_frequency_var[30]   ; clk_system   ; clk_25      ; 0.000        ; 0.224      ; 0.744      ;
; 0.378  ; main_frequency_var[5]                                                                                           ; data_to_write[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; main_frequency_var[6]                                                                                           ; data_to_write[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.531      ;
; 0.381  ; main_frequency_var[4]                                                                                           ; data_to_write[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.533      ;
; 0.383  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; main_frequency_var[27]   ; clk_system   ; clk_25      ; 0.000        ; 0.225      ; 0.760      ;
; 0.388  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; main_frequency_var[31]   ; clk_system   ; clk_25      ; 0.000        ; 0.224      ; 0.764      ;
; 0.391  ; count[1]                                                                                                        ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.543      ;
; 0.392  ; count[2]                                                                                                        ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.544      ;
; 0.394  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ; main_frequency_var[15]   ; clk_system   ; clk_25      ; 0.000        ; 0.224      ; 0.770      ;
; 0.399  ; count[1]                                                                                                        ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.551      ;
; 0.409  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[57] ; main_frequency_var[25]   ; clk_system   ; clk_25      ; 0.000        ; 0.221      ; 0.782      ;
; 0.413  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; main_frequency_var[9]    ; clk_system   ; clk_25      ; 0.000        ; 0.221      ; 0.786      ;
; 0.425  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[32] ; main_frequency_var[0]    ; clk_system   ; clk_25      ; 0.000        ; 0.216      ; 0.793      ;
; 0.437  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[56] ; main_frequency_var[24]   ; clk_system   ; clk_25      ; 0.000        ; 0.221      ; 0.810      ;
; 0.445  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[61] ; main_frequency_var[29]   ; clk_system   ; clk_25      ; 0.000        ; 0.226      ; 0.823      ;
; 0.449  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; main_frequency_var[7]    ; clk_system   ; clk_25      ; 0.000        ; 0.224      ; 0.825      ;
; 0.449  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ; main_frequency_var[20]   ; clk_system   ; clk_25      ; 0.000        ; 0.221      ; 0.822      ;
; 0.450  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[16]   ; clk_system   ; clk_25      ; 0.000        ; 0.216      ; 0.818      ;
; 0.452  ; main_frequency_var[30]                                                                                          ; data_to_write[30]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.604      ;
; 0.452  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[60] ; main_frequency_var[28]   ; clk_system   ; clk_25      ; 0.000        ; 0.226      ; 0.830      ;
; 0.459  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[5]    ; clk_system   ; clk_25      ; 0.000        ; 0.216      ; 0.827      ;
; 0.479  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[4]    ; clk_system   ; clk_25      ; 0.000        ; 0.216      ; 0.847      ;
; 0.501  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[1]    ; clk_system   ; clk_25      ; 0.000        ; 0.216      ; 0.869      ;
; 0.521  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[17]   ; clk_system   ; clk_25      ; 0.000        ; 0.216      ; 0.889      ;
; 0.525  ; sclk_pin~reg0                                                                                                   ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.677      ;
; 0.529  ; sdio_pin~reg0                                                                                                   ; sdio_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.681      ;
; 0.553  ; main_frequency_var[29]                                                                                          ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; 0.007      ; 0.712      ;
; 0.554  ; count[4]                                                                                                        ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.706      ;
; 0.558  ; \process_5:main_count[3]                                                                                        ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 0.715      ;
; 0.559  ; \process_5:main_count[3]                                                                                        ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 0.716      ;
; 0.561  ; \process_5:main_count[3]                                                                                        ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 0.718      ;
; 0.561  ; \process_5:main_count[3]                                                                                        ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 0.718      ;
; 0.561  ; \process_5:main_count[3]                                                                                        ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 0.718      ;
; 0.562  ; \process_5:main_count[3]                                                                                        ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 0.719      ;
; 0.565  ; \process_5:main_count[0]                                                                                        ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; -0.007     ; 0.710      ;
; 0.566  ; count[1]                                                                                                        ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.718      ;
; 0.566  ; count[1]                                                                                                        ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.718      ;
; 0.572  ; \process_5:main_count[0]                                                                                        ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; -0.007     ; 0.717      ;
; 0.574  ; \process_5:main_count[2]                                                                                        ; command_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.008      ; 0.734      ;
; 0.574  ; main_frequency_var[11]                                                                                          ; data_to_write[11]        ; clk_25       ; clk_25      ; 0.000        ; 0.007      ; 0.733      ;
; 0.586  ; data_bit_count[4]                                                                                               ; sdio_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.738      ;
; 0.594  ; \process_5:main_count[4]                                                                                        ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.007      ; 0.753      ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_system'                                                                                                   ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; -1.091 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.165      ; 0.367      ;
; -0.591 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; -0.500       ; 1.165      ; 0.367      ;
; 0.215  ; dds_ram_wren          ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[3]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[2]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[3]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[1]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[0]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; write_ram_address[10] ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; count_serial[3]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.395      ;
; 0.256  ; count_serial[1]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.408      ;
; 0.257  ; count_serial[1]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.409      ;
; 0.257  ; count_serial[1]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.409      ;
; 0.327  ; ram_process_count[0]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.479      ;
; 0.361  ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; count_serial[2]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.517      ;
; 0.369  ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.522      ;
; 0.369  ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; count_serial[3]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.526      ;
; 0.376  ; ram_process_count[3]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.528      ;
; 0.384  ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.536      ;
; 0.428  ; ram_process_count[2]  ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.580      ;
; 0.432  ; write_ram_address[8]  ; dds_ram_wraddress[8]  ; clk_system      ; clk_system  ; 0.000        ; -0.006     ; 0.578      ;
; 0.433  ; write_ram_address[1]  ; dds_ram_wraddress[1]  ; clk_system      ; clk_system  ; 0.000        ; -0.006     ; 0.579      ;
; 0.434  ; write_ram_address[4]  ; dds_ram_wraddress[4]  ; clk_system      ; clk_system  ; 0.000        ; -0.006     ; 0.580      ;
; 0.435  ; write_ram_address[0]  ; dds_ram_wraddress[0]  ; clk_system      ; clk_system  ; 0.000        ; -0.006     ; 0.581      ;
; 0.435  ; write_ram_address[6]  ; dds_ram_wraddress[6]  ; clk_system      ; clk_system  ; 0.000        ; -0.006     ; 0.581      ;
; 0.436  ; write_ram_address[5]  ; dds_ram_wraddress[5]  ; clk_system      ; clk_system  ; 0.000        ; -0.006     ; 0.582      ;
; 0.437  ; write_ram_address[2]  ; dds_ram_wraddress[2]  ; clk_system      ; clk_system  ; 0.000        ; -0.006     ; 0.583      ;
; 0.440  ; write_ram_address[3]  ; dds_ram_wraddress[3]  ; clk_system      ; clk_system  ; 0.000        ; -0.006     ; 0.586      ;
; 0.441  ; write_ram_address[7]  ; dds_ram_wraddress[7]  ; clk_system      ; clk_system  ; 0.000        ; -0.006     ; 0.587      ;
; 0.441  ; write_ram_address[9]  ; dds_ram_wraddress[9]  ; clk_system      ; clk_system  ; 0.000        ; -0.006     ; 0.587      ;
; 0.442  ; write_ram_address[10] ; dds_ram_wraddress[10] ; clk_system      ; clk_system  ; 0.000        ; -0.006     ; 0.588      ;
; 0.450  ; ram_process_count[1]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 0.601      ;
; 0.450  ; count_serial[0]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.602      ;
; 0.451  ; count_serial[0]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.603      ;
; 0.451  ; count_serial[2]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.603      ;
; 0.453  ; count_serial[0]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.605      ;
; 0.461  ; ram_process_count[2]  ; dds_ram_wrclock       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.613      ;
; 0.466  ; ram_process_count[2]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.618      ;
; 0.482  ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.634      ;
; 0.489  ; ram_process_count[3]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.642      ;
; 0.490  ; ram_process_count[3]  ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.643      ;
; 0.492  ; count_serial[3]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; -0.005     ; 0.639      ;
; 0.499  ; write_ram_address[9]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.651      ;
; 0.502  ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.654      ;
; 0.503  ; write_ram_address[6]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.655      ;
; 0.509  ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; write_ram_address[0]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.661      ;
; 0.511  ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.517  ; ram_process_count[1]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 0.668      ;
; 0.519  ; ram_process_count[3]  ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.672      ;
; 0.522  ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.674      ;
; 0.534  ; write_ram_address[8]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.686      ;
; 0.537  ; ram_process_count[0]  ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.690      ;
; 0.537  ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.689      ;
; 0.538  ; write_ram_address[6]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.690      ;
; 0.541  ; ram_process_count[0]  ; dds_ram_wrclock       ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.694      ;
; 0.544  ; write_ram_address[0]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.696      ;
; 0.546  ; write_ram_address[3]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; write_ram_address[5]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.699      ;
; 0.553  ; ram_process_count[1]  ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.705      ;
; 0.556  ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.708      ;
; 0.558  ; ram_process_count[1]  ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.710      ;
; 0.562  ; ram_process_count[1]  ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.714      ;
; 0.566  ; ram_process_count[1]  ; dds_ram_wrclock       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.718      ;
; 0.568  ; ram_process_count[2]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 0.719      ;
; 0.572  ; write_ram_address[4]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.724      ;
; 0.573  ; write_ram_address[6]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.725      ;
; 0.576  ; count_serial[2]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.728      ;
; 0.581  ; write_ram_address[3]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; write_ram_address[5]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.733      ;
; 0.582  ; write_ram_address[7]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.734      ;
; 0.588  ; count_serial[2]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; -0.005     ; 0.735      ;
; 0.591  ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.743      ;
; 0.599  ; ram_process_count[1]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.751      ;
; 0.603  ; ram_process_count[0]  ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.756      ;
; 0.603  ; write_ram_address[1]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.755      ;
; 0.607  ; write_ram_address[4]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.759      ;
; 0.608  ; write_ram_address[6]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.760      ;
; 0.616  ; write_ram_address[3]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; write_ram_address[5]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.768      ;
; 0.624  ; ram_process_count[2]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 0.775      ;
; 0.626  ; write_ram_address[2]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.778      ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                   ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; main_count[2]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[1]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[0]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txen_pin~reg0          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dac_wr_pin~reg0        ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; main_phase_var[4]      ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; main_phase_var[6]      ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.255 ; main_count[1]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; main_count[1]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.408      ;
; 0.289 ; main_amplitude_var[11] ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.441      ;
; 0.293 ; main_amplitude_var[9]  ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.445      ;
; 0.294 ; main_amplitude_var[1]  ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.446      ;
; 0.295 ; main_amplitude_var[4]  ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.447      ;
; 0.298 ; main_amplitude_var[2]  ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.450      ;
; 0.298 ; main_amplitude_var[8]  ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.450      ;
; 0.358 ; main_amplitude_var[12] ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.364 ; main_phase_var[2]      ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.367 ; main_amplitude_var[0]  ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; main_phase_var[7]      ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; main_phase_var[1]      ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; main_count[0]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; main_count[0]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; main_amplitude_var[5]  ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; main_amplitude_var[7]  ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; main_amplitude_var[6]  ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; main_amplitude_var[13] ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; main_count[0]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; main_count[0]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.377 ; main_amplitude_var[3]  ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; main_phase_var[12]     ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.528      ;
; 0.377 ; main_phase_var[0]      ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.384 ; main_count[1]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; main_count[2]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; main_count[2]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.538      ;
; 0.392 ; main_count[2]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.544      ;
; 0.437 ; main_phase_var[13]     ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.588      ;
; 0.445 ; main_phase_var[10]     ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.597      ;
; 0.446 ; main_count[2]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.598      ;
; 0.446 ; main_phase_var[9]      ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.598      ;
; 0.462 ; main_phase_var[8]      ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.614      ;
; 0.467 ; main_count[1]          ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.626      ;
; 0.469 ; main_count[1]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.628      ;
; 0.470 ; main_count[1]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.629      ;
; 0.476 ; main_phase_var[5]      ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.628      ;
; 0.492 ; main_count[1]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.644      ;
; 0.501 ; main_count[1]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.647      ;
; 0.503 ; main_count[1]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.650      ;
; 0.510 ; main_count[1]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.656      ;
; 0.511 ; main_count[1]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.657      ;
; 0.511 ; main_count[1]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.657      ;
; 0.512 ; main_count[1]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.658      ;
; 0.512 ; main_count[1]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.658      ;
; 0.543 ; main_phase_var[3]      ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.694      ;
; 0.593 ; main_phase_var[15]     ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 0.757      ;
; 0.614 ; main_count[1]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.761      ;
; 0.616 ; main_count[1]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.763      ;
; 0.618 ; main_count[1]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.765      ;
; 0.623 ; main_count[1]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.770      ;
; 0.625 ; main_count[1]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.772      ;
; 0.626 ; main_count[1]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.773      ;
; 0.631 ; main_phase_var[14]     ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 0.795      ;
; 0.672 ; main_phase_var[11]     ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 0.836      ;
; 0.726 ; main_amplitude_var[10] ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 0.866      ;
; 0.862 ; main_count[2]          ; main_phase_var[14]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.009      ;
; 0.862 ; main_count[2]          ; main_phase_var[15]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.009      ;
; 0.862 ; main_count[2]          ; main_phase_var[12]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.009      ;
; 0.862 ; main_count[2]          ; main_phase_var[13]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.009      ;
; 0.862 ; main_count[2]          ; main_phase_var[10]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.009      ;
; 0.862 ; main_count[2]          ; main_phase_var[11]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.009      ;
; 0.862 ; main_count[2]          ; main_phase_var[3]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.009      ;
; 0.862 ; main_count[2]          ; main_phase_var[9]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.009      ;
; 0.862 ; main_count[2]          ; main_phase_var[7]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.009      ;
; 0.862 ; main_count[2]          ; main_phase_var[5]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.009      ;
; 0.926 ; main_count[2]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.072      ;
; 0.926 ; main_count[2]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.072      ;
; 0.926 ; main_count[2]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.072      ;
; 0.926 ; main_count[2]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.072      ;
; 0.926 ; main_count[2]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.072      ;
; 0.926 ; main_count[2]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.072      ;
; 0.947 ; main_count[2]          ; main_phase_var[8]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.094      ;
; 0.947 ; main_count[2]          ; main_phase_var[6]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.094      ;
; 0.947 ; main_count[2]          ; main_phase_var[4]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.094      ;
; 0.947 ; main_count[2]          ; main_amplitude_var[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.094      ;
; 0.947 ; main_count[2]          ; main_amplitude_var[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.094      ;
; 0.947 ; main_count[2]          ; main_amplitude_var[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.094      ;
; 0.947 ; main_count[2]          ; main_amplitude_var[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.094      ;
; 0.947 ; main_count[2]          ; main_amplitude_var[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.094      ;
; 0.947 ; main_count[2]          ; main_amplitude_var[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.094      ;
; 0.951 ; main_count[2]          ; main_phase_var[2]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.097      ;
; 0.951 ; main_count[2]          ; main_amplitude_var[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.097      ;
; 0.951 ; main_count[2]          ; main_amplitude_var[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.097      ;
; 0.951 ; main_count[2]          ; main_amplitude_var[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.097      ;
; 0.951 ; main_count[2]          ; main_amplitude_var[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.097      ;
; 0.951 ; main_count[2]          ; main_amplitude_var[12] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.097      ;
; 0.951 ; main_count[2]          ; main_amplitude_var[13] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.097      ;
; 0.951 ; main_count[2]          ; main_phase_var[1]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.097      ;
; 0.951 ; main_count[2]          ; main_phase_var[0]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.097      ;
; 1.033 ; main_count[0]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.179      ;
; 1.033 ; main_count[0]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.179      ;
; 1.033 ; main_count[0]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.179      ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'bus_in_step_to_next_value'                                                                                                   ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.215 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.367      ;
; 0.313 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.465      ;
; 0.361 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.513      ;
; 0.364 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.517      ;
; 0.372 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.524      ;
; 0.451 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.603      ;
; 0.468 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.620      ;
; 0.496 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.648      ;
; 0.502 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.655      ;
; 0.503 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.655      ;
; 0.512 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.664      ;
; 0.531 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.683      ;
; 0.537 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.689      ;
; 0.538 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.690      ;
; 0.538 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.690      ;
; 0.547 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.699      ;
; 0.566 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.718      ;
; 0.572 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.724      ;
; 0.573 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.725      ;
; 0.573 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.725      ;
; 0.582 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.734      ;
; 0.589 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.741      ;
; 0.601 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.753      ;
; 0.608 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.760      ;
; 0.617 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.769      ;
; 0.624 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.776      ;
; 0.636 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.788      ;
; 0.643 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.795      ;
; 0.643 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.795      ;
; 0.643 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.795      ;
; 0.671 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.823      ;
; 0.678 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.830      ;
; 0.678 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.830      ;
; 0.706 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.858      ;
; 0.713 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.865      ;
; 0.748 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.900      ;
; 0.783 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.935      ;
; 0.818 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.970      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.425 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.517      ; 0.580      ;
; 0.430 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.517      ; 0.585      ;
; 0.432 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.583      ;
; 0.437 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.509      ; 0.584      ;
; 0.439 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.509      ; 0.586      ;
; 0.470 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.633      ;
; 0.482 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.517      ; 0.637      ;
; 0.484 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.517      ; 0.639      ;
; 0.489 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.640      ;
; 0.493 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.517      ; 0.648      ;
; 0.497 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.517      ; 0.652      ;
; 0.504 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.517      ; 0.659      ;
; 0.505 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.517      ; 0.660      ;
; 0.528 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.517      ; 0.683      ;
; 0.529 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.523      ; 0.690      ;
; 0.553 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.716      ;
; 0.562 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.518      ; 0.718      ;
; 0.571 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.734      ;
; 0.574 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.517      ; 0.729      ;
; 0.575 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.738      ;
; 0.582 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.745      ;
; 0.586 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.517      ; 0.741      ;
; 0.586 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.517      ; 0.741      ;
; 0.588 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.505      ; 0.731      ;
; 0.594 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.757      ;
; 0.596 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.759      ;
; 0.598 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.761      ;
; 0.600 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.763      ;
; 0.600 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.763      ;
; 0.601 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.505      ; 0.744      ;
; 0.606 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.769      ;
; 0.608 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.759      ;
; 0.608 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.771      ;
; 0.609 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.772      ;
; 0.617 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.507      ; 0.762      ;
; 0.620 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.771      ;
; 0.626 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.777      ;
; 0.628 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.507      ; 0.773      ;
; 0.631 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.782      ;
; 0.637 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.788      ;
; 0.639 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.507      ; 0.784      ;
; 0.640 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.507      ; 0.785      ;
; 0.646 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.507      ; 0.791      ;
; 0.649 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.812      ;
; 0.650 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.507      ; 0.795      ;
; 0.650 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.507      ; 0.795      ;
; 0.651 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.507      ; 0.796      ;
; 0.651 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.814      ;
; 0.651 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.802      ;
; 0.657 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.507      ; 0.802      ;
; 0.658 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.505      ; 0.801      ;
; 0.659 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.505      ; 0.802      ;
; 0.661 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.824      ;
; 0.668 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.501      ; 0.807      ;
; 0.669 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.529      ; 0.836      ;
; 0.672 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.529      ; 0.839      ;
; 0.672 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.835      ;
; 0.674 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.837      ;
; 0.674 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.517      ; 0.829      ;
; 0.676 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.827      ;
; 0.678 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.841      ;
; 0.678 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.829      ;
; 0.683 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.521      ; 0.842      ;
; 0.686 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.522      ; 0.846      ;
; 0.686 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.521      ; 0.845      ;
; 0.687 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.521      ; 0.846      ;
; 0.688 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.529      ; 0.855      ;
; 0.690 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.529      ; 0.857      ;
; 0.693 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.529      ; 0.860      ;
; 0.699 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.529      ; 0.866      ;
; 0.701 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.521      ; 0.860      ;
; 0.703 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.521      ; 0.862      ;
; 0.703 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.856      ;
; 0.703 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.856      ;
; 0.706 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.521      ; 0.865      ;
; 0.706 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.859      ;
; 0.714 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.867      ;
; 0.715 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.868      ;
; 0.719 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.870      ;
; 0.720 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.873      ;
; 0.724 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.877      ;
; 0.725 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.876      ;
; 0.726 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.879      ;
; 0.731 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.882      ;
; 0.734 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.887      ;
; 0.743 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.507      ; 0.888      ;
; 0.759 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.510      ; 0.907      ;
; 0.764 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.915      ;
; 0.771 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.922      ;
; 0.779 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.518      ; 0.935      ;
; 0.780 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.529      ; 0.947      ;
; 0.780 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.943      ;
; 0.781 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.529      ; 0.948      ;
; 0.786 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.937      ;
; 0.787 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.529      ; 0.954      ;
; 0.792 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.501      ; 0.931      ;
; 0.796 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.529      ; 0.963      ;
; 0.796 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.521      ; 0.955      ;
; 0.800 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.529      ; 0.967      ;
; 0.800 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.514      ; 0.952      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_system'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[11] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[11] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[18] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[18] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[24] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[24] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[26] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[26] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[2]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[2]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[32] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[32] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[3]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[3]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[40] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[40] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[42] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[42] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[44] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[44] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[50] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[50] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[51] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[51] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[53] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[53] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[56] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[56] ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'bus_in_step_to_next_value'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+


+------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_25'                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; \process_5:main_count[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; \process_5:main_count[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; \process_5:main_count[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; \process_5:main_count[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; \process_5:main_count[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; \process_5:main_count[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; \process_5:main_count[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; \process_5:main_count[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; \process_5:main_count[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; \process_5:main_count[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system               ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[0]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[0]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[1]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[1]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[2]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[2]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[3]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[3]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[4]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[4]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[5]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[5]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[6]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[6]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[0]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[0]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[1]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[1]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[2]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[2]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[3]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[3]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[4]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[4]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[5]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[5]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[0]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[0]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[10]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[10]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[11]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[11]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[12]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[12]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[13]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[13]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[14]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[14]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[15]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[15]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[16]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[16]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[17]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[17]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[18]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[18]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[19]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[19]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[1]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[1]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[20]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[20]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[21]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[21]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[22]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[22]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[23]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[23]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[24]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[24]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[25]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[25]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[26]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[26]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[27]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[27]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[28]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[28]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[29]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[29]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[2]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[2]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[30]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[30]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[31]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[31]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[3]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[3]         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; 3.505 ; 3.505 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; 3.487 ; 3.487 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 3.487 ; 3.487 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 3.480 ; 3.480 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 3.333 ; 3.333 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 2.588 ; 2.588 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 2.588 ; 2.588 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 2.508 ; 2.508 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 2.497 ; 2.497 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 2.494 ; 2.494 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 2.456 ; 2.456 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 2.439 ; 2.439 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 2.383 ; 2.383 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 2.388 ; 2.388 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 2.557 ; 2.557 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 2.350 ; 2.350 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 2.458 ; 2.458 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 2.352 ; 2.352 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 2.353 ; 2.353 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 2.297 ; 2.297 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 2.308 ; 2.308 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 2.332 ; 2.332 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 3.341 ; 3.341 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 3.111 ; 3.111 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 3.336 ; 3.336 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 3.336 ; 3.336 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 3.274 ; 3.274 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 3.164 ; 3.164 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; 3.660 ; 3.660 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 3.258 ; 3.258 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 3.660 ; 3.660 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 3.360 ; 3.360 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 3.223 ; 3.223 ; Fall       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; -2.506 ; -2.506 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; -3.174 ; -3.174 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.328 ; -3.328 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.321 ; -3.321 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.174 ; -3.174 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -2.177 ; -2.177 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -2.468 ; -2.468 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -2.388 ; -2.388 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -2.377 ; -2.377 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -2.374 ; -2.374 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -2.336 ; -2.336 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -2.319 ; -2.319 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -2.263 ; -2.263 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -2.268 ; -2.268 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -2.437 ; -2.437 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -2.230 ; -2.230 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -2.338 ; -2.338 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -2.232 ; -2.232 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -2.233 ; -2.233 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -2.177 ; -2.177 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -2.188 ; -2.188 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -2.212 ; -2.212 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -2.641 ; -2.641 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -2.467 ; -2.467 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -3.005 ; -3.005 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -3.177 ; -3.177 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -3.115 ; -3.115 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -3.005 ; -3.005 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; -3.138 ; -3.138 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.138 ; -3.138 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.540 ; -3.540 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.240 ; -3.240 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -3.103 ; -3.103 ; Fall       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.229 ; 2.229 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.536 ; 2.536 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.426 ; 2.426 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.514 ; 2.514 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.413 ; 2.413 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.406 ; 2.406 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.530 ; 2.530 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.536 ; 2.536 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.271 ; 2.271 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.270 ; 2.270 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.077 ; 2.077 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.068 ; 2.068 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.067 ; 2.067 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.412 ; 2.412 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.305 ; 2.305 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.298 ; 2.298 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.485 ; 2.485 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.403 ; 2.403 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.512 ; 2.512 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.881 ; 3.881 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 3.982 ; 3.982 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 4.055 ; 4.055 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 3.774 ; 3.774 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 4.190 ; 4.190 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 1.802 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.690 ; 3.690 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.205 ; 3.205 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 1.802 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.414 ; 3.414 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.518 ; 3.518 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.518 ; 3.518 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.229 ; 2.229 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.067 ; 2.067 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.426 ; 2.426 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.514 ; 2.514 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.413 ; 2.413 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.406 ; 2.406 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.530 ; 2.530 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.536 ; 2.536 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.271 ; 2.271 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.270 ; 2.270 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.077 ; 2.077 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.068 ; 2.068 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.067 ; 2.067 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.412 ; 2.412 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.305 ; 2.305 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.298 ; 2.298 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.485 ; 2.485 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.403 ; 2.403 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.512 ; 2.512 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.881 ; 3.881 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 3.982 ; 3.982 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 4.055 ; 4.055 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 3.774 ; 3.774 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 4.190 ; 4.190 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 1.802 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.690 ; 3.690 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.205 ; 3.205 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 1.802 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.414 ; 3.414 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.518 ; 3.518 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.518 ; 3.518 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------+
; Propagation Delay                                                      ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 6.272 ; 6.272 ; 6.272 ; 6.272 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 5.921 ; 5.921 ; 5.921 ; 5.921 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 6.265 ; 6.265 ; 6.265 ; 6.265 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 5.914 ; 5.914 ; 5.914 ; 5.914 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 6.116 ; 6.116 ; 6.116 ; 6.116 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 5.765 ; 5.765 ; 5.765 ; 5.765 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 6.121 ; 6.121 ; 6.121 ; 6.121 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 5.770 ; 5.770 ; 5.770 ; 5.770 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 6.059 ; 6.059 ; 6.059 ; 6.059 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 5.708 ; 5.708 ; 5.708 ; 5.708 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 5.866 ; 5.866 ; 5.866 ; 5.866 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 5.515 ; 5.515 ; 5.515 ; 5.515 ;
+-------------------+--------------------+-------+-------+-------+-------+


+------------------------------------------------------------------------+
; Minimum Propagation Delay                                              ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 6.272 ; 6.272 ; 6.272 ; 6.272 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 5.921 ; 5.921 ; 5.921 ; 5.921 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 6.265 ; 6.265 ; 6.265 ; 6.265 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 5.914 ; 5.914 ; 5.914 ; 5.914 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 6.116 ; 6.116 ; 6.116 ; 6.116 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 5.765 ; 5.765 ; 5.765 ; 5.765 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 6.121 ; 6.121 ; 6.121 ; 6.121 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 5.770 ; 5.770 ; 5.770 ; 5.770 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 6.059 ; 6.059 ; 6.059 ; 6.059 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 5.708 ; 5.708 ; 5.708 ; 5.708 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 5.866 ; 5.866 ; 5.866 ; 5.866 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 5.515 ; 5.515 ; 5.515 ; 5.515 ;
+-------------------+--------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                 ; -6.182   ; -2.209 ; N/A      ; N/A     ; -1.880              ;
;  PLL|altpll_component|pll|clk[0] ; -6.182   ; 0.215  ; N/A      ; N/A     ; 4.000               ;
;  bus_in_step_to_next_value       ; -1.091   ; 0.215  ; N/A      ; N/A     ; -1.222              ;
;  clk_25                          ; -4.188   ; -2.209 ; N/A      ; N/A     ; 19.000              ;
;  clk_system                      ; -2.280   ; -1.752 ; N/A      ; N/A     ; -1.880              ;
;  dds_ram_wrclock                 ; -1.915   ; 0.415  ; N/A      ; N/A     ; -1.880              ;
; Design-wide TNS                  ; -720.827 ; -3.961 ; 0.0      ; 0.0     ; -1047.342           ;
;  PLL|altpll_component|pll|clk[0] ; -191.700 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  bus_in_step_to_next_value       ; -6.424   ; 0.000  ; N/A      ; N/A     ; -10.222             ;
;  clk_25                          ; -173.137 ; -2.209 ; N/A      ; N/A     ; 0.000               ;
;  clk_system                      ; -297.062 ; -1.752 ; N/A      ; N/A     ; -555.840            ;
;  dds_ram_wrclock                 ; -52.504  ; 0.000  ; N/A      ; N/A     ; -481.280            ;
+----------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; 6.670 ; 6.670 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; 6.731 ; 6.731 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 6.731 ; 6.731 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 6.684 ; 6.684 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 6.318 ; 6.318 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 4.638 ; 4.638 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 4.638 ; 4.638 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 4.460 ; 4.460 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 4.438 ; 4.438 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 4.443 ; 4.443 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 4.392 ; 4.392 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 4.349 ; 4.349 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 4.264 ; 4.264 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 4.267 ; 4.267 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 4.520 ; 4.520 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 4.232 ; 4.232 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 4.472 ; 4.472 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 4.236 ; 4.236 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 4.239 ; 4.239 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 4.093 ; 4.093 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 4.104 ; 4.104 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 4.210 ; 4.210 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 6.401 ; 6.401 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 5.753 ; 5.753 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 6.350 ; 6.350 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 6.350 ; 6.350 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 6.222 ; 6.222 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 5.950 ; 5.950 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; 7.076 ; 7.076 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 6.215 ; 6.215 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 7.076 ; 7.076 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 6.440 ; 6.440 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 6.135 ; 6.135 ; Fall       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; -2.506 ; -2.506 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; -3.174 ; -3.174 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.328 ; -3.328 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.321 ; -3.321 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.174 ; -3.174 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -2.177 ; -2.177 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -2.468 ; -2.468 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -2.388 ; -2.388 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -2.377 ; -2.377 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -2.374 ; -2.374 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -2.336 ; -2.336 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -2.319 ; -2.319 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -2.263 ; -2.263 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -2.268 ; -2.268 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -2.437 ; -2.437 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -2.230 ; -2.230 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -2.338 ; -2.338 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -2.232 ; -2.232 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -2.233 ; -2.233 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -2.177 ; -2.177 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -2.188 ; -2.188 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -2.212 ; -2.212 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -2.641 ; -2.641 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -2.467 ; -2.467 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -3.005 ; -3.005 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -3.177 ; -3.177 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -3.115 ; -3.115 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -3.005 ; -3.005 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; -3.138 ; -3.138 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.138 ; -3.138 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.540 ; -3.540 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.240 ; -3.240 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -3.103 ; -3.103 ; Fall       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.589 ; 4.589 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 5.094 ; 5.094 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 4.925 ; 4.925 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 5.094 ; 5.094 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.909 ; 4.909 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.850 ; 4.850 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 5.082 ; 5.082 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 5.089 ; 5.089 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.624 ; 4.624 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.618 ; 4.618 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.199 ; 4.199 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.177 ; 4.177 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.174 ; 4.174 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.914 ; 4.914 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.667 ; 4.667 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.654 ; 4.654 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 5.014 ; 5.014 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.839 ; 4.839 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 5.129 ; 5.129 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 7.048 ; 7.048 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 7.301 ; 7.301 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 7.384 ; 7.384 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 6.855 ; 6.855 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 7.675 ; 7.675 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.423 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.658 ; 6.658 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.655 ; 5.655 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 3.423 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.249 ; 6.249 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.480 ; 6.480 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.480 ; 6.480 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.229 ; 2.229 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.067 ; 2.067 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.426 ; 2.426 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.514 ; 2.514 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.413 ; 2.413 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.406 ; 2.406 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.530 ; 2.530 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.536 ; 2.536 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.271 ; 2.271 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.270 ; 2.270 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.077 ; 2.077 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.068 ; 2.068 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.067 ; 2.067 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.412 ; 2.412 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.305 ; 2.305 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.298 ; 2.298 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.485 ; 2.485 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.403 ; 2.403 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.512 ; 2.512 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.881 ; 3.881 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 3.982 ; 3.982 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 4.055 ; 4.055 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 3.774 ; 3.774 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 4.190 ; 4.190 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 1.802 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.690 ; 3.690 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.205 ; 3.205 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 1.802 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.414 ; 3.414 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.518 ; 3.518 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.518 ; 3.518 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+----------------------------------------------------------------------------+
; Progagation Delay                                                          ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 11.489 ; 11.489 ; 11.489 ; 11.489 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 10.739 ; 10.739 ; 10.739 ; 10.739 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 11.442 ; 11.442 ; 11.442 ; 11.442 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 10.692 ; 10.692 ; 10.692 ; 10.692 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 11.076 ; 11.076 ; 11.076 ; 11.076 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 10.326 ; 10.326 ; 10.326 ; 10.326 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 11.108 ; 11.108 ; 11.108 ; 11.108 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 10.358 ; 10.358 ; 10.358 ; 10.358 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 10.980 ; 10.980 ; 10.980 ; 10.980 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 10.230 ; 10.230 ; 10.230 ; 10.230 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 10.560 ; 10.560 ; 10.560 ; 10.560 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 9.810  ; 9.810  ; 9.810  ; 9.810  ;
+-------------------+--------------------+--------+--------+--------+--------+


+------------------------------------------------------------------------+
; Minimum Progagation Delay                                              ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 6.272 ; 6.272 ; 6.272 ; 6.272 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 5.921 ; 5.921 ; 5.921 ; 5.921 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 6.265 ; 6.265 ; 6.265 ; 6.265 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 5.914 ; 5.914 ; 5.914 ; 5.914 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 6.116 ; 6.116 ; 6.116 ; 6.116 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 5.765 ; 5.765 ; 5.765 ; 5.765 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 6.121 ; 6.121 ; 6.121 ; 6.121 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 5.770 ; 5.770 ; 5.770 ; 5.770 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 6.059 ; 6.059 ; 6.059 ; 6.059 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 5.708 ; 5.708 ; 5.708 ; 5.708 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 5.866 ; 5.866 ; 5.866 ; 5.866 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 5.515 ; 5.515 ; 5.515 ; 5.515 ;
+-------------------+--------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; bus_in_step_to_next_value       ; bus_in_step_to_next_value       ; 45       ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_25                          ; 71       ; 0        ; 0        ; 3386     ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 1440     ; 0        ;
; bus_in_step_to_next_value       ; clk_system                      ; 72       ; 0        ; 4        ; 0        ;
; clk_system                      ; clk_system                      ; 781      ; 0        ; 0        ; 32       ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 112      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 1020     ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 1162     ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; bus_in_step_to_next_value       ; bus_in_step_to_next_value       ; 45       ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_25                          ; 71       ; 0        ; 0        ; 3386     ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 1440     ; 0        ;
; bus_in_step_to_next_value       ; clk_system                      ; 72       ; 0        ; 4        ; 0        ;
; clk_system                      ; clk_system                      ; 781      ; 0        ; 0        ; 32       ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 112      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 1020     ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 1162     ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 194   ; 194  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 40    ; 40   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jul 23 19:58:03 2012
Info: Command: quartus_sta DDS -c DDS
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "dds_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dds_controller -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25 clk_25
    Info (332110): create_generated_clock -source {PLL|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {PLL|altpll_component|pll|clk[0]} {PLL|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name bus_in_step_to_next_value bus_in_step_to_next_value
    Info (332105): create_clock -period 1.000 -name clk_system clk_system
    Info (332105): create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.182
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.182      -191.700 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -4.188      -173.137 clk_25 
    Info (332119):    -2.280      -297.062 clk_system 
    Info (332119):    -1.915       -52.504 dds_ram_wrclock 
    Info (332119):    -1.091        -6.424 bus_in_step_to_next_value 
Info (332146): Worst-case hold slack is -2.209
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.209        -2.209 clk_25 
    Info (332119):    -1.752        -1.752 clk_system 
    Info (332119):     0.391         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 bus_in_step_to_next_value 
    Info (332119):     0.415         0.000 dds_ram_wrclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -555.840 clk_system 
    Info (332119):    -1.880      -481.280 dds_ram_wrclock 
    Info (332119):    -1.222       -10.222 bus_in_step_to_next_value 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    19.000         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 40 output pins without output pin load capacitance assignment
    Info (306007): Pin "clk_out" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drover_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drctl_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drhold_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "osk_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "bus_in_fifo_rd_clk" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "bus_in_fifo_rd_en" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_SDI[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_LE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_OE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdio_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sclk_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ioreset_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dds_reset_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ioup_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pargain_pin[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pargain_pin[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "txen_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "cs_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dac_wr_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.830
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.830       -87.657 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -1.457       -23.399 dds_ram_wrclock 
    Info (332119):    -1.406       -56.343 clk_25 
    Info (332119):    -0.979       -71.513 clk_system 
    Info (332119):     0.062         0.000 bus_in_step_to_next_value 
Info (332146): Worst-case hold slack is -1.346
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.346        -1.346 clk_25 
    Info (332119):    -1.091        -1.091 clk_system 
    Info (332119):     0.215         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 bus_in_step_to_next_value 
    Info (332119):     0.425         0.000 dds_ram_wrclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -555.840 clk_system 
    Info (332119):    -1.880      -481.280 dds_ram_wrclock 
    Info (332119):    -1.222       -10.222 bus_in_step_to_next_value 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    19.000         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 259 megabytes
    Info: Processing ended: Mon Jul 23 19:58:06 2012
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


