{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729767121727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729767121727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 13:52:01 2024 " "Processing started: Thu Oct 24 13:52:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729767121727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729767121727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_conjunctor -c lab1_conjunctor " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_conjunctor -c lab1_conjunctor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729767121727 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729767124168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729767124168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_conjunctor.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_conjunctor.v" { { "Info" "ISGN_ENTITY_NAME" "1 AndGate_Verilog " "Found entity 1: AndGate_Verilog" {  } { { "lab1_conjunctor.v" "" { Text "E:/QuartusLab/lab1_conjunctor/lab1_conjunctor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729767155099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729767155099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_conjunctor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_conjunctor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AndGate_VHDL-Behavioral " "Found design unit 1: AndGate_VHDL-Behavioral" {  } { { "lab1_conjunctor.vhd" "" { Text "E:/QuartusLab/lab1_conjunctor/lab1_conjunctor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729767156219 ""} { "Info" "ISGN_ENTITY_NAME" "1 AndGate_VHDL " "Found entity 1: AndGate_VHDL" {  } { { "lab1_conjunctor.vhd" "" { Text "E:/QuartusLab/lab1_conjunctor/lab1_conjunctor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729767156219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729767156219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schem_1_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schem_1_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Schem_1_1 " "Found entity 1: Schem_1_1" {  } { { "Schem_1_1.bdf" "" { Schematic "E:/QuartusLab/lab1_conjunctor/Schem_1_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729767156219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729767156219 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Schem_1_1 " "Elaborating entity \"Schem_1_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729767156295 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin in A " "Illegal wire or bus name \"in A\" of type pin " {  } { { "Schem_1_1.bdf" "" { Schematic "E:/QuartusLab/lab1_conjunctor/Schem_1_1.bdf" { { 112 272 440 128 "in A" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Analysis & Synthesis" 0 -1 1729767156299 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin in B " "Illegal wire or bus name \"in B\" of type pin " {  } { { "Schem_1_1.bdf" "" { Schematic "E:/QuartusLab/lab1_conjunctor/Schem_1_1.bdf" { { 128 272 440 144 "in B" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Analysis & Synthesis" 0 -1 1729767156299 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin out VHDL " "Illegal wire or bus name \"out VHDL\" of type pin " {  } { { "Schem_1_1.bdf" "" { Schematic "E:/QuartusLab/lab1_conjunctor/Schem_1_1.bdf" { { 112 640 816 128 "out VHDL" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Analysis & Synthesis" 0 -1 1729767156299 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin out Verilog " "Illegal wire or bus name \"out Verilog\" of type pin " {  } { { "Schem_1_1.bdf" "" { Schematic "E:/QuartusLab/lab1_conjunctor/Schem_1_1.bdf" { { 264 640 816 280 "out Verilog" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Analysis & Synthesis" 0 -1 1729767156299 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729767156300 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729767156610 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 24 13:52:36 2024 " "Processing ended: Thu Oct 24 13:52:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729767156610 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729767156610 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729767156610 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729767156610 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729767157239 ""}
