digraph "LPC_SYSCTL_T"
{
  edge [fontname="FreeSans",fontsize="10",labelfontname="FreeSans",labelfontsize="10"];
  node [fontname="FreeSans",fontsize="10",shape=record];
  Node1 [label="{LPC_SYSCTL_T\n|+ CANSLEEPCLR\l+ CANWAKEFLAGS\l+ CCLKSEL\l+ CLKOUTCFG\l+ CLKSRCSEL\l+ DMAREQSEL\l+ EMCCAL\l+ EMCCLKSEL\l+ EMCDLYCTL\l+ EXTINT\land 26 more...\l|}",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black"];
  Node2 -> Node1 [color="grey25",fontsize="10",style="solid",label=" +PLL" ,arrowhead="odiamond"];
  Node2 [label="{SYSCTL_PLL_REGS_T\n|+ PLLCFG\l+ PLLCON\l+ PLLFEED\l+ PLLSTAT\l+ RESERVED1\l|}",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$structSYSCTL__PLL__REGS__T.html",tooltip="LPC17XX/40XX Clock and Power PLL register block structure. "];
}
