// Seed: 793704236
module module_0 #(
    parameter id_10 = 32'd79
) (
    output uwire id_0,
    input tri0 id_1,
    output tri0 id_2,
    input supply1 id_3
    , _id_10,
    input tri0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    output supply0 id_8
);
  assign id_0 = id_5;
  wire id_11;
  ;
  assign module_1.id_4 = 0;
  logic id_12;
  logic id_13;
  ;
  wire [-1 'd0 : id_10] id_14;
  logic id_15;
  supply0 [1 : 1] id_16;
  assign id_16 = 1 == -1'h0;
  always id_13 = id_4 / ~-1;
  wire id_17;
  logic [(  -1  ) : -1  !=  1] id_18, id_19;
  assign id_8 = -1;
endmodule
module module_1 (
    input  tri   id_0,
    output wand  id_1,
    input  uwire id_2,
    input  uwire id_3,
    output logic id_4,
    output wor   id_5
);
  logic id_7;
  ;
  assign id_7[-1][-1] = "";
  module_0 modCall_1 (
      id_5,
      id_2,
      id_5,
      id_2,
      id_3,
      id_0,
      id_0,
      id_0,
      id_5
  );
  final id_4 = -1;
endmodule
