

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:46:46 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_34 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69|  0.690 us|  0.690 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 34 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 35 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add118_118_loc = alloca i64 1"   --->   Operation 36 'alloca' 'add118_118_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add131_119_loc = alloca i64 1"   --->   Operation 37 'alloca' 'add131_119_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add151_120_loc = alloca i64 1"   --->   Operation 38 'alloca' 'add151_120_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add180_121_loc = alloca i64 1"   --->   Operation 39 'alloca' 'add180_121_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add8122_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add8122_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 41 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 42 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 43 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 44 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 45 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 46 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 47 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 48 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 49 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 50 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%out1_w = alloca i64 1" [d3.cpp:12]   --->   Operation 51 'alloca' 'out1_w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arr = alloca i64 1" [d3.cpp:13]   --->   Operation 52 'alloca' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arr_1 = alloca i64 1" [d3.cpp:13]   --->   Operation 53 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:17]   --->   Operation 54 'partselect' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 55 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln17_1" [d3.cpp:17]   --->   Operation 56 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17" [d3.cpp:17]   --->   Operation 57 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 58 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 59 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 60 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 61 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 62 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 63 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 64 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 65 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln17_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d3.cpp:17]   --->   Operation 67 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 69 [1/2] (1.22ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln17_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d3.cpp:17]   --->   Operation 69 'call' 'call_ln17' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.67>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 0"   --->   Operation 70 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [2/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr" [d3.cpp:30]   --->   Operation 71 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 1" [d3.cpp:30]   --->   Operation 72 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 1" [d3.cpp:30]   --->   Operation 73 'getelementptr' 'arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%arr_addr_2 = getelementptr i64 %arr, i64 0, i64 2" [d3.cpp:30]   --->   Operation 74 'getelementptr' 'arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [2/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr_1" [d3.cpp:30]   --->   Operation 75 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_12 : Operation 76 [2/2] (0.67ns)   --->   "%arr_1_load_1 = load i3 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 76 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_12 : Operation 77 [2/2] (0.67ns)   --->   "%arr_load_1 = load i3 %arr_addr_2" [d3.cpp:30]   --->   Operation 77 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 13 <SV = 12> <Delay = 3.42>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 78 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%empty_27 = trunc i32 %arg1_r_9_loc_load"   --->   Operation 79 'trunc' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_13 : [1/1] (0.57ns)   --->   Input mux for Operation 80 '%mul16 = mul i32 %arg1_r_9_loc_load, i32 38'
ST_13 : Operation 80 [1/1] (2.84ns)   --->   "%mul16 = mul i32 %arg1_r_9_loc_load, i32 38"   --->   Operation 80 'mul' 'mul16' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 81 [1/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr" [d3.cpp:30]   --->   Operation 81 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%arr_1_addr_2 = getelementptr i64 %arr_1, i64 0, i64 2" [d3.cpp:30]   --->   Operation 82 'getelementptr' 'arr_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%arr_addr_3 = getelementptr i64 %arr, i64 0, i64 3" [d3.cpp:30]   --->   Operation 83 'getelementptr' 'arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%arr_1_addr_3 = getelementptr i64 %arr_1, i64 0, i64 3" [d3.cpp:30]   --->   Operation 84 'getelementptr' 'arr_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%arr_addr_4 = getelementptr i64 %arr, i64 0, i64 4" [d3.cpp:30]   --->   Operation 85 'getelementptr' 'arr_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr_1" [d3.cpp:30]   --->   Operation 86 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 87 [1/2] (0.67ns)   --->   "%arr_1_load_1 = load i3 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 87 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 88 [1/2] (0.67ns)   --->   "%arr_load_1 = load i3 %arr_addr_2" [d3.cpp:30]   --->   Operation 88 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 89 [2/2] (0.67ns)   --->   "%arr_1_load_2 = load i3 %arr_1_addr_2" [d3.cpp:30]   --->   Operation 89 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 90 [2/2] (0.67ns)   --->   "%arr_load_2 = load i3 %arr_addr_3" [d3.cpp:30]   --->   Operation 90 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 91 [2/2] (0.67ns)   --->   "%arr_1_load_3 = load i3 %arr_1_addr_3" [d3.cpp:30]   --->   Operation 91 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 92 [2/2] (0.67ns)   --->   "%arr_load_3 = load i3 %arr_addr_4" [d3.cpp:30]   --->   Operation 92 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 14 <SV = 13> <Delay = 5.18>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 93 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 94 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 95 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 96 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%empty_28 = trunc i32 %arg1_r_8_loc_load"   --->   Operation 97 'trunc' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%empty_29 = trunc i32 %arg1_r_7_loc_load"   --->   Operation 98 'trunc' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%empty_30 = trunc i32 %arg1_r_6_loc_load"   --->   Operation 99 'trunc' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%empty_31 = trunc i32 %arg1_r_5_loc_load"   --->   Operation 100 'trunc' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%conv17 = zext i32 %mul16"   --->   Operation 101 'zext' 'conv17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %arg1_r_8_loc_load" [d3.cpp:30]   --->   Operation 102 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.98ns)   --->   Input mux for Operation 103 '%mul_ln30 = mul i64 %conv17, i64 %zext_ln30'
ST_14 : Operation 103 [1/1] (2.43ns)   --->   "%mul_ln30 = mul i64 %conv17, i64 %zext_ln30" [d3.cpp:30]   --->   Operation 103 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 104 [1/1] (1.08ns)   --->   "%add_ln30 = add i64 %arr_1_load, i64 %mul_ln30" [d3.cpp:30]   --->   Operation 104 'add' 'add_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i32 %mul16" [d3.cpp:30]   --->   Operation 105 'zext' 'zext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i32 %arg1_r_7_loc_load" [d3.cpp:30]   --->   Operation 106 'zext' 'zext_ln30_8' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.75ns)   --->   Input mux for Operation 107 '%mul_ln30_1 = mul i63 %zext_ln30_5, i63 %zext_ln30_8'
ST_14 : Operation 107 [1/1] (2.66ns)   --->   "%mul_ln30_1 = mul i63 %zext_ln30_5, i63 %zext_ln30_8" [d3.cpp:30]   --->   Operation 107 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_1, i1 0" [d3.cpp:30]   --->   Operation 108 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i32 %arg1_r_6_loc_load" [d3.cpp:30]   --->   Operation 109 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.98ns)   --->   Input mux for Operation 110 '%mul_ln30_2 = mul i64 %conv17, i64 %zext_ln30_2'
ST_14 : Operation 110 [1/1] (2.43ns)   --->   "%mul_ln30_2 = mul i64 %conv17, i64 %zext_ln30_2" [d3.cpp:30]   --->   Operation 110 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln30_9 = zext i32 %arg1_r_5_loc_load" [d3.cpp:30]   --->   Operation 111 'zext' 'zext_ln30_9' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.75ns)   --->   Input mux for Operation 112 '%mul_ln30_3 = mul i63 %zext_ln30_5, i63 %zext_ln30_9'
ST_14 : Operation 112 [1/1] (2.66ns)   --->   "%mul_ln30_3 = mul i63 %zext_ln30_5, i63 %zext_ln30_9" [d3.cpp:30]   --->   Operation 112 'mul' 'mul_ln30_3' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln30_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_3, i1 0" [d3.cpp:30]   --->   Operation 113 'bitconcatenate' 'shl_ln30_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (1.08ns)   --->   "%add_ln30_1 = add i64 %arr_load, i64 %shl_ln" [d3.cpp:30]   --->   Operation 114 'add' 'add_ln30_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (1.08ns)   --->   "%add_ln30_2 = add i64 %arr_1_load_1, i64 %mul_ln30_2" [d3.cpp:30]   --->   Operation 115 'add' 'add_ln30_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/1] (1.08ns)   --->   "%add_ln30_3 = add i64 %arr_load_1, i64 %shl_ln30_1" [d3.cpp:30]   --->   Operation 116 'add' 'add_ln30_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/2] (0.67ns)   --->   "%arr_1_load_2 = load i3 %arr_1_addr_2" [d3.cpp:30]   --->   Operation 117 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 118 [1/2] (0.67ns)   --->   "%arr_load_2 = load i3 %arr_addr_3" [d3.cpp:30]   --->   Operation 118 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 119 [1/2] (0.67ns)   --->   "%arr_1_load_3 = load i3 %arr_1_addr_3" [d3.cpp:30]   --->   Operation 119 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 120 [1/2] (0.67ns)   --->   "%arr_load_3 = load i3 %arr_addr_4" [d3.cpp:30]   --->   Operation 120 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 121 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i3 %arr_1_addr" [d3.cpp:30]   --->   Operation 121 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 122 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_1, i3 %arr_addr_1" [d3.cpp:30]   --->   Operation 122 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 123 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_2, i3 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 123 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 124 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_3, i3 %arr_addr_2" [d3.cpp:30]   --->   Operation 124 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : [1/1] (0.57ns)   --->   Input mux for Operation 125 '%mul45 = mul i32 %arg1_r_8_loc_load, i32 19'
ST_14 : Operation 125 [1/1] (2.84ns)   --->   "%mul45 = mul i32 %arg1_r_8_loc_load, i32 19"   --->   Operation 125 'mul' 'mul45' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.18>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 126 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%empty_26 = trunc i32 %arg1_r_4_loc_load"   --->   Operation 127 'trunc' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 128 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 129 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 130 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i32 %arg1_r_4_loc_load" [d3.cpp:30]   --->   Operation 131 'zext' 'zext_ln30_4' <Predicate = true> <Delay = 0.00>
ST_15 : [1/1] (0.98ns)   --->   Input mux for Operation 132 '%mul_ln30_4 = mul i64 %conv17, i64 %zext_ln30_4'
ST_15 : Operation 132 [1/1] (2.43ns)   --->   "%mul_ln30_4 = mul i64 %conv17, i64 %zext_ln30_4" [d3.cpp:30]   --->   Operation 132 'mul' 'mul_ln30_4' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln30_10 = zext i32 %arg1_r_3_loc_load" [d3.cpp:30]   --->   Operation 133 'zext' 'zext_ln30_10' <Predicate = true> <Delay = 0.00>
ST_15 : [1/1] (0.75ns)   --->   Input mux for Operation 134 '%mul_ln30_5 = mul i63 %zext_ln30_5, i63 %zext_ln30_10'
ST_15 : Operation 134 [1/1] (2.66ns)   --->   "%mul_ln30_5 = mul i63 %zext_ln30_5, i63 %zext_ln30_10" [d3.cpp:30]   --->   Operation 134 'mul' 'mul_ln30_5' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln30_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_5, i1 0" [d3.cpp:30]   --->   Operation 135 'bitconcatenate' 'shl_ln30_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i32 %arg1_r_2_loc_load" [d3.cpp:30]   --->   Operation 136 'zext' 'zext_ln30_6' <Predicate = true> <Delay = 0.00>
ST_15 : [1/1] (0.98ns)   --->   Input mux for Operation 137 '%mul_ln30_6 = mul i64 %conv17, i64 %zext_ln30_6'
ST_15 : Operation 137 [1/1] (2.43ns)   --->   "%mul_ln30_6 = mul i64 %conv17, i64 %zext_ln30_6" [d3.cpp:30]   --->   Operation 137 'mul' 'mul_ln30_6' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln30_11 = zext i32 %arg1_r_1_loc_load" [d3.cpp:30]   --->   Operation 138 'zext' 'zext_ln30_11' <Predicate = true> <Delay = 0.00>
ST_15 : [1/1] (0.75ns)   --->   Input mux for Operation 139 '%mul_ln30_7 = mul i63 %zext_ln30_5, i63 %zext_ln30_11'
ST_15 : Operation 139 [1/1] (2.66ns)   --->   "%mul_ln30_7 = mul i63 %zext_ln30_5, i63 %zext_ln30_11" [d3.cpp:30]   --->   Operation 139 'mul' 'mul_ln30_7' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln30_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_7, i1 0" [d3.cpp:30]   --->   Operation 140 'bitconcatenate' 'shl_ln30_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (1.08ns)   --->   "%add_ln30_4 = add i64 %arr_1_load_2, i64 %mul_ln30_4" [d3.cpp:30]   --->   Operation 141 'add' 'add_ln30_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 142 [1/1] (1.08ns)   --->   "%add_ln30_5 = add i64 %arr_load_2, i64 %shl_ln30_2" [d3.cpp:30]   --->   Operation 142 'add' 'add_ln30_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 143 [1/1] (1.08ns)   --->   "%add_ln30_6 = add i64 %arr_1_load_3, i64 %mul_ln30_6" [d3.cpp:30]   --->   Operation 143 'add' 'add_ln30_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (1.08ns)   --->   "%add_ln30_7 = add i64 %arr_load_3, i64 %shl_ln30_3" [d3.cpp:30]   --->   Operation 144 'add' 'add_ln30_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 145 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_4, i3 %arr_1_addr_2" [d3.cpp:30]   --->   Operation 145 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 146 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_5, i3 %arr_addr_3" [d3.cpp:30]   --->   Operation 146 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 147 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_6, i3 %arr_1_addr_3" [d3.cpp:30]   --->   Operation 147 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 148 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_7, i3 %arr_addr_4" [d3.cpp:30]   --->   Operation 148 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%conv46 = zext i32 %mul45"   --->   Operation 149 'zext' 'conv46' <Predicate = true> <Delay = 0.00>
ST_15 : [1/1] (0.98ns)   --->   Input mux for Operation 150 '%mul157 = mul i64 %conv46, i64 %zext_ln30'
ST_15 : Operation 150 [1/1] (2.43ns)   --->   "%mul157 = mul i64 %conv46, i64 %zext_ln30" [d3.cpp:30]   --->   Operation 150 'mul' 'mul157' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%conv206 = zext i32 %arg1_r_9_loc_load"   --->   Operation 151 'zext' 'conv206' <Predicate = true> <Delay = 0.00>
ST_15 : [1/1] (0.98ns)   --->   Input mux for Operation 152 '%mul211 = mul i64 %conv17, i64 %conv206'
ST_15 : Operation 152 [1/1] (2.43ns)   --->   "%mul211 = mul i64 %conv17, i64 %conv206"   --->   Operation 152 'mul' 'mul211' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.72>
ST_16 : Operation 153 [2/2] (0.72ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_1, i64 %arr, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %mul45, i32 %arg1_r_2_loc_load"   --->   Operation 153 'call' 'call_ln0' <Predicate = true> <Delay = 0.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 154 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_1, i64 %arr, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %mul45, i32 %arg1_r_2_loc_load"   --->   Operation 154 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.67>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 0"   --->   Operation 155 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%arr_1_addr_4 = getelementptr i64 %arr_1, i64 0, i64 4"   --->   Operation 156 'getelementptr' 'arr_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 157 [2/2] (0.67ns)   --->   "%arr_1_load_4 = load i3 %arr_1_addr_4" [d3.cpp:50]   --->   Operation 157 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_18 : Operation 158 [2/2] (0.67ns)   --->   "%arr_load_4 = load i3 %arr_addr" [d3.cpp:60]   --->   Operation 158 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_18 : Operation 159 [2/2] (0.67ns)   --->   "%arr_load_5 = load i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 159 'load' 'arr_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 19 <SV = 18> <Delay = 3.42>
ST_19 : Operation 160 [1/2] (0.67ns)   --->   "%arr_1_load_4 = load i3 %arr_1_addr_4" [d3.cpp:50]   --->   Operation 160 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 161 [1/2] (0.67ns)   --->   "%arr_load_4 = load i3 %arr_addr" [d3.cpp:60]   --->   Operation 161 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 162 [2/2] (0.67ns)   --->   "%arr_1_load_5 = load i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 162 'load' 'arr_1_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 163 [1/2] (0.67ns)   --->   "%arr_load_5 = load i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 163 'load' 'arr_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 164 [2/2] (0.67ns)   --->   "%arr_1_load_6 = load i3 %arr_1_addr_1" [d3.cpp:64]   --->   Operation 164 'load' 'arr_1_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : [1/1] (0.57ns)   --->   Input mux for Operation 165 '%mul219 = mul i32 %arg1_r_7_loc_load, i32 38'
ST_19 : Operation 165 [1/1] (2.84ns)   --->   "%mul219 = mul i32 %arg1_r_7_loc_load, i32 38"   --->   Operation 165 'mul' 'mul219' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.57ns)   --->   Input mux for Operation 166 '%mul244 = mul i32 %arg1_r_6_loc_load, i32 19'
ST_19 : Operation 166 [1/1] (2.84ns)   --->   "%mul244 = mul i32 %arg1_r_6_loc_load, i32 19"   --->   Operation 166 'mul' 'mul244' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.57ns)   --->   Input mux for Operation 167 '%mul316 = mul i32 %arg1_r_5_loc_load, i32 38'
ST_19 : Operation 167 [1/1] (2.84ns)   --->   "%mul316 = mul i32 %arg1_r_5_loc_load, i32 38"   --->   Operation 167 'mul' 'mul316' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 168 [2/2] (0.67ns)   --->   "%arr_load_6 = load i3 %arr_addr_3" [d3.cpp:86]   --->   Operation 168 'load' 'arr_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 169 [2/2] (0.67ns)   --->   "%arr_load_7 = load i3 %arr_addr_4" [d3.cpp:97]   --->   Operation 169 'load' 'arr_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 20 <SV = 19> <Delay = 6.17>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 170 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i32 %arg1_r_7_loc_load" [d3.cpp:30]   --->   Operation 171 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i32 %arg1_r_5_loc_load" [d3.cpp:30]   --->   Operation 172 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i32 %arg1_r_1_loc_load" [d3.cpp:30]   --->   Operation 173 'zext' 'zext_ln30_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 174 [2/2] (0.42ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_1_load_4, i32 %arg1_r_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i31 %empty_31, i31 %empty_30, i31 %empty_29, i31 %empty_28, i31 %empty_27, i64 %add8122_loc" [d3.cpp:50]   --->   Operation 174 'call' 'call_ln50' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 175 [1/2] (0.67ns)   --->   "%arr_1_load_5 = load i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 175 'load' 'arr_1_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 176 [1/2] (0.67ns)   --->   "%arr_1_load_6 = load i3 %arr_1_addr_1" [d3.cpp:64]   --->   Operation 176 'load' 'arr_1_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 177 [2/2] (0.42ns)   --->   "%call_ln64 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, i64 %arr_1_load_6, i64 %arr_load_5, i64 %arr_1_load_5, i64 %arr_load_4, i32 %arg1_r_loc_load, i32 %arg1_r_2_loc_load, i31 %empty_28, i31 %empty_30, i31 %empty_29, i31 %empty_31, i31 %empty_26, i32 %arg1_r_3_loc_load, i32 %arg1_r_1_loc_load, i64 %mul157, i64 %add180_121_loc, i64 %add151_120_loc, i64 %add131_119_loc, i64 %add118_118_loc" [d3.cpp:64]   --->   Operation 177 'call' 'call_ln64' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : [1/1] (0.98ns)   --->   Input mux for Operation 178 '%mul202 = mul i64 %zext_ln30_4, i64 %zext_ln30_4'
ST_20 : Operation 178 [1/1] (2.43ns)   --->   "%mul202 = mul i64 %zext_ln30_4, i64 %zext_ln30_4" [d3.cpp:30]   --->   Operation 178 'mul' 'mul202' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%conv220 = zext i32 %mul219"   --->   Operation 179 'zext' 'conv220' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.98ns)   --->   Input mux for Operation 180 '%mul221 = mul i64 %conv220, i64 %zext_ln30_2'
ST_20 : Operation 180 [1/1] (2.43ns)   --->   "%mul221 = mul i64 %conv220, i64 %zext_ln30_2" [d3.cpp:30]   --->   Operation 180 'mul' 'mul221' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%conv225 = zext i32 %arg1_r_loc_load"   --->   Operation 181 'zext' 'conv225' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%empty_32 = shl i32 %arg1_r_3_loc_load, i32 1"   --->   Operation 182 'shl' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "%conv228 = zext i32 %empty_32"   --->   Operation 183 'zext' 'conv228' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.98ns)   --->   Input mux for Operation 184 '%mul229 = mul i64 %conv228, i64 %conv225'
ST_20 : Operation 184 [1/1] (2.43ns)   --->   "%mul229 = mul i64 %conv228, i64 %conv225"   --->   Operation 184 'mul' 'mul229' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "%empty_33 = shl i32 %arg1_r_2_loc_load, i32 1"   --->   Operation 185 'shl' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%conv236 = zext i32 %empty_33"   --->   Operation 186 'zext' 'conv236' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.98ns)   --->   Input mux for Operation 187 '%mul237 = mul i64 %conv236, i64 %zext_ln30_7'
ST_20 : Operation 187 [1/1] (2.43ns)   --->   "%mul237 = mul i64 %conv236, i64 %zext_ln30_7" [d3.cpp:30]   --->   Operation 187 'mul' 'mul237' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 188 [1/1] (0.00ns)   --->   "%conv245 = zext i32 %mul244"   --->   Operation 188 'zext' 'conv245' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.98ns)   --->   Input mux for Operation 189 '%mul246 = mul i64 %conv245, i64 %zext_ln30_2'
ST_20 : Operation 189 [1/1] (2.43ns)   --->   "%mul246 = mul i64 %conv245, i64 %zext_ln30_2" [d3.cpp:30]   --->   Operation 189 'mul' 'mul246' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.98ns)   --->   Input mux for Operation 190 '%mul254 = mul i64 %conv236, i64 %conv225'
ST_20 : Operation 190 [1/1] (2.43ns)   --->   "%mul254 = mul i64 %conv236, i64 %conv225"   --->   Operation 190 'mul' 'mul254' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%empty_34 = shl i32 %arg1_r_1_loc_load, i32 1"   --->   Operation 191 'shl' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%conv261 = zext i32 %empty_34"   --->   Operation 192 'zext' 'conv261' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.98ns)   --->   Input mux for Operation 193 '%mul262 = mul i64 %conv261, i64 %zext_ln30_7'
ST_20 : Operation 193 [1/1] (2.43ns)   --->   "%mul262 = mul i64 %conv261, i64 %zext_ln30_7" [d3.cpp:30]   --->   Operation 193 'mul' 'mul262' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "%mul219_cast = zext i32 %mul219"   --->   Operation 194 'zext' 'mul219_cast' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.75ns)   --->   Input mux for Operation 195 '%mul2723441 = mul i63 %mul219_cast, i63 %zext_ln30_9'
ST_20 : Operation 195 [1/1] (2.66ns)   --->   "%mul2723441 = mul i63 %mul219_cast, i63 %zext_ln30_9" [d3.cpp:30]   --->   Operation 195 'mul' 'mul2723441' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2723441, i1 0" [d3.cpp:30]   --->   Operation 196 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%mul244_cast = zext i32 %mul244"   --->   Operation 197 'zext' 'mul244_cast' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.75ns)   --->   Input mux for Operation 198 '%mul2823339 = mul i63 %mul244_cast, i63 %zext_ln30_9'
ST_20 : Operation 198 [1/1] (2.66ns)   --->   "%mul2823339 = mul i63 %mul244_cast, i63 %zext_ln30_9" [d3.cpp:30]   --->   Operation 198 'mul' 'mul2823339' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.98ns)   --->   Input mux for Operation 199 '%mul290 = mul i64 %conv261, i64 %conv225'
ST_20 : Operation 199 [1/1] (2.43ns)   --->   "%mul290 = mul i64 %conv261, i64 %conv225"   --->   Operation 199 'mul' 'mul290' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.98ns)   --->   Input mux for Operation 200 '%mul299 = mul i64 %conv220, i64 %zext_ln30_4'
ST_20 : Operation 200 [1/1] (2.43ns)   --->   "%mul299 = mul i64 %conv220, i64 %zext_ln30_4" [d3.cpp:30]   --->   Operation 200 'mul' 'mul299' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%arg1_r_4_cast38 = zext i32 %arg1_r_4_loc_load"   --->   Operation 201 'zext' 'arg1_r_4_cast38' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.75ns)   --->   Input mux for Operation 202 '%mul3093237 = mul i63 %mul244_cast, i63 %arg1_r_4_cast38'
ST_20 : Operation 202 [1/1] (2.66ns)   --->   "%mul3093237 = mul i63 %mul244_cast, i63 %arg1_r_4_cast38"   --->   Operation 202 'mul' 'mul3093237' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%conv317 = zext i32 %mul316"   --->   Operation 203 'zext' 'conv317' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.98ns)   --->   Input mux for Operation 204 '%mul318 = mul i64 %conv317, i64 %zext_ln30_3'
ST_20 : Operation 204 [1/1] (2.43ns)   --->   "%mul318 = mul i64 %conv317, i64 %zext_ln30_3" [d3.cpp:30]   --->   Operation 204 'mul' 'mul318' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.98ns)   --->   Input mux for Operation 205 '%mul325 = mul i64 %conv225, i64 %conv225'
ST_20 : Operation 205 [1/1] (2.43ns)   --->   "%mul325 = mul i64 %conv225, i64 %conv225"   --->   Operation 205 'mul' 'mul325' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.75ns)   --->   Input mux for Operation 206 '%mul3353135 = mul i63 %mul219_cast, i63 %zext_ln30_10'
ST_20 : Operation 206 [1/1] (2.66ns)   --->   "%mul3353135 = mul i63 %mul219_cast, i63 %zext_ln30_10" [d3.cpp:30]   --->   Operation 206 'mul' 'mul3353135' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 207 [1/1] (0.00ns)   --->   "%mul6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3353135, i1 0" [d3.cpp:30]   --->   Operation 207 'bitconcatenate' 'mul6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 208 [1/1] (0.00ns)   --->   "%empty_35 = shl i32 %arg1_r_4_loc_load, i32 1"   --->   Operation 208 'shl' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 209 [1/1] (0.00ns)   --->   "%conv343 = zext i32 %empty_35"   --->   Operation 209 'zext' 'conv343' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.98ns)   --->   Input mux for Operation 210 '%mul344 = mul i64 %conv343, i64 %conv225'
ST_20 : Operation 210 [1/1] (2.43ns)   --->   "%mul344 = mul i64 %conv343, i64 %conv225"   --->   Operation 210 'mul' 'mul344' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "%empty_36 = shl i32 %arg1_r_3_loc_load, i32 2"   --->   Operation 211 'shl' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%conv352 = zext i32 %empty_36"   --->   Operation 212 'zext' 'conv352' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.98ns)   --->   Input mux for Operation 213 '%mul353 = mul i64 %conv352, i64 %zext_ln30_7'
ST_20 : Operation 213 [1/1] (2.43ns)   --->   "%mul353 = mul i64 %conv352, i64 %zext_ln30_7" [d3.cpp:30]   --->   Operation 213 'mul' 'mul353' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.98ns)   --->   Input mux for Operation 214 '%mul360 = mul i64 %zext_ln30_6, i64 %zext_ln30_6'
ST_20 : Operation 214 [1/1] (2.43ns)   --->   "%mul360 = mul i64 %zext_ln30_6, i64 %zext_ln30_6" [d3.cpp:30]   --->   Operation 214 'mul' 'mul360' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.98ns)   --->   Input mux for Operation 215 '%mul369 = mul i64 %conv220, i64 %zext_ln30_1'
ST_20 : Operation 215 [1/1] (2.43ns)   --->   "%mul369 = mul i64 %conv220, i64 %zext_ln30_1" [d3.cpp:30]   --->   Operation 215 'mul' 'mul369' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 216 [1/1] (1.08ns)   --->   "%add_ln77 = add i64 %mul211, i64 %mul202" [d3.cpp:77]   --->   Operation 216 'add' 'add_ln77' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i64 %add_ln77" [d3.cpp:78]   --->   Operation 217 'trunc' 'trunc_ln78_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 218 [2/2] (0.67ns)   --->   "%arr_1_load_7 = load i3 %arr_1_addr_2" [d3.cpp:81]   --->   Operation 218 'load' 'arr_1_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_1 = add i64 %mul237, i64 %mul221" [d3.cpp:82]   --->   Operation 219 'add' 'add_ln82_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 220 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln82 = add i64 %add_ln82_1, i64 %mul229" [d3.cpp:82]   --->   Operation 220 'add' 'add_ln82' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln83_1 = trunc i64 %add_ln82" [d3.cpp:83]   --->   Operation 221 'trunc' 'trunc_ln83_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 222 [1/2] (0.67ns)   --->   "%arr_load_6 = load i3 %arr_addr_3" [d3.cpp:86]   --->   Operation 222 'load' 'arr_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_1 = add i64 %mul262, i64 %mul246" [d3.cpp:87]   --->   Operation 223 'add' 'add_ln87_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 224 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln87 = add i64 %add_ln87_1, i64 %mul254" [d3.cpp:87]   --->   Operation 224 'add' 'add_ln87' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i63 %mul2723441" [d3.cpp:88]   --->   Operation 225 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln88_1 = trunc i64 %add_ln87" [d3.cpp:88]   --->   Operation 226 'trunc' 'trunc_ln88_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i64 %arr_load_6" [d3.cpp:89]   --->   Operation 227 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_1 = add i64 %add_ln87, i64 %mul3" [d3.cpp:89]   --->   Operation 228 'add' 'add_ln89_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 229 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln89 = add i64 %add_ln89_1, i64 %arr_load_6" [d3.cpp:89]   --->   Operation 229 'add' 'add_ln89' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 230 [2/2] (0.67ns)   --->   "%arr_1_load_8 = load i3 %arr_1_addr_3" [d3.cpp:92]   --->   Operation 230 'load' 'arr_1_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 231 [1/1] (1.08ns)   --->   "%add_ln93_1 = add i64 %mul290, i64 %mul299" [d3.cpp:93]   --->   Operation 231 'add' 'add_ln93_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i63 %mul2823339" [d3.cpp:93]   --->   Operation 232 'trunc' 'trunc_ln93' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = trunc i64 %add_ln93_1" [d3.cpp:93]   --->   Operation 233 'trunc' 'trunc_ln93_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 234 [1/2] (0.67ns)   --->   "%arr_load_7 = load i3 %arr_addr_4" [d3.cpp:97]   --->   Operation 234 'load' 'arr_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 235 [1/1] (1.08ns)   --->   "%add_ln97 = add i64 %mul318, i64 %mul325" [d3.cpp:97]   --->   Operation 235 'add' 'add_ln97' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i63 %mul3093237" [d3.cpp:98]   --->   Operation 236 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln98, i1 0" [d3.cpp:98]   --->   Operation 237 'bitconcatenate' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln98_1 = trunc i64 %add_ln97" [d3.cpp:98]   --->   Operation 238 'trunc' 'trunc_ln98_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i63 %mul3353135" [d3.cpp:99]   --->   Operation 239 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln99, i1 0" [d3.cpp:99]   --->   Operation 240 'bitconcatenate' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i64 %arr_load_7" [d3.cpp:100]   --->   Operation 241 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 242 [1/1] (1.08ns)   --->   "%add_ln100_2 = add i64 %mul6, i64 %add_ln97" [d3.cpp:100]   --->   Operation 242 'add' 'add_ln100_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 243 [2/2] (0.67ns)   --->   "%arr_load_8 = load i3 %arr_addr_2" [d3.cpp:103]   --->   Operation 243 'load' 'arr_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 244 [1/1] (1.08ns)   --->   "%add_ln105_1 = add i64 %mul360, i64 %mul344" [d3.cpp:105]   --->   Operation 244 'add' 'add_ln105_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 245 [1/1] (1.08ns)   --->   "%add_ln105_2 = add i64 %mul353, i64 %mul369" [d3.cpp:105]   --->   Operation 245 'add' 'add_ln105_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i64 %add_ln105_1" [d3.cpp:105]   --->   Operation 246 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i64 %add_ln105_2" [d3.cpp:105]   --->   Operation 247 'trunc' 'trunc_ln105_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (0.67ns)   --->   "%store_ln89 = store i64 %add_ln89, i3 %arr_addr_3" [d3.cpp:89]   --->   Operation 248 'store' 'store_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_11 = add i26 %trunc_ln7, i26 %trunc_ln8" [d3.cpp:113]   --->   Operation 249 'add' 'add_ln113_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 250 [1/1] (0.95ns)   --->   "%add_ln113_12 = add i26 %trunc_ln98_1, i26 %trunc_ln100" [d3.cpp:113]   --->   Operation 250 'add' 'add_ln113_12' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 251 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln113_10 = add i26 %add_ln113_12, i26 %add_ln113_11" [d3.cpp:113]   --->   Operation 251 'add' 'add_ln113_10' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 7.09>
ST_21 : Operation 252 [1/2] (0.67ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_1_load_4, i32 %arg1_r_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i31 %empty_31, i31 %empty_30, i31 %empty_29, i31 %empty_28, i31 %empty_27, i64 %add8122_loc" [d3.cpp:50]   --->   Operation 252 'call' 'call_ln50' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 253 [1/2] (0.00ns)   --->   "%call_ln64 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, i64 %arr_1_load_6, i64 %arr_load_5, i64 %arr_1_load_5, i64 %arr_load_4, i32 %arg1_r_loc_load, i32 %arg1_r_2_loc_load, i31 %empty_28, i31 %empty_30, i31 %empty_29, i31 %empty_31, i31 %empty_26, i32 %arg1_r_3_loc_load, i32 %arg1_r_1_loc_load, i64 %mul157, i64 %add180_121_loc, i64 %add151_120_loc, i64 %add131_119_loc, i64 %add118_118_loc" [d3.cpp:64]   --->   Operation 253 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 254 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2823339, i1 0" [d3.cpp:30]   --->   Operation 254 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3093237, i1 0"   --->   Operation 255 'bitconcatenate' 'mul5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 256 [1/2] (0.67ns)   --->   "%arr_1_load_7 = load i3 %arr_1_addr_2" [d3.cpp:81]   --->   Operation 256 'load' 'arr_1_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i64 %arr_1_load_7" [d3.cpp:83]   --->   Operation 257 'trunc' 'trunc_ln83' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 258 [1/1] (1.08ns)   --->   "%add_ln83 = add i64 %arr_1_load_7, i64 %add_ln82" [d3.cpp:83]   --->   Operation 258 'add' 'add_ln83' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln88, i1 0" [d3.cpp:88]   --->   Operation 259 'bitconcatenate' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 260 [1/2] (0.67ns)   --->   "%arr_1_load_8 = load i3 %arr_1_addr_3" [d3.cpp:92]   --->   Operation 260 'load' 'arr_1_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln5 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i24.i1, i24 %trunc_ln93, i1 0" [d3.cpp:93]   --->   Operation 261 'bitconcatenate' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln93 = add i64 %add_ln93_1, i64 %mul4" [d3.cpp:93]   --->   Operation 262 'add' 'add_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i64 %arr_1_load_8" [d3.cpp:94]   --->   Operation 263 'trunc' 'trunc_ln94' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln94_1 = add i25 %trunc_ln93_1, i25 %trunc_ln5" [d3.cpp:94]   --->   Operation 264 'add' 'add_ln94_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 265 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln94 = add i64 %arr_1_load_8, i64 %add_ln93" [d3.cpp:94]   --->   Operation 265 'add' 'add_ln94' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_1 = add i64 %arr_load_7, i64 %mul5" [d3.cpp:100]   --->   Operation 266 'add' 'add_ln100_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 267 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln100 = add i64 %add_ln100_2, i64 %add_ln100_1" [d3.cpp:100]   --->   Operation 267 'add' 'add_ln100' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 268 [1/2] (0.67ns)   --->   "%arr_load_8 = load i3 %arr_addr_2" [d3.cpp:103]   --->   Operation 268 'load' 'arr_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105 = add i64 %add_ln105_2, i64 %add_ln105_1" [d3.cpp:105]   --->   Operation 269 'add' 'add_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %arr_load_8" [d3.cpp:106]   --->   Operation 270 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_1 = add i26 %trunc_ln105_1, i26 %trunc_ln105" [d3.cpp:106]   --->   Operation 271 'add' 'add_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 272 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106 = add i64 %arr_load_8, i64 %add_ln105" [d3.cpp:106]   --->   Operation 272 'add' 'add_ln106' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 273 [1/1] (0.67ns)   --->   "%store_ln83 = store i64 %add_ln83, i3 %arr_1_addr_2" [d3.cpp:83]   --->   Operation 273 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 274 [1/1] (0.67ns)   --->   "%store_ln94 = store i64 %add_ln94, i3 %arr_1_addr_3" [d3.cpp:94]   --->   Operation 274 'store' 'store_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 275 [1/1] (0.67ns)   --->   "%store_ln100 = store i64 %add_ln100, i3 %arr_addr_4" [d3.cpp:100]   --->   Operation 275 'store' 'store_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 276 [1/1] (0.67ns)   --->   "%store_ln106 = store i64 %add_ln106, i3 %arr_addr_2" [d3.cpp:106]   --->   Operation 276 'store' 'store_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln100, i32 26, i32 63" [d3.cpp:113]   --->   Operation 277 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i38 %lshr_ln2" [d3.cpp:113]   --->   Operation 278 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln100, i32 26, i32 50" [d3.cpp:113]   --->   Operation 279 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 280 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %zext_ln113_2, i64 %add_ln94" [d3.cpp:113]   --->   Operation 280 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "%lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63" [d3.cpp:113]   --->   Operation 281 'partselect' 'lshr_ln113_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i39 %lshr_ln113_1" [d3.cpp:113]   --->   Operation 282 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50" [d3.cpp:113]   --->   Operation 283 'partselect' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 284 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %zext_ln113_3, i64 %add_ln89" [d3.cpp:113]   --->   Operation 284 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63" [d3.cpp:113]   --->   Operation 285 'partselect' 'lshr_ln113_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i38 %lshr_ln113_2" [d3.cpp:113]   --->   Operation 286 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50" [d3.cpp:113]   --->   Operation 287 'partselect' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 288 [1/1] (1.08ns)   --->   "%add_ln113_2 = add i64 %zext_ln113_4, i64 %add_ln83" [d3.cpp:113]   --->   Operation 288 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 289 [1/1] (0.00ns)   --->   "%lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63" [d3.cpp:113]   --->   Operation 289 'partselect' 'lshr_ln113_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i39 %lshr_ln113_3" [d3.cpp:113]   --->   Operation 290 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50" [d3.cpp:113]   --->   Operation 291 'partselect' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 292 [1/1] (1.08ns)   --->   "%add_ln113_3 = add i64 %zext_ln113_5, i64 %add_ln106" [d3.cpp:113]   --->   Operation 292 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 293 [1/1] (0.00ns)   --->   "%lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63" [d3.cpp:113]   --->   Operation 293 'partselect' 'lshr_ln113_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50" [d3.cpp:113]   --->   Operation 294 'partselect' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 295 [1/1] (0.94ns)   --->   "%add_ln114_3 = add i25 %trunc_ln94, i25 %trunc_ln" [d3.cpp:114]   --->   Operation 295 'add' 'add_ln114_3' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 296 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln114_2 = add i25 %add_ln114_3, i25 %add_ln94_1" [d3.cpp:114]   --->   Operation 296 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_3 = add i26 %trunc_ln88_1, i26 %trunc_ln3" [d3.cpp:115]   --->   Operation 297 'add' 'add_ln115_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 298 [1/1] (0.95ns)   --->   "%add_ln115_4 = add i26 %trunc_ln89, i26 %trunc_ln113_2" [d3.cpp:115]   --->   Operation 298 'add' 'add_ln115_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 299 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln115_2 = add i26 %add_ln115_4, i26 %add_ln115_3" [d3.cpp:115]   --->   Operation 299 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_1 = add i25 %trunc_ln83, i25 %trunc_ln113_3" [d3.cpp:116]   --->   Operation 300 'add' 'add_ln116_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 301 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln116 = add i25 %add_ln116_1, i25 %trunc_ln83_1" [d3.cpp:116]   --->   Operation 301 'add' 'add_ln116' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i25 %add_ln116" [d3.cpp:116]   --->   Operation 302 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 303 [1/1] (0.00ns)   --->   "%out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3" [d3.cpp:116]   --->   Operation 303 'getelementptr' 'out1_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 304 [1/1] (0.67ns)   --->   "%store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3" [d3.cpp:116]   --->   Operation 304 'store' 'store_ln116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_21 : Operation 305 [1/1] (0.95ns)   --->   "%add_ln117_1 = add i26 %trunc_ln106, i26 %trunc_ln113_4" [d3.cpp:117]   --->   Operation 305 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 306 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln117 = add i26 %add_ln117_1, i26 %add_ln106_1" [d3.cpp:117]   --->   Operation 306 'add' 'add_ln117' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i26 %add_ln117" [d3.cpp:117]   --->   Operation 307 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 308 [1/1] (0.00ns)   --->   "%out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4" [d3.cpp:117]   --->   Operation 308 'getelementptr' 'out1_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 309 [1/1] (0.67ns)   --->   "%store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4" [d3.cpp:117]   --->   Operation 309 'store' 'store_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 22 <SV = 21> <Delay = 5.42>
ST_22 : Operation 310 [1/1] (0.00ns)   --->   "%add8122_loc_load = load i64 %add8122_loc"   --->   Operation 310 'load' 'add8122_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 311 [1/1] (0.67ns)   --->   "%store_ln50 = store i64 %add8122_loc_load, i3 %arr_1_addr_4" [d3.cpp:50]   --->   Operation 311 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_22 : Operation 312 [1/1] (0.00ns)   --->   "%add180_121_loc_load = load i64 %add180_121_loc"   --->   Operation 312 'load' 'add180_121_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 313 [1/1] (0.00ns)   --->   "%add151_120_loc_load = load i64 %add151_120_loc"   --->   Operation 313 'load' 'add151_120_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 314 [1/1] (0.00ns)   --->   "%add131_119_loc_load = load i64 %add131_119_loc"   --->   Operation 314 'load' 'add131_119_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 315 [1/1] (0.00ns)   --->   "%add118_118_loc_load = load i64 %add118_118_loc"   --->   Operation 315 'load' 'add118_118_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i64 %add118_118_loc_load" [d3.cpp:78]   --->   Operation 316 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 317 [1/1] (1.08ns)   --->   "%add_ln78 = add i64 %add_ln77, i64 %add118_118_loc_load" [d3.cpp:78]   --->   Operation 317 'add' 'add_ln78' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 318 [1/1] (0.67ns)   --->   "%store_ln61 = store i64 %add131_119_loc_load, i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 318 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_22 : Operation 319 [1/1] (0.67ns)   --->   "%store_ln62 = store i64 %add151_120_loc_load, i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 319 'store' 'store_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_22 : Operation 320 [1/1] (0.67ns)   --->   "%store_ln78 = store i64 %add_ln78, i3 %arr_addr" [d3.cpp:78]   --->   Operation 320 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_22 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i38 %lshr_ln113_4" [d3.cpp:113]   --->   Operation 321 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %add180_121_loc_load" [d3.cpp:113]   --->   Operation 322 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 323 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %zext_ln113_6, i64 %add180_121_loc_load" [d3.cpp:113]   --->   Operation 323 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 324 [1/1] (0.00ns)   --->   "%lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63" [d3.cpp:113]   --->   Operation 324 'partselect' 'lshr_ln113_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i39 %lshr_ln113_5" [d3.cpp:113]   --->   Operation 325 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = trunc i64 %add151_120_loc_load" [d3.cpp:113]   --->   Operation 326 'trunc' 'trunc_ln113_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50" [d3.cpp:113]   --->   Operation 327 'partselect' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 328 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %zext_ln113_7, i64 %add151_120_loc_load" [d3.cpp:113]   --->   Operation 328 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 329 [1/1] (0.00ns)   --->   "%lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63" [d3.cpp:113]   --->   Operation 329 'partselect' 'lshr_ln113_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i38 %lshr_ln113_6" [d3.cpp:113]   --->   Operation 330 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = trunc i64 %add131_119_loc_load" [d3.cpp:113]   --->   Operation 331 'trunc' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50" [d3.cpp:113]   --->   Operation 332 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 333 [1/1] (1.08ns)   --->   "%add_ln113_6 = add i64 %zext_ln113_8, i64 %add131_119_loc_load" [d3.cpp:113]   --->   Operation 333 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 334 [1/1] (0.00ns)   --->   "%lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63" [d3.cpp:113]   --->   Operation 334 'partselect' 'lshr_ln113_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i39 %lshr_ln113_7" [d3.cpp:113]   --->   Operation 335 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50" [d3.cpp:113]   --->   Operation 336 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 337 [1/1] (1.08ns)   --->   "%add_ln113_7 = add i64 %zext_ln113_9, i64 %add_ln78" [d3.cpp:113]   --->   Operation 337 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63" [d3.cpp:113]   --->   Operation 338 'partselect' 'lshr_ln113_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i38 %lshr_ln113_8" [d3.cpp:113]   --->   Operation 339 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = trunc i64 %add8122_loc_load" [d3.cpp:113]   --->   Operation 340 'trunc' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln113_10 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50" [d3.cpp:113]   --->   Operation 341 'partselect' 'trunc_ln113_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 342 [1/1] (1.08ns)   --->   "%add_ln113_8 = add i64 %zext_ln113_10, i64 %add8122_loc_load" [d3.cpp:113]   --->   Operation 342 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln113_11 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63" [d3.cpp:113]   --->   Operation 343 'partselect' 'trunc_ln113_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 344 [1/1] (0.94ns)   --->   "%add_ln118 = add i25 %trunc_ln113_6, i25 %trunc_ln113" [d3.cpp:118]   --->   Operation 344 'add' 'add_ln118' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 345 [1/1] (0.95ns)   --->   "%add_ln119 = add i26 %trunc_ln113_8, i26 %trunc_ln113_1" [d3.cpp:119]   --->   Operation 345 'add' 'add_ln119' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 346 [1/1] (0.94ns)   --->   "%add_ln120 = add i25 %trunc_ln113_s, i25 %trunc_ln113_5" [d3.cpp:120]   --->   Operation 346 'add' 'add_ln120' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_1 = add i26 %trunc_ln78, i26 %trunc_ln113_7" [d3.cpp:121]   --->   Operation 347 'add' 'add_ln121_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 348 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln121 = add i26 %add_ln121_1, i26 %trunc_ln78_1" [d3.cpp:121]   --->   Operation 348 'add' 'add_ln121' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 349 [1/1] (0.94ns)   --->   "%add_ln122 = add i25 %trunc_ln113_10, i25 %trunc_ln113_9" [d3.cpp:122]   --->   Operation 349 'add' 'add_ln122' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.13>
ST_23 : Operation 350 [1/1] (0.67ns)   --->   "%store_ln64 = store i64 %add180_121_loc_load, i3 %arr_1_addr_1" [d3.cpp:64]   --->   Operation 350 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i39 %trunc_ln113_11" [d3.cpp:113]   --->   Operation 351 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 352 [1/1] (3.45ns)   --->   "%mul_ln113 = mul i44 %zext_ln113, i44 19" [d3.cpp:113]   --->   Operation 352 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln113_12 = trunc i44 %mul_ln113" [d3.cpp:113]   --->   Operation 353 'trunc' 'trunc_ln113_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 354 [1/1] (0.95ns)   --->   "%add_ln113_9 = add i26 %trunc_ln113_12, i26 %add_ln113_10" [d3.cpp:113]   --->   Operation 354 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i26 %add_ln113_9" [d3.cpp:113]   --->   Operation 355 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 356 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0" [d3.cpp:113]   --->   Operation 356 'getelementptr' 'out1_w_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 357 [1/1] (0.67ns)   --->   "%store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr" [d3.cpp:113]   --->   Operation 357 'store' 'store_ln113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_23 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i26 %add_ln113_10" [d3.cpp:114]   --->   Operation 358 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 359 [1/1] (1.06ns)   --->   "%add_ln114 = add i44 %mul_ln113, i44 %zext_ln114" [d3.cpp:114]   --->   Operation 359 'add' 'add_ln114' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43" [d3.cpp:114]   --->   Operation 360 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 361 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 362 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 363 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2" [d3.cpp:114]   --->   Operation 363 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i25 %add_ln114_1" [d3.cpp:114]   --->   Operation 364 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 365 [1/1] (0.00ns)   --->   "%out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1" [d3.cpp:114]   --->   Operation 365 'getelementptr' 'out1_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 366 [1/1] (0.67ns)   --->   "%store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1" [d3.cpp:114]   --->   Operation 366 'store' 'store_ln114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_23 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i25 %add_ln114_2" [d3.cpp:115]   --->   Operation 367 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 368 [1/1] (0.94ns)   --->   "%add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115" [d3.cpp:115]   --->   Operation 368 'add' 'add_ln115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 369 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25" [d3.cpp:115]   --->   Operation 369 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 1.63>
ST_24 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i1 %tmp" [d3.cpp:115]   --->   Operation 370 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i26 %add_ln115_2" [d3.cpp:115]   --->   Operation 371 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 372 [1/1] (0.95ns)   --->   "%add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1" [d3.cpp:115]   --->   Operation 372 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 373 [1/1] (0.00ns)   --->   "%out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2" [d3.cpp:115]   --->   Operation 373 'getelementptr' 'out1_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 374 [1/1] (0.67ns)   --->   "%store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2" [d3.cpp:115]   --->   Operation 374 'store' 'store_ln115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_24 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i25 %add_ln118" [d3.cpp:118]   --->   Operation 375 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 376 [1/1] (0.00ns)   --->   "%out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5" [d3.cpp:118]   --->   Operation 376 'getelementptr' 'out1_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 377 [1/1] (0.67ns)   --->   "%store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5" [d3.cpp:118]   --->   Operation 377 'store' 'store_ln118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 25 <SV = 24> <Delay = 0.67>
ST_25 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %add_ln119" [d3.cpp:119]   --->   Operation 378 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 379 [1/1] (0.00ns)   --->   "%out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6" [d3.cpp:119]   --->   Operation 379 'getelementptr' 'out1_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 380 [1/1] (0.67ns)   --->   "%store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6" [d3.cpp:119]   --->   Operation 380 'store' 'store_ln119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_25 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i25 %add_ln120" [d3.cpp:120]   --->   Operation 381 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 382 [1/1] (0.00ns)   --->   "%out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7" [d3.cpp:120]   --->   Operation 382 'getelementptr' 'out1_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 383 [1/1] (0.67ns)   --->   "%store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7" [d3.cpp:120]   --->   Operation 383 'store' 'store_ln120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i26 %add_ln121" [d3.cpp:121]   --->   Operation 384 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 385 [1/1] (0.00ns)   --->   "%out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8" [d3.cpp:121]   --->   Operation 385 'getelementptr' 'out1_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 386 [1/1] (0.67ns)   --->   "%store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8" [d3.cpp:121]   --->   Operation 386 'store' 'store_ln121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_26 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %add_ln122" [d3.cpp:122]   --->   Operation 387 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 388 [1/1] (0.00ns)   --->   "%out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9" [d3.cpp:122]   --->   Operation 388 'getelementptr' 'out1_w_addr_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 389 [1/1] (0.67ns)   --->   "%store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9" [d3.cpp:122]   --->   Operation 389 'store' 'store_ln122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_26 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln1" [d3.cpp:126]   --->   Operation 390 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 391 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 391 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 392 [1/1] (7.30ns)   --->   "%empty_37 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d3.cpp:126]   --->   Operation 392 'writereq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 393 [2/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln1, i27 %out1_w" [d3.cpp:126]   --->   Operation 393 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 394 [1/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln1, i27 %out1_w" [d3.cpp:126]   --->   Operation 394 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 395 [5/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 395 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 396 [4/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 396 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 397 [3/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 397 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 398 [2/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 398 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 399 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [d3.cpp:3]   --->   Operation 399 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 400 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 10, void @empty_4, void @empty_6, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 400 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 401 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 401 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 402 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 402 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 403 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 403 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 404 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty_12, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 404 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 405 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 405 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 406 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 406 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 407 [1/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 407 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 408 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [d3.cpp:131]   --->   Operation 408 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [4]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:17) [37]  (0.000 ns)
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [38]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [38]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [38]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [38]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [38]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [38]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [38]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [38]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln17', d3.cpp:17) to 'fiat_25519_carry_square_Pipeline_ARRAY_1_READ' [39]  (1.224 ns)

 <State 12>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arr_1_addr') [33]  (0.000 ns)
	'load' operation ('arr_1_load', d3.cpp:30) on array 'arr', d3.cpp:13 [60]  (0.677 ns)

 <State 13>: 3.420ns
The critical path consists of the following:
	'load' operation ('arg1_r_9_loc_load') on local variable 'arg1_r_9_loc' [40]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul16') [56]  (2.846 ns)

 <State 14>: 5.182ns
The critical path consists of the following:
	'load' operation ('arg1_r_8_loc_load') on local variable 'arg1_r_8_loc' [41]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.989 ns)
'mul' operation ('mul_ln30', d3.cpp:30) [59]  (2.431 ns)
	'add' operation ('add_ln30', d3.cpp:30) [61]  (1.085 ns)
	'store' operation ('store_ln30', d3.cpp:30) of variable 'add_ln30', d3.cpp:30 on array 'arr', d3.cpp:13 [105]  (0.677 ns)

 <State 15>: 5.182ns
The critical path consists of the following:
	'load' operation ('arg1_r_4_loc_load') on local variable 'arg1_r_4_loc' [45]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.989 ns)
'mul' operation ('mul_ln30_4', d3.cpp:30) [80]  (2.431 ns)
	'add' operation ('add_ln30_4', d3.cpp:30) [98]  (1.085 ns)
	'store' operation ('store_ln30', d3.cpp:30) of variable 'add_ln30_4', d3.cpp:30 on array 'arr', d3.cpp:13 [109]  (0.677 ns)

 <State 16>: 0.721ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3' [115]  (0.721 ns)

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arr_1_addr_4') [116]  (0.000 ns)
	'load' operation ('arr_1_load_4', d3.cpp:50) on array 'arr', d3.cpp:13 [117]  (0.677 ns)

 <State 19>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul219') [134]  (2.846 ns)

 <State 20>: 6.174ns
The critical path consists of the following:
	'load' operation ('arg1_r_loc_load') on local variable 'arg1_r_loc' [50]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.989 ns)
'mul' operation ('mul325') [165]  (2.431 ns)
	'add' operation ('add_ln97', d3.cpp:97) [205]  (1.085 ns)
	'add' operation ('add_ln113_12', d3.cpp:113) [234]  (0.955 ns)
	'add' operation ('add_ln113_10', d3.cpp:113) [235]  (0.715 ns)

 <State 21>: 7.097ns
The critical path consists of the following:
	'load' operation ('arr_1_load_8', d3.cpp:92) on array 'arr', d3.cpp:13 [195]  (0.677 ns)
	'add' operation ('add_ln94', d3.cpp:94) [203]  (0.819 ns)
	'add' operation ('add_ln113', d3.cpp:113) [239]  (1.085 ns)
	'add' operation ('add_ln113_1', d3.cpp:113) [243]  (1.085 ns)
	'add' operation ('add_ln113_2', d3.cpp:113) [247]  (1.085 ns)
	'add' operation ('add_ln117_1', d3.cpp:117) [311]  (0.955 ns)
	'add' operation ('add_ln117', d3.cpp:117) [312]  (0.715 ns)
	'store' operation ('store_ln117', d3.cpp:117) of variable 'zext_ln117', d3.cpp:117 on array 'out1_w', d3.cpp:12 [315]  (0.677 ns)

 <State 22>: 5.425ns
The critical path consists of the following:
	'load' operation ('add180_121_loc_load') on local variable 'add180_121_loc' [127]  (0.000 ns)
	'add' operation ('add_ln113_4', d3.cpp:113) [256]  (1.085 ns)
	'add' operation ('add_ln113_5', d3.cpp:113) [261]  (1.085 ns)
	'add' operation ('add_ln113_6', d3.cpp:113) [266]  (1.085 ns)
	'add' operation ('add_ln113_7', d3.cpp:113) [270]  (1.085 ns)
	'add' operation ('add_ln113_8', d3.cpp:113) [275]  (1.085 ns)

 <State 23>: 6.139ns
The critical path consists of the following:
	'mul' operation ('mul_ln113', d3.cpp:113) [278]  (3.455 ns)
	'add' operation ('add_ln114', d3.cpp:114) [285]  (1.062 ns)
	'add' operation ('add_ln114_1', d3.cpp:114) [291]  (0.945 ns)
	'store' operation ('store_ln114', d3.cpp:114) of variable 'zext_ln114_1', d3.cpp:114 on array 'out1_w', d3.cpp:12 [294]  (0.677 ns)

 <State 24>: 1.632ns
The critical path consists of the following:
	'add' operation ('add_ln115_1', d3.cpp:115) [303]  (0.955 ns)
	'store' operation ('store_ln115', d3.cpp:115) of variable 'add_ln115_1', d3.cpp:115 on array 'out1_w', d3.cpp:12 [305]  (0.677 ns)

 <State 25>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln119', d3.cpp:119) of variable 'zext_ln119', d3.cpp:119 on array 'out1_w', d3.cpp:12 [323]  (0.677 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:126) [339]  (0.000 ns)
	bus request operation ('empty_37', d3.cpp:126) on port 'mem' (d3.cpp:126) [340]  (7.300 ns)

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_38', d3.cpp:131) on port 'mem' (d3.cpp:131) [342]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_38', d3.cpp:131) on port 'mem' (d3.cpp:131) [342]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_38', d3.cpp:131) on port 'mem' (d3.cpp:131) [342]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_38', d3.cpp:131) on port 'mem' (d3.cpp:131) [342]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_38', d3.cpp:131) on port 'mem' (d3.cpp:131) [342]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
