{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 20:22:35 2023 " "Info: Processing started: Wed Jun 07 20:22:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a MainCoffeeMachine.v(12) " "Info (10281): Verilog HDL Declaration information at MainCoffeeMachine.v(12): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MainCoffeeMachine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MainCoffeeMachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainCoffeeMachine " "Info: Found entity 1: MainCoffeeMachine" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S1 s1 MefCoffeeMachine.v(5) " "Info (10281): Verilog HDL Declaration information at MefCoffeeMachine.v(5): object \"S1\" differs only in case from object \"s1\" in the same scope" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S2 s2 MefCoffeeMachine.v(5) " "Info (10281): Verilog HDL Declaration information at MefCoffeeMachine.v(5): object \"S2\" differs only in case from object \"s2\" in the same scope" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S3 s3 MefCoffeeMachine.v(5) " "Info (10281): Verilog HDL Declaration information at MefCoffeeMachine.v(5): object \"S3\" differs only in case from object \"s3\" in the same scope" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MefCoffeeMachine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MefCoffeeMachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 MefCoffeeMachine " "Info: Found entity 1: MefCoffeeMachine" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FFD.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FFD.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Info: Found entity 1: FFD" {  } { { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoders.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Decoders.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoders " "Info: Found entity 1: Decoders" {  } { { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Info: Found entity 1: Contador" {  } { { "Contador.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Contador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceS0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file InterfaceS0.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceS0 " "Info: Found entity 1: InterfaceS0" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceS1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file InterfaceS1.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceS1 " "Info: Found entity 1: InterfaceS1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceS2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file InterfaceS2.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceS2 " "Info: Found entity 1: InterfaceS2" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceS3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file InterfaceS3.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceS3 " "Info: Found entity 1: InterfaceS3" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceERDI.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file InterfaceERDI.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceERDI " "Info: Found entity 1: InterfaceERDI" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceESN.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file InterfaceESN.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceESN " "Info: Found entity 1: InterfaceESN" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceESP.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file InterfaceESP.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceESP " "Info: Found entity 1: InterfaceESP" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceESR.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file InterfaceESR.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceESR " "Info: Found entity 1: InterfaceESR" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Mux.v " "Warning: Entity \"Mux\" obtained from \"C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Mux.v\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Info: Found entity 1: Mux" {  } { { "Mux.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Mux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Demux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux " "Info: Found entity 1: Demux" {  } { { "Demux.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Demux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipflopT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FlipflopT.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipflopT " "Info: Found entity 1: FlipflopT" {  } { { "FlipflopT.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FlipflopT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "val1 MainCoffeeMachine.v(21) " "Warning (10236): Verilog HDL Implicit Net warning at MainCoffeeMachine.v(21): created implicit net for \"val1\"" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "val2 MainCoffeeMachine.v(22) " "Warning (10236): Verilog HDL Implicit Net warning at MainCoffeeMachine.v(22): created implicit net for \"val2\"" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "val3 MainCoffeeMachine.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at MainCoffeeMachine.v(23): created implicit net for \"val3\"" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "val4 MainCoffeeMachine.v(24) " "Warning (10236): Verilog HDL Implicit Net warning at MainCoffeeMachine.v(24): created implicit net for \"val4\"" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s27 MefCoffeeMachine.v(118) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(118): created implicit net for \"s27\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s28 MefCoffeeMachine.v(119) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(119): created implicit net for \"s28\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s29 MefCoffeeMachine.v(120) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(120): created implicit net for \"s29\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s30 MefCoffeeMachine.v(121) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(121): created implicit net for \"s30\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s31 MefCoffeeMachine.v(122) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(122): created implicit net for \"s31\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s32 MefCoffeeMachine.v(123) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(123): created implicit net for \"s32\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s33 MefCoffeeMachine.v(124) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(124): created implicit net for \"s33\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s34 MefCoffeeMachine.v(125) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(125): created implicit net for \"s34\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s36 MefCoffeeMachine.v(128) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(128): created implicit net for \"s36\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s37 MefCoffeeMachine.v(129) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(129): created implicit net for \"s37\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s39 MefCoffeeMachine.v(132) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(132): created implicit net for \"s39\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s40 MefCoffeeMachine.v(133) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(133): created implicit net for \"s40\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s42 MefCoffeeMachine.v(136) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(136): created implicit net for \"s42\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s43 MefCoffeeMachine.v(137) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(137): created implicit net for \"s43\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s44 MefCoffeeMachine.v(138) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(138): created implicit net for \"s44\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s45 MefCoffeeMachine.v(139) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(139): created implicit net for \"s45\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s46 MefCoffeeMachine.v(140) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(140): created implicit net for \"s46\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s47 MefCoffeeMachine.v(141) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(141): created implicit net for \"s47\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s48 MefCoffeeMachine.v(142) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(142): created implicit net for \"s48\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s49 MefCoffeeMachine.v(143) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(143): created implicit net for \"s49\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s50 MefCoffeeMachine.v(144) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(144): created implicit net for \"s50\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s51 MefCoffeeMachine.v(145) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(145): created implicit net for \"s51\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s52 MefCoffeeMachine.v(146) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(146): created implicit net for \"s52\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s53 MefCoffeeMachine.v(147) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(147): created implicit net for \"s53\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s54 MefCoffeeMachine.v(148) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(148): created implicit net for \"s54\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s55 MefCoffeeMachine.v(149) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(149): created implicit net for \"s55\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s56 MefCoffeeMachine.v(150) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(150): created implicit net for \"s56\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q3 Contador.v(7) " "Warning (10236): Verilog HDL Implicit Net warning at Contador.v(7): created implicit net for \"Q3\"" {  } { { "Contador.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Contador.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(24) " "Critical Warning (10846): Verilog HDL Instantiation warning at Decoders.v(24): instance has no name" {  } { { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(27) " "Critical Warning (10846): Verilog HDL Instantiation warning at Decoders.v(27): instance has no name" {  } { { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(28) " "Critical Warning (10846): Verilog HDL Instantiation warning at Decoders.v(28): instance has no name" {  } { { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(29) " "Critical Warning (10846): Verilog HDL Instantiation warning at Decoders.v(29): instance has no name" {  } { { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(30) " "Critical Warning (10846): Verilog HDL Instantiation warning at Decoders.v(30): instance has no name" {  } { { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(31) " "Critical Warning (10846): Verilog HDL Instantiation warning at Decoders.v(31): instance has no name" {  } { { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(32) " "Critical Warning (10846): Verilog HDL Instantiation warning at Decoders.v(32): instance has no name" {  } { { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(33) " "Critical Warning (10846): Verilog HDL Instantiation warning at Decoders.v(33): instance has no name" {  } { { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(34) " "Critical Warning (10846): Verilog HDL Instantiation warning at Decoders.v(34): instance has no name" {  } { { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MainCoffeeMachine " "Info: Elaborating entity \"MainCoffeeMachine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dig1 MainCoffeeMachine.v(13) " "Warning (10034): Output port \"dig1\" at MainCoffeeMachine.v(13) has no driver" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dig2 MainCoffeeMachine.v(13) " "Warning (10034): Output port \"dig2\" at MainCoffeeMachine.v(13) has no driver" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dig3 MainCoffeeMachine.v(13) " "Warning (10034): Output port \"dig3\" at MainCoffeeMachine.v(13) has no driver" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dig4 MainCoffeeMachine.v(13) " "Warning (10034): Output port \"dig4\" at MainCoffeeMachine.v(13) has no driver" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MefCoffeeMachine MefCoffeeMachine:INST " "Info: Elaborating entity \"MefCoffeeMachine\" for hierarchy \"MefCoffeeMachine:INST\"" {  } { { "MainCoffeeMachine.v" "INST" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD MefCoffeeMachine:INST\|FFD:D3 " "Info: Elaborating entity \"FFD\" for hierarchy \"MefCoffeeMachine:INST\|FFD:D3\"" {  } { { "MefCoffeeMachine.v" "D3" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoders Decoders:INST2 " "Info: Elaborating entity \"Decoders\" for hierarchy \"Decoders:INST2\"" {  } { { "MainCoffeeMachine.v" "INST2" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Decoders:INST2\|Contador:comb_4 " "Info: Elaborating entity \"Contador\" for hierarchy \"Decoders:INST2\|Contador:comb_4\"" {  } { { "Decoders.v" "comb_4" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipflopT Decoders:INST2\|Contador:comb_4\|FlipflopT:inst1 " "Info: Elaborating entity \"FlipflopT\" for hierarchy \"Decoders:INST2\|Contador:comb_4\|FlipflopT:inst1\"" {  } { { "Contador.v" "inst1" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Contador.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceS0 Decoders:INST2\|InterfaceS0:comb_5 " "Info: Elaborating entity \"InterfaceS0\" for hierarchy \"Decoders:INST2\|InterfaceS0:comb_5\"" {  } { { "Decoders.v" "comb_5" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(21) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(22) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(23) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(24) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(28) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(29) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(30) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(31) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(35) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(36) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(37) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(38) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(42) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(43) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(44) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(45) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(45): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 45 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(49) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(50) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(51) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(52) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(52): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 52 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(56) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(57) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(58) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(58): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 58 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(59) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(59): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 59 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(63) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(64) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(65) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(65): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 65 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(66) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(66): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 66 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceS1 Decoders:INST2\|InterfaceS1:comb_6 " "Info: Elaborating entity \"InterfaceS1\" for hierarchy \"Decoders:INST2\|InterfaceS1:comb_6\"" {  } { { "Decoders.v" "comb_6" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(21) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(22) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(23) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(24) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(28) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(29) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(30) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(31) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(35) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(36) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(37) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(38) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(42) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(43) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(44) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(45) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(45): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 45 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(49) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(50) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(51) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(52) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(52): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 52 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(56) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(57) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(58) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(58): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 58 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(59) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(59): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 59 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(63) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(64) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(65) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(65): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 65 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(66) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(66): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 66 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceS2 Decoders:INST2\|InterfaceS2:comb_7 " "Info: Elaborating entity \"InterfaceS2\" for hierarchy \"Decoders:INST2\|InterfaceS2:comb_7\"" {  } { { "Decoders.v" "comb_7" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(21) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(22) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(23) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(24) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(28) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(29) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(30) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(31) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(35) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(36) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(37) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(38) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(42) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(43) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(44) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(45) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(45): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 45 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(49) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(50) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(51) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(52) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(52): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 52 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(56) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(57) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(58) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(58): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 58 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(59) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(59): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 59 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(63) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(64) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(65) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(65): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 65 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(66) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(66): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 66 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceS3 Decoders:INST2\|InterfaceS3:comb_8 " "Info: Elaborating entity \"InterfaceS3\" for hierarchy \"Decoders:INST2\|InterfaceS3:comb_8\"" {  } { { "Decoders.v" "comb_8" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(20) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(21) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(22) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(23) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(27) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(28) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(29) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(30) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(34) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(35) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(36) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(37) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(41) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(42) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(43) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(44) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(48) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(49) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(50) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(51) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(55) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(55): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 55 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(56) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(57) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(58) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(58): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 58 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(62) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(63) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(64) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(65) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(65): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 65 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceESR Decoders:INST2\|InterfaceESR:comb_9 " "Info: Elaborating entity \"InterfaceESR\" for hierarchy \"Decoders:INST2\|InterfaceESR:comb_9\"" {  } { { "Decoders.v" "comb_9" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(20) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(21) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(22) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(23) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(27) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(28) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(29) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(30) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(34) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(35) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(36) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(37) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(41) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(42) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(43) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(44) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(48) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(49) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(50) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(51) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(55) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(55): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 55 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(56) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(57) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(58) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(58): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 58 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(62) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(63) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(64) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(65) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(65): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 65 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceESP Decoders:INST2\|InterfaceESP:comb_10 " "Info: Elaborating entity \"InterfaceESP\" for hierarchy \"Decoders:INST2\|InterfaceESP:comb_10\"" {  } { { "Decoders.v" "comb_10" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(21) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(22) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(23) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(24) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(28) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(29) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(30) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(31) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(35) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(36) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(37) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(38) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(42) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(43) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(44) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(45) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(45): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 45 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(49) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(50) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(51) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(52) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(52): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 52 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(56) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(57) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(58) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(58): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 58 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(59) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(59): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 59 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(63) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(64) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(65) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(65): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 65 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(66) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(66): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 66 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceESN Decoders:INST2\|InterfaceESN:comb_11 " "Info: Elaborating entity \"InterfaceESN\" for hierarchy \"Decoders:INST2\|InterfaceESN:comb_11\"" {  } { { "Decoders.v" "comb_11" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(21) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(22) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(23) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(24) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(28) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(29) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(30) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(31) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(35) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(36) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(37) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(38) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(42) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(43) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(44) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(45) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(45): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 45 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(49) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(50) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(51) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(52) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(52): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 52 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(56) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(57) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(58) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(58): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 58 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(59) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(59): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 59 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(63) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(64) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(65) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(65): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 65 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(66) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(66): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 66 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceERDI Decoders:INST2\|InterfaceERDI:comb_12 " "Info: Elaborating entity \"InterfaceERDI\" for hierarchy \"Decoders:INST2\|InterfaceERDI:comb_12\"" {  } { { "Decoders.v" "comb_12" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(20) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(21) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(22) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(23) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(27) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(28) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(29) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(30) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(34) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(35) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(36) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(37) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(41) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(42) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(43) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(44) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(48) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(49) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(50) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(51) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(55) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(55): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 55 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(56) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(57) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(58) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(58): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 58 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(62) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(63) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(64) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(65) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(65): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 65 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "1 " "Info: Ignored 1 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "Warning: 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "dig1 GND " "Warning (13410): Pin \"dig1\" is stuck at GND" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dig2 GND " "Warning (13410): Pin \"dig2\" is stuck at GND" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dig3 GND " "Warning (13410): Pin \"dig3\" is stuck at GND" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dig4 GND " "Warning (13410): Pin \"dig4\" is stuck at GND" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Decoders:INST2\|Contador:comb_4\|FlipflopT:inst3\|Q " "Info: Register \"Decoders:INST2\|Contador:comb_4\|FlipflopT:inst3\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Info: Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Info: Implemented 92 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/output_files/MainCoffeeMachine.map.smsg " "Info: Generated suppressed messages file C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/output_files/MainCoffeeMachine.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 276 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 276 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 20:22:37 2023 " "Info: Processing ended: Wed Jun 07 20:22:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 20:22:38 2023 " "Info: Processing started: Wed Jun 07 20:22:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "MainCoffeeMachine EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"MainCoffeeMachine\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 24 " "Warning: No exact pin location assignment(s) for 24 pins of 24 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P " "Info: Pin P not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { P } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AQ " "Info: Pin AQ not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { AQ } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQ } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PP " "Info: Pin PP not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { PP } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PP } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a " "Info: Pin a not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { a } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b " "Info: Pin b not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { b } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c " "Info: Pin c not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { c } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d " "Info: Pin d not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { d } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e " "Info: Pin e not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { e } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { e } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f " "Info: Pin f not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { f } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { f } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g " "Info: Pin g not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { g } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { g } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "h " "Info: Pin h not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { h } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig1 " "Info: Pin dig1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { dig1 } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dig1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig2 " "Info: Pin dig2 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { dig2 } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dig2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig3 " "Info: Pin dig3 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { dig3 } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dig3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig4 " "Info: Pin dig4 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { dig4 } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dig4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SR " "Info: Pin SR not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SR } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SN " "Info: Pin SN not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SN } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SN } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP " "Info: Pin SP not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SP } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1 " "Info: Pin B1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { B1 } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V1 " "Info: Pin V1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { V1 } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { V1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B0 " "Info: Pin B0 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { B0 } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V0 " "Info: Pin V0 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { V0 } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { V0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A " "Info: Pin A not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { A } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CLK } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 14 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN 14" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 10 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "23 unused 3.3V 8 15 0 " "Info: Number of I/O pins in group: 23 (unused VREF, 3.3V VCCIO, 8 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 37 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "17.921 ns register pin " "Info: Estimated most critical path is register to pin delay of 17.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MefCoffeeMachine:INST\|FFD:D3\|Q 1 REG LAB_X4_Y4 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X4_Y4; Fanout = 14; REG Node = 'MefCoffeeMachine:INST\|FFD:D3\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MefCoffeeMachine:INST|FFD:D3|Q } "NODE_NAME" } } { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.279 ns) + CELL(0.200 ns) 2.479 ns MefCoffeeMachine:INST\|WideAnd5~0 2 COMB LAB_X4_Y2 2 " "Info: 2: + IC(2.279 ns) + CELL(0.200 ns) = 2.479 ns; Loc. = LAB_X4_Y2; Fanout = 2; COMB Node = 'MefCoffeeMachine:INST\|WideAnd5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { MefCoffeeMachine:INST|FFD:D3|Q MefCoffeeMachine:INST|WideAnd5~0 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.511 ns) 3.659 ns MefCoffeeMachine:INST\|WideAnd27~1 3 COMB LAB_X4_Y2 2 " "Info: 3: + IC(0.669 ns) + CELL(0.511 ns) = 3.659 ns; Loc. = LAB_X4_Y2; Fanout = 2; COMB Node = 'MefCoffeeMachine:INST\|WideAnd27~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { MefCoffeeMachine:INST|WideAnd5~0 MefCoffeeMachine:INST|WideAnd27~1 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.914 ns) 4.839 ns MefCoffeeMachine:INST\|WideAnd27~2 4 COMB LAB_X4_Y2 2 " "Info: 4: + IC(0.266 ns) + CELL(0.914 ns) = 4.839 ns; Loc. = LAB_X4_Y2; Fanout = 2; COMB Node = 'MefCoffeeMachine:INST\|WideAnd27~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { MefCoffeeMachine:INST|WideAnd27~1 MefCoffeeMachine:INST|WideAnd27~2 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.792 ns) + CELL(0.511 ns) 7.142 ns MefCoffeeMachine:INST\|WideAnd23~1 5 COMB LAB_X5_Y4 5 " "Info: 5: + IC(1.792 ns) + CELL(0.511 ns) = 7.142 ns; Loc. = LAB_X5_Y4; Fanout = 5; COMB Node = 'MefCoffeeMachine:INST\|WideAnd23~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.303 ns" { MefCoffeeMachine:INST|WideAnd27~2 MefCoffeeMachine:INST|WideAnd23~1 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.740 ns) 9.416 ns Decoders:INST2\|InterfaceS0:comb_5\|WideAnd0 6 COMB LAB_X5_Y3 3 " "Info: 6: + IC(1.534 ns) + CELL(0.740 ns) = 9.416 ns; Loc. = LAB_X5_Y3; Fanout = 3; COMB Node = 'Decoders:INST2\|InterfaceS0:comb_5\|WideAnd0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { MefCoffeeMachine:INST|WideAnd23~1 Decoders:INST2|InterfaceS0:comb_5|WideAnd0 } "NODE_NAME" } } { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.511 ns) 10.996 ns Decoders:INST2\|WideOr2~2 7 COMB LAB_X6_Y3 3 " "Info: 7: + IC(1.069 ns) + CELL(0.511 ns) = 10.996 ns; Loc. = LAB_X6_Y3; Fanout = 3; COMB Node = 'Decoders:INST2\|WideOr2~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { Decoders:INST2|InterfaceS0:comb_5|WideAnd0 Decoders:INST2|WideOr2~2 } "NODE_NAME" } } { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.200 ns) 12.176 ns Decoders:INST2\|WideOr4~0 8 COMB LAB_X6_Y3 1 " "Info: 8: + IC(0.980 ns) + CELL(0.200 ns) = 12.176 ns; Loc. = LAB_X6_Y3; Fanout = 1; COMB Node = 'Decoders:INST2\|WideOr4~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { Decoders:INST2|WideOr2~2 Decoders:INST2|WideOr4~0 } "NODE_NAME" } } { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.740 ns) 13.356 ns Decoders:INST2\|WideOr4~1 9 COMB LAB_X6_Y3 1 " "Info: 9: + IC(0.440 ns) + CELL(0.740 ns) = 13.356 ns; Loc. = LAB_X6_Y3; Fanout = 1; COMB Node = 'Decoders:INST2\|WideOr4~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { Decoders:INST2|WideOr4~0 Decoders:INST2|WideOr4~1 } "NODE_NAME" } } { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.243 ns) + CELL(2.322 ns) 17.921 ns e 10 PIN PIN_57 0 " "Info: 10: + IC(2.243 ns) + CELL(2.322 ns) = 17.921 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'e'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.565 ns" { Decoders:INST2|WideOr4~1 e } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.649 ns ( 37.10 % ) " "Info: Total cell delay = 6.649 ns ( 37.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.272 ns ( 62.90 % ) " "Info: Total interconnect delay = 11.272 ns ( 62.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.921 ns" { MefCoffeeMachine:INST|FFD:D3|Q MefCoffeeMachine:INST|WideAnd5~0 MefCoffeeMachine:INST|WideAnd27~1 MefCoffeeMachine:INST|WideAnd27~2 MefCoffeeMachine:INST|WideAnd23~1 Decoders:INST2|InterfaceS0:comb_5|WideAnd0 Decoders:INST2|WideOr2~2 Decoders:INST2|WideOr4~0 Decoders:INST2|WideOr4~1 e } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Info: Average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning: Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dig1 GND " "Info: Pin dig1 has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { dig1 } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dig1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dig2 GND " "Info: Pin dig2 has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { dig2 } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dig2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dig3 GND " "Info: Pin dig3 has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { dig3 } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dig3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dig4 GND " "Info: Pin dig4 has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { dig4 } } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dig4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 20:22:38 2023 " "Info: Processing ended: Wed Jun 07 20:22:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 20:22:39 2023 " "Info: Processing started: Wed Jun 07 20:22:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 20:22:39 2023 " "Info: Processing ended: Wed Jun 07 20:22:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 20:22:40 2023 " "Info: Processing started: Wed Jun 07 20:22:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Decoders:INST2\|Contador:comb_4\|FlipflopT:inst1\|Q " "Info: Detected ripple clock \"Decoders:INST2\|Contador:comb_4\|FlipflopT:inst1\|Q\" as buffer" {  } { { "FlipflopT.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FlipflopT.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoders:INST2\|Contador:comb_4\|FlipflopT:inst1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register MefCoffeeMachine:INST\|FFD:D1\|Q register MefCoffeeMachine:INST\|FFD:D0\|Q 151.24 MHz 6.612 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 151.24 MHz between source register \"MefCoffeeMachine:INST\|FFD:D1\|Q\" and destination register \"MefCoffeeMachine:INST\|FFD:D0\|Q\" (period= 6.612 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.903 ns + Longest register register " "Info: + Longest register to register delay is 5.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MefCoffeeMachine:INST\|FFD:D1\|Q 1 REG LC_X4_Y2_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y2_N9; Fanout = 19; REG Node = 'MefCoffeeMachine:INST\|FFD:D1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MefCoffeeMachine:INST|FFD:D1|Q } "NODE_NAME" } } { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.194 ns) + CELL(0.740 ns) 2.934 ns MefCoffeeMachine:INST\|WideOr3~0 2 COMB LC_X3_Y2_N7 1 " "Info: 2: + IC(2.194 ns) + CELL(0.740 ns) = 2.934 ns; Loc. = LC_X3_Y2_N7; Fanout = 1; COMB Node = 'MefCoffeeMachine:INST\|WideOr3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { MefCoffeeMachine:INST|FFD:D1|Q MefCoffeeMachine:INST|WideOr3~0 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.908 ns) + CELL(1.061 ns) 5.903 ns MefCoffeeMachine:INST\|FFD:D0\|Q 3 REG LC_X4_Y4_N7 20 " "Info: 3: + IC(1.908 ns) + CELL(1.061 ns) = 5.903 ns; Loc. = LC_X4_Y4_N7; Fanout = 20; REG Node = 'MefCoffeeMachine:INST\|FFD:D0\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.969 ns" { MefCoffeeMachine:INST|WideOr3~0 MefCoffeeMachine:INST|FFD:D0|Q } "NODE_NAME" } } { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.801 ns ( 30.51 % ) " "Info: Total cell delay = 1.801 ns ( 30.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.102 ns ( 69.49 % ) " "Info: Total interconnect delay = 4.102 ns ( 69.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.903 ns" { MefCoffeeMachine:INST|FFD:D1|Q MefCoffeeMachine:INST|WideOr3~0 MefCoffeeMachine:INST|FFD:D0|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.903 ns" { MefCoffeeMachine:INST|FFD:D1|Q {} MefCoffeeMachine:INST|WideOr3~0 {} MefCoffeeMachine:INST|FFD:D0|Q {} } { 0.000ns 2.194ns 1.908ns } { 0.000ns 0.740ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_14 5 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns MefCoffeeMachine:INST\|FFD:D0\|Q 2 REG LC_X4_Y4_N7 20 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y4_N7; Fanout = 20; REG Node = 'MefCoffeeMachine:INST\|FFD:D0\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK MefCoffeeMachine:INST|FFD:D0|Q } "NODE_NAME" } } { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|FFD:D0|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|FFD:D0|Q {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_14 5 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns MefCoffeeMachine:INST\|FFD:D1\|Q 2 REG LC_X4_Y2_N9 19 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y2_N9; Fanout = 19; REG Node = 'MefCoffeeMachine:INST\|FFD:D1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK MefCoffeeMachine:INST|FFD:D1|Q } "NODE_NAME" } } { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|FFD:D1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|FFD:D1|Q {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|FFD:D0|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|FFD:D0|Q {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|FFD:D1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|FFD:D1|Q {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.903 ns" { MefCoffeeMachine:INST|FFD:D1|Q MefCoffeeMachine:INST|WideOr3~0 MefCoffeeMachine:INST|FFD:D0|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.903 ns" { MefCoffeeMachine:INST|FFD:D1|Q {} MefCoffeeMachine:INST|WideOr3~0 {} MefCoffeeMachine:INST|FFD:D0|Q {} } { 0.000ns 2.194ns 1.908ns } { 0.000ns 0.740ns 1.061ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|FFD:D0|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|FFD:D0|Q {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|FFD:D1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|FFD:D1|Q {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "MefCoffeeMachine:INST\|FFD:D0\|Q SN CLK 6.088 ns register " "Info: tsu for register \"MefCoffeeMachine:INST\|FFD:D0\|Q\" (data pin = \"SN\", clock pin = \"CLK\") is 6.088 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.103 ns + Longest pin register " "Info: + Longest pin to register delay is 9.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SN 1 PIN PIN_38 15 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_38; Fanout = 15; PIN Node = 'SN'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SN } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.836 ns) + CELL(0.511 ns) 4.479 ns MefCoffeeMachine:INST\|WideAnd27~0 2 COMB LC_X3_Y2_N6 6 " "Info: 2: + IC(2.836 ns) + CELL(0.511 ns) = 4.479 ns; Loc. = LC_X3_Y2_N6; Fanout = 6; COMB Node = 'MefCoffeeMachine:INST\|WideAnd27~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.347 ns" { SN MefCoffeeMachine:INST|WideAnd27~0 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.914 ns) 6.134 ns MefCoffeeMachine:INST\|WideOr3~0 3 COMB LC_X3_Y2_N7 1 " "Info: 3: + IC(0.741 ns) + CELL(0.914 ns) = 6.134 ns; Loc. = LC_X3_Y2_N7; Fanout = 1; COMB Node = 'MefCoffeeMachine:INST\|WideOr3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { MefCoffeeMachine:INST|WideAnd27~0 MefCoffeeMachine:INST|WideOr3~0 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.908 ns) + CELL(1.061 ns) 9.103 ns MefCoffeeMachine:INST\|FFD:D0\|Q 4 REG LC_X4_Y4_N7 20 " "Info: 4: + IC(1.908 ns) + CELL(1.061 ns) = 9.103 ns; Loc. = LC_X4_Y4_N7; Fanout = 20; REG Node = 'MefCoffeeMachine:INST\|FFD:D0\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.969 ns" { MefCoffeeMachine:INST|WideOr3~0 MefCoffeeMachine:INST|FFD:D0|Q } "NODE_NAME" } } { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.618 ns ( 39.75 % ) " "Info: Total cell delay = 3.618 ns ( 39.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.485 ns ( 60.25 % ) " "Info: Total interconnect delay = 5.485 ns ( 60.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.103 ns" { SN MefCoffeeMachine:INST|WideAnd27~0 MefCoffeeMachine:INST|WideOr3~0 MefCoffeeMachine:INST|FFD:D0|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.103 ns" { SN {} SN~combout {} MefCoffeeMachine:INST|WideAnd27~0 {} MefCoffeeMachine:INST|WideOr3~0 {} MefCoffeeMachine:INST|FFD:D0|Q {} } { 0.000ns 0.000ns 2.836ns 0.741ns 1.908ns } { 0.000ns 1.132ns 0.511ns 0.914ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_14 5 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns MefCoffeeMachine:INST\|FFD:D0\|Q 2 REG LC_X4_Y4_N7 20 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y4_N7; Fanout = 20; REG Node = 'MefCoffeeMachine:INST\|FFD:D0\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK MefCoffeeMachine:INST|FFD:D0|Q } "NODE_NAME" } } { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|FFD:D0|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|FFD:D0|Q {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.103 ns" { SN MefCoffeeMachine:INST|WideAnd27~0 MefCoffeeMachine:INST|WideOr3~0 MefCoffeeMachine:INST|FFD:D0|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.103 ns" { SN {} SN~combout {} MefCoffeeMachine:INST|WideAnd27~0 {} MefCoffeeMachine:INST|WideOr3~0 {} MefCoffeeMachine:INST|FFD:D0|Q {} } { 0.000ns 0.000ns 2.836ns 0.741ns 1.908ns } { 0.000ns 1.132ns 0.511ns 0.914ns 1.061ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|FFD:D0|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|FFD:D0|Q {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK c MefCoffeeMachine:INST\|FFD:D3\|Q 22.306 ns register " "Info: tco from clock \"CLK\" to destination pin \"c\" through register \"MefCoffeeMachine:INST\|FFD:D3\|Q\" is 22.306 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_14 5 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns MefCoffeeMachine:INST\|FFD:D3\|Q 2 REG LC_X4_Y4_N2 14 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y4_N2; Fanout = 14; REG Node = 'MefCoffeeMachine:INST\|FFD:D3\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK MefCoffeeMachine:INST|FFD:D3|Q } "NODE_NAME" } } { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|FFD:D3|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|FFD:D3|Q {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.582 ns + Longest register pin " "Info: + Longest register to pin delay is 18.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MefCoffeeMachine:INST\|FFD:D3\|Q 1 REG LC_X4_Y4_N2 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N2; Fanout = 14; REG Node = 'MefCoffeeMachine:INST\|FFD:D3\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MefCoffeeMachine:INST|FFD:D3|Q } "NODE_NAME" } } { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.511 ns) 2.711 ns MefCoffeeMachine:INST\|WideAnd5~0 2 COMB LC_X4_Y2_N2 2 " "Info: 2: + IC(2.200 ns) + CELL(0.511 ns) = 2.711 ns; Loc. = LC_X4_Y2_N2; Fanout = 2; COMB Node = 'MefCoffeeMachine:INST\|WideAnd5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { MefCoffeeMachine:INST|FFD:D3|Q MefCoffeeMachine:INST|WideAnd5~0 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.200 ns) 3.630 ns MefCoffeeMachine:INST\|WideAnd27~1 3 COMB LC_X4_Y2_N1 2 " "Info: 3: + IC(0.719 ns) + CELL(0.200 ns) = 3.630 ns; Loc. = LC_X4_Y2_N1; Fanout = 2; COMB Node = 'MefCoffeeMachine:INST\|WideAnd27~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { MefCoffeeMachine:INST|WideAnd5~0 MefCoffeeMachine:INST|WideAnd27~1 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.470 ns) + CELL(0.511 ns) 6.611 ns MefCoffeeMachine:INST\|WideAnd25~1 4 COMB LC_X5_Y4_N2 3 " "Info: 4: + IC(2.470 ns) + CELL(0.511 ns) = 6.611 ns; Loc. = LC_X5_Y4_N2; Fanout = 3; COMB Node = 'MefCoffeeMachine:INST\|WideAnd25~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { MefCoffeeMachine:INST|WideAnd27~1 MefCoffeeMachine:INST|WideAnd25~1 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.200 ns) 7.521 ns Decoders:INST2\|InterfaceERDI:comb_12\|WideAnd0~1 5 COMB LC_X5_Y4_N0 2 " "Info: 5: + IC(0.710 ns) + CELL(0.200 ns) = 7.521 ns; Loc. = LC_X5_Y4_N0; Fanout = 2; COMB Node = 'Decoders:INST2\|InterfaceERDI:comb_12\|WideAnd0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { MefCoffeeMachine:INST|WideAnd25~1 Decoders:INST2|InterfaceERDI:comb_12|WideAnd0~1 } "NODE_NAME" } } { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.740 ns) 9.000 ns Decoders:INST2\|InterfaceESN:comb_11\|WideAnd0~0 6 COMB LC_X5_Y4_N4 4 " "Info: 6: + IC(0.739 ns) + CELL(0.740 ns) = 9.000 ns; Loc. = LC_X5_Y4_N4; Fanout = 4; COMB Node = 'Decoders:INST2\|InterfaceESN:comb_11\|WideAnd0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { Decoders:INST2|InterfaceERDI:comb_12|WideAnd0~1 Decoders:INST2|InterfaceESN:comb_11|WideAnd0~0 } "NODE_NAME" } } { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.200 ns) 10.402 ns Decoders:INST2\|InterfaceESP:comb_10\|WideAnd0 7 COMB LC_X5_Y4_N1 3 " "Info: 7: + IC(1.202 ns) + CELL(0.200 ns) = 10.402 ns; Loc. = LC_X5_Y4_N1; Fanout = 3; COMB Node = 'Decoders:INST2\|InterfaceESP:comb_10\|WideAnd0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { Decoders:INST2|InterfaceESN:comb_11|WideAnd0~0 Decoders:INST2|InterfaceESP:comb_10|WideAnd0 } "NODE_NAME" } } { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.914 ns) 12.526 ns Decoders:INST2\|WideOr2~0 8 COMB LC_X6_Y4_N5 1 " "Info: 8: + IC(1.210 ns) + CELL(0.914 ns) = 12.526 ns; Loc. = LC_X6_Y4_N5; Fanout = 1; COMB Node = 'Decoders:INST2\|WideOr2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { Decoders:INST2|InterfaceESP:comb_10|WideAnd0 Decoders:INST2|WideOr2~0 } "NODE_NAME" } } { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.511 ns) 13.834 ns Decoders:INST2\|WideOr2~3 9 COMB LC_X6_Y4_N9 1 " "Info: 9: + IC(0.797 ns) + CELL(0.511 ns) = 13.834 ns; Loc. = LC_X6_Y4_N9; Fanout = 1; COMB Node = 'Decoders:INST2\|WideOr2~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { Decoders:INST2|WideOr2~0 Decoders:INST2|WideOr2~3 } "NODE_NAME" } } { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.426 ns) + CELL(2.322 ns) 18.582 ns c 10 PIN PIN_2 0 " "Info: 10: + IC(2.426 ns) + CELL(2.322 ns) = 18.582 ns; Loc. = PIN_2; Fanout = 0; PIN Node = 'c'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.748 ns" { Decoders:INST2|WideOr2~3 c } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.109 ns ( 32.88 % ) " "Info: Total cell delay = 6.109 ns ( 32.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.473 ns ( 67.12 % ) " "Info: Total interconnect delay = 12.473 ns ( 67.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.582 ns" { MefCoffeeMachine:INST|FFD:D3|Q MefCoffeeMachine:INST|WideAnd5~0 MefCoffeeMachine:INST|WideAnd27~1 MefCoffeeMachine:INST|WideAnd25~1 Decoders:INST2|InterfaceERDI:comb_12|WideAnd0~1 Decoders:INST2|InterfaceESN:comb_11|WideAnd0~0 Decoders:INST2|InterfaceESP:comb_10|WideAnd0 Decoders:INST2|WideOr2~0 Decoders:INST2|WideOr2~3 c } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.582 ns" { MefCoffeeMachine:INST|FFD:D3|Q {} MefCoffeeMachine:INST|WideAnd5~0 {} MefCoffeeMachine:INST|WideAnd27~1 {} MefCoffeeMachine:INST|WideAnd25~1 {} Decoders:INST2|InterfaceERDI:comb_12|WideAnd0~1 {} Decoders:INST2|InterfaceESN:comb_11|WideAnd0~0 {} Decoders:INST2|InterfaceESP:comb_10|WideAnd0 {} Decoders:INST2|WideOr2~0 {} Decoders:INST2|WideOr2~3 {} c {} } { 0.000ns 2.200ns 0.719ns 2.470ns 0.710ns 0.739ns 1.202ns 1.210ns 0.797ns 2.426ns } { 0.000ns 0.511ns 0.200ns 0.511ns 0.200ns 0.740ns 0.200ns 0.914ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|FFD:D3|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|FFD:D3|Q {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.582 ns" { MefCoffeeMachine:INST|FFD:D3|Q MefCoffeeMachine:INST|WideAnd5~0 MefCoffeeMachine:INST|WideAnd27~1 MefCoffeeMachine:INST|WideAnd25~1 Decoders:INST2|InterfaceERDI:comb_12|WideAnd0~1 Decoders:INST2|InterfaceESN:comb_11|WideAnd0~0 Decoders:INST2|InterfaceESP:comb_10|WideAnd0 Decoders:INST2|WideOr2~0 Decoders:INST2|WideOr2~3 c } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.582 ns" { MefCoffeeMachine:INST|FFD:D3|Q {} MefCoffeeMachine:INST|WideAnd5~0 {} MefCoffeeMachine:INST|WideAnd27~1 {} MefCoffeeMachine:INST|WideAnd25~1 {} Decoders:INST2|InterfaceERDI:comb_12|WideAnd0~1 {} Decoders:INST2|InterfaceESN:comb_11|WideAnd0~0 {} Decoders:INST2|InterfaceESP:comb_10|WideAnd0 {} Decoders:INST2|WideOr2~0 {} Decoders:INST2|WideOr2~3 {} c {} } { 0.000ns 2.200ns 0.719ns 2.470ns 0.710ns 0.739ns 1.202ns 1.210ns 0.797ns 2.426ns } { 0.000ns 0.511ns 0.200ns 0.511ns 0.200ns 0.740ns 0.200ns 0.914ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SP c 22.254 ns Longest " "Info: Longest tpd from source pin \"SP\" to destination pin \"c\" is 22.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SP 1 PIN PIN_36 14 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_36; Fanout = 14; PIN Node = 'SP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.799 ns) + CELL(0.914 ns) 4.845 ns MefCoffeeMachine:INST\|w7~0 2 COMB LC_X4_Y4_N0 3 " "Info: 2: + IC(2.799 ns) + CELL(0.914 ns) = 4.845 ns; Loc. = LC_X4_Y4_N0; Fanout = 3; COMB Node = 'MefCoffeeMachine:INST\|w7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.713 ns" { SP MefCoffeeMachine:INST|w7~0 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.946 ns) + CELL(0.511 ns) 7.302 ns MefCoffeeMachine:INST\|WideAnd27~1 3 COMB LC_X4_Y2_N1 2 " "Info: 3: + IC(1.946 ns) + CELL(0.511 ns) = 7.302 ns; Loc. = LC_X4_Y2_N1; Fanout = 2; COMB Node = 'MefCoffeeMachine:INST\|WideAnd27~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { MefCoffeeMachine:INST|w7~0 MefCoffeeMachine:INST|WideAnd27~1 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.470 ns) + CELL(0.511 ns) 10.283 ns MefCoffeeMachine:INST\|WideAnd25~1 4 COMB LC_X5_Y4_N2 3 " "Info: 4: + IC(2.470 ns) + CELL(0.511 ns) = 10.283 ns; Loc. = LC_X5_Y4_N2; Fanout = 3; COMB Node = 'MefCoffeeMachine:INST\|WideAnd25~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { MefCoffeeMachine:INST|WideAnd27~1 MefCoffeeMachine:INST|WideAnd25~1 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.200 ns) 11.193 ns Decoders:INST2\|InterfaceERDI:comb_12\|WideAnd0~1 5 COMB LC_X5_Y4_N0 2 " "Info: 5: + IC(0.710 ns) + CELL(0.200 ns) = 11.193 ns; Loc. = LC_X5_Y4_N0; Fanout = 2; COMB Node = 'Decoders:INST2\|InterfaceERDI:comb_12\|WideAnd0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { MefCoffeeMachine:INST|WideAnd25~1 Decoders:INST2|InterfaceERDI:comb_12|WideAnd0~1 } "NODE_NAME" } } { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.740 ns) 12.672 ns Decoders:INST2\|InterfaceESN:comb_11\|WideAnd0~0 6 COMB LC_X5_Y4_N4 4 " "Info: 6: + IC(0.739 ns) + CELL(0.740 ns) = 12.672 ns; Loc. = LC_X5_Y4_N4; Fanout = 4; COMB Node = 'Decoders:INST2\|InterfaceESN:comb_11\|WideAnd0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { Decoders:INST2|InterfaceERDI:comb_12|WideAnd0~1 Decoders:INST2|InterfaceESN:comb_11|WideAnd0~0 } "NODE_NAME" } } { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.200 ns) 14.074 ns Decoders:INST2\|InterfaceESP:comb_10\|WideAnd0 7 COMB LC_X5_Y4_N1 3 " "Info: 7: + IC(1.202 ns) + CELL(0.200 ns) = 14.074 ns; Loc. = LC_X5_Y4_N1; Fanout = 3; COMB Node = 'Decoders:INST2\|InterfaceESP:comb_10\|WideAnd0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { Decoders:INST2|InterfaceESN:comb_11|WideAnd0~0 Decoders:INST2|InterfaceESP:comb_10|WideAnd0 } "NODE_NAME" } } { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.914 ns) 16.198 ns Decoders:INST2\|WideOr2~0 8 COMB LC_X6_Y4_N5 1 " "Info: 8: + IC(1.210 ns) + CELL(0.914 ns) = 16.198 ns; Loc. = LC_X6_Y4_N5; Fanout = 1; COMB Node = 'Decoders:INST2\|WideOr2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { Decoders:INST2|InterfaceESP:comb_10|WideAnd0 Decoders:INST2|WideOr2~0 } "NODE_NAME" } } { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.511 ns) 17.506 ns Decoders:INST2\|WideOr2~3 9 COMB LC_X6_Y4_N9 1 " "Info: 9: + IC(0.797 ns) + CELL(0.511 ns) = 17.506 ns; Loc. = LC_X6_Y4_N9; Fanout = 1; COMB Node = 'Decoders:INST2\|WideOr2~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { Decoders:INST2|WideOr2~0 Decoders:INST2|WideOr2~3 } "NODE_NAME" } } { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.426 ns) + CELL(2.322 ns) 22.254 ns c 10 PIN PIN_2 0 " "Info: 10: + IC(2.426 ns) + CELL(2.322 ns) = 22.254 ns; Loc. = PIN_2; Fanout = 0; PIN Node = 'c'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.748 ns" { Decoders:INST2|WideOr2~3 c } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.955 ns ( 35.75 % ) " "Info: Total cell delay = 7.955 ns ( 35.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.299 ns ( 64.25 % ) " "Info: Total interconnect delay = 14.299 ns ( 64.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.254 ns" { SP MefCoffeeMachine:INST|w7~0 MefCoffeeMachine:INST|WideAnd27~1 MefCoffeeMachine:INST|WideAnd25~1 Decoders:INST2|InterfaceERDI:comb_12|WideAnd0~1 Decoders:INST2|InterfaceESN:comb_11|WideAnd0~0 Decoders:INST2|InterfaceESP:comb_10|WideAnd0 Decoders:INST2|WideOr2~0 Decoders:INST2|WideOr2~3 c } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.254 ns" { SP {} SP~combout {} MefCoffeeMachine:INST|w7~0 {} MefCoffeeMachine:INST|WideAnd27~1 {} MefCoffeeMachine:INST|WideAnd25~1 {} Decoders:INST2|InterfaceERDI:comb_12|WideAnd0~1 {} Decoders:INST2|InterfaceESN:comb_11|WideAnd0~0 {} Decoders:INST2|InterfaceESP:comb_10|WideAnd0 {} Decoders:INST2|WideOr2~0 {} Decoders:INST2|WideOr2~3 {} c {} } { 0.000ns 0.000ns 2.799ns 1.946ns 2.470ns 0.710ns 0.739ns 1.202ns 1.210ns 0.797ns 2.426ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.511ns 0.200ns 0.740ns 0.200ns 0.914ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MefCoffeeMachine:INST\|FFD:D1\|Q SR CLK -1.891 ns register " "Info: th for register \"MefCoffeeMachine:INST\|FFD:D1\|Q\" (data pin = \"SR\", clock pin = \"CLK\") is -1.891 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_14 5 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns MefCoffeeMachine:INST\|FFD:D1\|Q 2 REG LC_X4_Y2_N9 19 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y2_N9; Fanout = 19; REG Node = 'MefCoffeeMachine:INST\|FFD:D1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK MefCoffeeMachine:INST|FFD:D1|Q } "NODE_NAME" } } { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|FFD:D1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|FFD:D1|Q {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.460 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SR 1 PIN PIN_39 16 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_39; Fanout = 16; PIN Node = 'SR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.692 ns) + CELL(0.740 ns) 4.564 ns MefCoffeeMachine:INST\|WideOr2~2 2 COMB LC_X4_Y2_N8 1 " "Info: 2: + IC(2.692 ns) + CELL(0.740 ns) = 4.564 ns; Loc. = LC_X4_Y2_N8; Fanout = 1; COMB Node = 'MefCoffeeMachine:INST\|WideOr2~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.432 ns" { SR MefCoffeeMachine:INST|WideOr2~2 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 5.460 ns MefCoffeeMachine:INST\|FFD:D1\|Q 3 REG LC_X4_Y2_N9 19 " "Info: 3: + IC(0.305 ns) + CELL(0.591 ns) = 5.460 ns; Loc. = LC_X4_Y2_N9; Fanout = 19; REG Node = 'MefCoffeeMachine:INST\|FFD:D1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { MefCoffeeMachine:INST|WideOr2~2 MefCoffeeMachine:INST|FFD:D1|Q } "NODE_NAME" } } { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.463 ns ( 45.11 % ) " "Info: Total cell delay = 2.463 ns ( 45.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.997 ns ( 54.89 % ) " "Info: Total interconnect delay = 2.997 ns ( 54.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.460 ns" { SR MefCoffeeMachine:INST|WideOr2~2 MefCoffeeMachine:INST|FFD:D1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.460 ns" { SR {} SR~combout {} MefCoffeeMachine:INST|WideOr2~2 {} MefCoffeeMachine:INST|FFD:D1|Q {} } { 0.000ns 0.000ns 2.692ns 0.305ns } { 0.000ns 1.132ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|FFD:D1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|FFD:D1|Q {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.460 ns" { SR MefCoffeeMachine:INST|WideOr2~2 MefCoffeeMachine:INST|FFD:D1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.460 ns" { SR {} SR~combout {} MefCoffeeMachine:INST|WideOr2~2 {} MefCoffeeMachine:INST|FFD:D1|Q {} } { 0.000ns 0.000ns 2.692ns 0.305ns } { 0.000ns 1.132ns 0.740ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 20:22:40 2023 " "Info: Processing ended: Wed Jun 07 20:22:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 20:22:41 2023 " "Info: Processing started: Wed Jun 07 20:22:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "MainCoffeeMachine.vo MainCoffeeMachine_v.sdo C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/simulation/modelsim/ simulation " "Info: Generated files \"MainCoffeeMachine.vo\" and \"MainCoffeeMachine_v.sdo\" in directory \"C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 20:22:42 2023 " "Info: Processing ended: Wed Jun 07 20:22:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 282 s " "Info: Quartus II Full Compilation was successful. 0 errors, 282 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 20:22:51 2023 " "Info: Processing started: Wed Jun 07 20:22:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp MainCoffeeMachine -c MainCoffeeMachine --netlist_type=sgate " "Info: Command: quartus_rpp MainCoffeeMachine -c MainCoffeeMachine --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "152 " "Info: Peak virtual memory: 152 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 20:22:51 2023 " "Info: Processing ended: Wed Jun 07 20:22:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
