<profile>

<section name = "Vitis HLS Report for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'" level="0">
<item name = "Date">Sun Nov  3 13:42:29 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">LeNet_wrapper</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.670 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_123_1">?, ?, 43, 20, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1631, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">8, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 928, -</column>
<column name="Register">-, -, 761, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="inputBuf_U">SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W, 8, 0, 0, 0, 10500, 8, 1, 84000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln141_10_fu_1386_p2">+, 0, 0, 12, 12, 4</column>
<column name="add_ln141_11_fu_1401_p2">+, 0, 0, 12, 12, 4</column>
<column name="add_ln141_12_fu_1416_p2">+, 0, 0, 12, 12, 5</column>
<column name="add_ln141_13_fu_1430_p2">+, 0, 0, 12, 12, 5</column>
<column name="add_ln141_14_fu_1440_p2">+, 0, 0, 12, 12, 5</column>
<column name="add_ln141_15_fu_1450_p2">+, 0, 0, 12, 12, 5</column>
<column name="add_ln141_1_fu_1251_p2">+, 0, 0, 12, 12, 3</column>
<column name="add_ln141_2_fu_1266_p2">+, 0, 0, 12, 12, 3</column>
<column name="add_ln141_3_fu_1281_p2">+, 0, 0, 12, 12, 3</column>
<column name="add_ln141_4_fu_1296_p2">+, 0, 0, 12, 12, 4</column>
<column name="add_ln141_5_fu_1311_p2">+, 0, 0, 12, 12, 4</column>
<column name="add_ln141_6_fu_1326_p2">+, 0, 0, 12, 12, 4</column>
<column name="add_ln141_7_fu_1341_p2">+, 0, 0, 12, 12, 4</column>
<column name="add_ln141_8_fu_1356_p2">+, 0, 0, 12, 12, 4</column>
<column name="add_ln141_9_fu_1371_p2">+, 0, 0, 12, 12, 4</column>
<column name="add_ln141_fu_1236_p2">+, 0, 0, 12, 12, 3</column>
<column name="add_ln159_10_fu_1659_p2">+, 0, 0, 17, 14, 4</column>
<column name="add_ln159_11_fu_1674_p2">+, 0, 0, 17, 14, 4</column>
<column name="add_ln159_12_fu_1689_p2">+, 0, 0, 17, 14, 5</column>
<column name="add_ln159_13_fu_1704_p2">+, 0, 0, 17, 14, 5</column>
<column name="add_ln159_14_fu_1719_p2">+, 0, 0, 17, 14, 5</column>
<column name="add_ln159_15_fu_1734_p2">+, 0, 0, 17, 14, 5</column>
<column name="add_ln159_1_fu_1524_p2">+, 0, 0, 17, 14, 3</column>
<column name="add_ln159_2_fu_1539_p2">+, 0, 0, 17, 14, 3</column>
<column name="add_ln159_3_fu_1554_p2">+, 0, 0, 17, 14, 3</column>
<column name="add_ln159_4_fu_1569_p2">+, 0, 0, 17, 14, 4</column>
<column name="add_ln159_5_fu_1584_p2">+, 0, 0, 17, 14, 4</column>
<column name="add_ln159_6_fu_1599_p2">+, 0, 0, 17, 14, 4</column>
<column name="add_ln159_7_fu_1614_p2">+, 0, 0, 17, 14, 4</column>
<column name="add_ln159_8_fu_1629_p2">+, 0, 0, 17, 14, 4</column>
<column name="add_ln159_9_fu_1644_p2">+, 0, 0, 17, 14, 4</column>
<column name="add_ln159_fu_1509_p2">+, 0, 0, 17, 14, 3</column>
<column name="i_11_fu_827_p2">+, 0, 0, 39, 32, 1</column>
<column name="inp_6_fu_857_p2">+, 0, 0, 39, 32, 1</column>
<column name="inp_i_4_fu_880_p2">+, 0, 0, 39, 32, 1</column>
<column name="inp_j_3_fu_863_p2">+, 0, 0, 39, 32, 1</column>
<column name="kx_1_fu_1006_p2">+, 0, 0, 39, 32, 1</column>
<column name="ky_1_fu_1026_p2">+, 0, 0, 39, 32, 1</column>
<column name="mul71_fu_1170_p2">+, 0, 0, 12, 12, 12</column>
<column name="ox_1_fu_1051_p2">+, 0, 0, 39, 32, 1</column>
<column name="oy_1_fu_1081_p2">+, 0, 0, 39, 32, 1</column>
<column name="thr_add38_fu_996_p2">+, 0, 0, 12, 12, 12</column>
<column name="thr_mul39_fu_1111_p2">+, 0, 0, 17, 14, 14</column>
<column name="tmp1_fu_990_p2">+, 0, 0, 12, 12, 12</column>
<column name="tmp_fu_958_p2">+, 0, 0, 13, 10, 10</column>
<column name="tmp17_fu_984_p2">-, 0, 0, 12, 12, 12</column>
<column name="ap_block_state10_pp0_stage9_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage10_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp0_stage11_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_pp0_stage12_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_pp0_stage13_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_pp0_stage14_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state16_pp0_stage15_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state17_pp0_stage16_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_pp0_stage17_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19_pp0_stage18_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state20_pp0_stage19_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state21_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state22_pp0_stage1_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state25_pp0_stage4_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage2_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state44_pp0_stage3_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage3_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage4_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage5_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage6_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage7_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp0_stage8_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state10_pp0_iter0_stage9">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state11_pp0_iter0_stage10">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state12_pp0_iter0_stage11">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state13_pp0_iter0_stage12">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state14_pp0_iter0_stage13">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state15_pp0_iter0_stage14">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state16_pp0_iter0_stage15">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state17_pp0_iter0_stage16">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state18_pp0_iter0_stage17">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state19_pp0_iter0_stage18">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state20_pp0_iter0_stage19">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state21_pp0_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state22_pp0_iter1_stage1">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state23_pp0_iter1_stage2">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state24_pp0_iter1_stage3">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state25_pp0_iter1_stage4">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state26_pp0_iter1_stage5">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state27_pp0_iter1_stage6">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state28_pp0_iter1_stage7">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state29_pp0_iter1_stage8">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state30_pp0_iter1_stage9">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state31_pp0_iter1_stage10">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state32_pp0_iter1_stage11">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state33_pp0_iter1_stage12">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state34_pp0_iter1_stage13">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state35_pp0_iter1_stage14">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state36_pp0_iter1_stage15">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state37_pp0_iter1_stage16">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state38_pp0_iter1_stage17">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state39_pp0_iter1_stage18">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state40_pp0_iter1_stage19">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state41_pp0_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state42_pp0_iter2_stage1">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state43_pp0_iter2_stage2">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state5_pp0_iter0_stage4">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state6_pp0_iter0_stage5">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state7_pp0_iter0_stage6">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state8_pp0_iter0_stage7">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state9_pp0_iter0_stage8">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op100_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op171_store_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op366_store_state23">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln123_fu_822_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln126_fu_833_p2">icmp, 0, 0, 39, 32, 8</column>
<column name="icmp_ln129_1_fu_845_p2">icmp, 0, 0, 39, 32, 4</column>
<column name="icmp_ln129_fu_839_p2">icmp, 0, 0, 39, 32, 4</column>
<column name="icmp_ln145_fu_869_p2">icmp, 0, 0, 39, 32, 4</column>
<column name="icmp_ln148_fu_932_p2">icmp, 0, 0, 39, 32, 4</column>
<column name="icmp_ln153_fu_949_p2">icmp, 0, 0, 39, 32, 7</column>
<column name="icmp_ln163_fu_1012_p2">icmp, 0, 0, 39, 32, 3</column>
<column name="icmp_ln166_fu_1032_p2">icmp, 0, 0, 39, 32, 3</column>
<column name="icmp_ln169_fu_1057_p2">icmp, 0, 0, 39, 32, 4</column>
<column name="icmp_ln172_fu_1117_p2">icmp, 0, 0, 39, 32, 4</column>
<column name="ap_block_pp0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage11_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage15_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage16_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage17_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage18_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage19_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_01001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln129_fu_851_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln141_1_fu_1206_p2">or, 0, 0, 12, 12, 2</column>
<column name="or_ln141_2_fu_1221_p2">or, 0, 0, 12, 12, 2</column>
<column name="or_ln141_fu_1191_p2">or, 0, 0, 12, 12, 1</column>
<column name="or_ln159_1_fu_1479_p2">or, 0, 0, 14, 14, 2</column>
<column name="or_ln159_2_fu_1494_p2">or, 0, 0, 14, 14, 2</column>
<column name="or_ln159_fu_1464_p2">or, 0, 0, 14, 14, 1</column>
<column name="inp_7_fu_1122_p3">select, 0, 0, 32, 1, 1</column>
<column name="inp_i_5_fu_937_p3">select, 0, 0, 32, 1, 1</column>
<column name="oy_2_fu_1130_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">106, 21, 1, 21</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter0_inp_1_reg_720">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter0_inp_4_reg_732">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_storemerge_reg_751">9, 2, 8, 16</column>
<column name="connect_3_blk_n">9, 2, 1, 2</column>
<column name="connect_4_blk_n">9, 2, 1, 2</column>
<column name="connect_4_din">106, 21, 32, 672</column>
<column name="i_fu_184">9, 2, 32, 64</column>
<column name="inElem_address0">100, 20, 8, 160</column>
<column name="inElem_address1">106, 21, 8, 168</column>
<column name="inElem_d1">113, 22, 8, 176</column>
<column name="inp_fu_204">9, 2, 32, 64</column>
<column name="inp_i_fu_200">9, 2, 32, 64</column>
<column name="inp_j_fu_212">9, 2, 32, 64</column>
<column name="inputBuf_address0">106, 21, 14, 294</column>
<column name="inputBuf_address1">106, 21, 14, 294</column>
<column name="inputBuf_d0">14, 3, 8, 24</column>
<column name="kx_fu_208">9, 2, 32, 64</column>
<column name="ky_fu_196">9, 2, 32, 64</column>
<column name="ox_fu_192">9, 2, 32, 64</column>
<column name="oy_fu_188">9, 2, 32, 64</column>
<column name="reg_765">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">20, 0, 20, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_inp_1_reg_720">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter0_inp_4_reg_732">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_storemerge_reg_751">8, 0, 8, 0</column>
<column name="empty_187_reg_1879">10, 0, 10, 0</column>
<column name="empty_reg_1864">8, 0, 8, 0</column>
<column name="i_fu_184">32, 0, 32, 0</column>
<column name="icmp_ln123_reg_1831">1, 0, 1, 0</column>
<column name="icmp_ln126_reg_1835">1, 0, 1, 0</column>
<column name="icmp_ln145_reg_1849">1, 0, 1, 0</column>
<column name="icmp_ln153_reg_1870">1, 0, 1, 0</column>
<column name="icmp_ln163_reg_1884">1, 0, 1, 0</column>
<column name="icmp_ln166_reg_1888">1, 0, 1, 0</column>
<column name="icmp_ln169_reg_1892">1, 0, 1, 0</column>
<column name="inp_1_reg_720">32, 0, 32, 0</column>
<column name="inp_5_reg_1825">32, 0, 32, 0</column>
<column name="inp_fu_204">32, 0, 32, 0</column>
<column name="inp_i_4_reg_1853">32, 0, 32, 0</column>
<column name="inp_i_fu_200">32, 0, 32, 0</column>
<column name="inp_j_fu_212">32, 0, 32, 0</column>
<column name="kx_fu_208">32, 0, 32, 0</column>
<column name="ky_fu_196">32, 0, 32, 0</column>
<column name="mul71_reg_1941">10, 0, 12, 2</column>
<column name="or_ln129_reg_1839">1, 0, 1, 0</column>
<column name="ox_fu_192">32, 0, 32, 0</column>
<column name="oy_1_reg_1896">32, 0, 32, 0</column>
<column name="oy_fu_188">32, 0, 32, 0</column>
<column name="reg_765">8, 0, 8, 0</column>
<column name="storemerge_reg_751">8, 0, 8, 0</column>
<column name="thr_add38_reg_1874">12, 0, 12, 0</column>
<column name="thr_mul39_reg_1907">12, 0, 14, 2</column>
<column name="thr_mul39_reg_1907_pp0_iter1_reg">12, 0, 14, 2</column>
<column name="icmp_ln123_reg_1831">64, 32, 1, 0</column>
<column name="icmp_ln126_reg_1835">64, 32, 1, 0</column>
<column name="icmp_ln153_reg_1870">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, SCIG&lt;5u, 20u, 12u, 50u, 8u, 0u&gt;_Pipeline_VITIS_LOOP_123_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, SCIG&lt;5u, 20u, 12u, 50u, 8u, 0u&gt;_Pipeline_VITIS_LOOP_123_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, SCIG&lt;5u, 20u, 12u, 50u, 8u, 0u&gt;_Pipeline_VITIS_LOOP_123_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, SCIG&lt;5u, 20u, 12u, 50u, 8u, 0u&gt;_Pipeline_VITIS_LOOP_123_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, SCIG&lt;5u, 20u, 12u, 50u, 8u, 0u&gt;_Pipeline_VITIS_LOOP_123_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, SCIG&lt;5u, 20u, 12u, 50u, 8u, 0u&gt;_Pipeline_VITIS_LOOP_123_1, return value</column>
<column name="connect_3_dout">in, 32, ap_fifo, connect_3, pointer</column>
<column name="connect_3_num_data_valid">in, 7, ap_fifo, connect_3, pointer</column>
<column name="connect_3_fifo_cap">in, 7, ap_fifo, connect_3, pointer</column>
<column name="connect_3_empty_n">in, 1, ap_fifo, connect_3, pointer</column>
<column name="connect_3_read">out, 1, ap_fifo, connect_3, pointer</column>
<column name="connect_4_din">out, 32, ap_fifo, connect_4, pointer</column>
<column name="connect_4_num_data_valid">in, 7, ap_fifo, connect_4, pointer</column>
<column name="connect_4_fifo_cap">in, 7, ap_fifo, connect_4, pointer</column>
<column name="connect_4_full_n">in, 1, ap_fifo, connect_4, pointer</column>
<column name="connect_4_write">out, 1, ap_fifo, connect_4, pointer</column>
<column name="mul36">in, 32, ap_none, mul36, scalar</column>
<column name="inElem_address0">out, 8, ap_memory, inElem, array</column>
<column name="inElem_ce0">out, 1, ap_memory, inElem, array</column>
<column name="inElem_q0">in, 8, ap_memory, inElem, array</column>
<column name="inElem_address1">out, 8, ap_memory, inElem, array</column>
<column name="inElem_ce1">out, 1, ap_memory, inElem, array</column>
<column name="inElem_we1">out, 1, ap_memory, inElem, array</column>
<column name="inElem_d1">out, 8, ap_memory, inElem, array</column>
</table>
</item>
</section>
</profile>
