<stg><name>write_back_output_re</name>


<trans_list>

<trans id="131" from="1" to="2">
<condition id="27">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="1" to="4">
<condition id="28">
<or_exp><and_exp><literal name="write_flag_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="2" to="3">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="3" to="4">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="4" to="5">
<condition id="34">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="5" to="6">
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="5" to="4">
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="6" to="5">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %LayerType_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LayerType)

]]></Node>
<StgValue><ssdm name="LayerType_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %InterSubOutput_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %InterSubOutput)

]]></Node>
<StgValue><ssdm name="InterSubOutput_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %IsNL_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %IsNL)

]]></Node>
<StgValue><ssdm name="IsNL_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %write_flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %write_flag)

]]></Node>
<StgValue><ssdm name="write_flag_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:4  %OHxOW_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %OHxOW)

]]></Node>
<StgValue><ssdm name="OHxOW_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %TC_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TC_MIN)

]]></Node>
<StgValue><ssdm name="TC_MIN_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %TM_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TM_MIN)

]]></Node>
<StgValue><ssdm name="TM_MIN_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %Output_w_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Output_w)

]]></Node>
<StgValue><ssdm name="Output_w_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %m_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %m)

]]></Node>
<StgValue><ssdm name="m_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %c_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c)

]]></Node>
<StgValue><ssdm name="c_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %r_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %r)

]]></Node>
<StgValue><ssdm name="r_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:11  %Output1_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %Output1_offset)

]]></Node>
<StgValue><ssdm name="Output1_offset_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:12  %Output_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %Output_offset)

]]></Node>
<StgValue><ssdm name="Output_offset_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32* %Output1, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str19, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32* %Output_r, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %write_flag_read, label %._crit_edge_ifconv, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:0  %wb_start_flag = alloca i1

]]></Node>
<StgValue><ssdm name="wb_start_flag"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:1  %pingpong = alloca i1

]]></Node>
<StgValue><ssdm name="pingpong"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:2  %tm_next_0_V_1 = alloca i6

]]></Node>
<StgValue><ssdm name="tm_next_0_V_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:3  %tm_next1_0_V_1 = alloca i6

]]></Node>
<StgValue><ssdm name="tm_next1_0_V_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:4  %outputoffsetarray_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="outputoffsetarray_0_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:5  %outputoffsetarray_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="outputoffsetarray_1_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:6  %outputoffsetarray1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="outputoffsetarray1_0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:7  %outputoffsetarray1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="outputoffsetarray1_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:8  %TM_MIN_6b_V = trunc i32 %TM_MIN_read to i6

]]></Node>
<StgValue><ssdm name="TM_MIN_6b_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:9  %Output_w_9b_V = trunc i32 %Output_w_read to i9

]]></Node>
<StgValue><ssdm name="Output_w_9b_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:10  %m_10b_V = trunc i32 %m_read to i10

]]></Node>
<StgValue><ssdm name="m_10b_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:11  %r_9b_V = trunc i32 %r_read to i9

]]></Node>
<StgValue><ssdm name="r_9b_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:12  %c_9b_V = trunc i32 %c_read to i9

]]></Node>
<StgValue><ssdm name="c_9b_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge_ifconv:16  %lhs_V = zext i10 %m_10b_V to i28

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="28" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv:17  %rhs_V = zext i18 %OHxOW_read to i28

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge_ifconv:18  %r_V = mul i28 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:47  store i1 true, i1* %pingpong

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:48  store i1 true, i1* %wb_start_flag

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge_ifconv:13  %tmp_8 = icmp eq i6 %TM_MIN_6b_V, 9

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge_ifconv:14  %TM_MIN_g_V = select i1 %tmp_8, i6 12, i6 %TM_MIN_6b_V

]]></Node>
<StgValue><ssdm name="TM_MIN_g_V"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:15  %tmp_10 = trunc i6 %TM_MIN_g_V to i5

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:19  %lhs_V_1 = zext i9 %r_9b_V to i18

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:20  %rhs_V_1 = zext i9 %Output_w_9b_V to i18

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:21  %r_V_1 = mul i18 %rhs_V_1, %lhs_V_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="28" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv:22  %rhs_V_2_cast = zext i18 %r_V_1 to i28

]]></Node>
<StgValue><ssdm name="rhs_V_2_cast"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge_ifconv:23  %r_V_2 = add i28 %r_V, %rhs_V_2_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="28" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:24  %rhs_V_3_cast = zext i9 %c_9b_V to i28

]]></Node>
<StgValue><ssdm name="rhs_V_3_cast"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge_ifconv:25  %r_V_3 = add i28 %r_V_2, %rhs_V_3_cast

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge_ifconv:27  %TM_MINaboveTmdiv2 = icmp ugt i6 %TM_MIN_g_V, 16

]]></Node>
<StgValue><ssdm name="TM_MINaboveTmdiv2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge_ifconv:29  %mLoop2_V = add i6 -16, %TM_MIN_g_V

]]></Node>
<StgValue><ssdm name="mLoop2_V"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge_ifconv:30  %mLoop1_V = select i1 %TM_MINaboveTmdiv2, i5 -16, i5 %tmp_10

]]></Node>
<StgValue><ssdm name="mLoop1_V"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge_ifconv:31  %mLoop2_V_1 = select i1 %TM_MINaboveTmdiv2, i6 %mLoop2_V, i6 0

]]></Node>
<StgValue><ssdm name="mLoop2_V_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:37  %mLoop = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %mLoop1_V, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="mLoop"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="29" op_0_bw="28">
<![CDATA[
._crit_edge_ifconv:26  %OutputOffset1_sum_3_s = zext i28 %r_V_3 to i29

]]></Node>
<StgValue><ssdm name="OutputOffset1_sum_3_s"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:28  %TC_MINe26 = icmp eq i32 %TC_MIN_read, 26

]]></Node>
<StgValue><ssdm name="TC_MINe26"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="23" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:32  %lhs_V_4_cast = zext i5 %mLoop1_V to i23

]]></Node>
<StgValue><ssdm name="lhs_V_4_cast"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="23" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv:33  %rhs_V_4_cast = zext i18 %OHxOW_read to i23

]]></Node>
<StgValue><ssdm name="rhs_V_4_cast"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge_ifconv:34  %r_V_4 = mul i23 %rhs_V_4_cast, %lhs_V_4_cast

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="29" op_0_bw="23">
<![CDATA[
._crit_edge_ifconv:35  %tmp_cast = zext i23 %r_V_4 to i29

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge_ifconv:36  %OutputOffset1_sum1_3 = add i29 %OutputOffset1_sum_3_s, %tmp_cast

]]></Node>
<StgValue><ssdm name="OutputOffset1_sum1_3"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge_ifconv:38  %mLoop_3 = zext i4 %mLoop to i5

]]></Node>
<StgValue><ssdm name="mLoop_3"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:39  %tmp = select i1 %TC_MINe26, i8 13, i8 -87

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge_ifconv:40  %mLoop_1 = select i1 %TC_MINe26, i5 %mLoop1_V, i5 %mLoop_3

]]></Node>
<StgValue><ssdm name="mLoop_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge_ifconv:41  %rLoop_cast4_cast = select i1 %TC_MINe26, i5 -6, i5 1

]]></Node>
<StgValue><ssdm name="rLoop_cast4_cast"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
._crit_edge_ifconv:42  %OutputOffset = select i1 %TC_MINe26, i18 %OHxOW_read, i18 338

]]></Node>
<StgValue><ssdm name="OutputOffset"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="29" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv:43  %OutputOffset_cast = zext i18 %OutputOffset to i29

]]></Node>
<StgValue><ssdm name="OutputOffset_cast"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:44  %OutputOffset3 = select i1 %TC_MINe26, i9 %Output_w_9b_V, i9 0

]]></Node>
<StgValue><ssdm name="OutputOffset3"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:45  %OutputOffset3_cast = zext i9 %OutputOffset3 to i14

]]></Node>
<StgValue><ssdm name="OutputOffset3_cast"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge_ifconv:46  %tmp_2_cast3_cast = select i1 %TC_MINe26, i5 -5, i5 2

]]></Node>
<StgValue><ssdm name="tmp_2_cast3_cast"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge_ifconv:49  br label %.preheader336

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader336:0  %tm = phi i5 [ 0, %._crit_edge_ifconv ], [ %tm_1, %5 ]

]]></Node>
<StgValue><ssdm name="tm"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="29" op_0_bw="29" op_1_bw="0">
<![CDATA[
.preheader336:1  %OutputOffset1_sum = phi i29 [ %OutputOffset1_sum_3_s, %._crit_edge_ifconv ], [ %OutputOffset1_sum_1, %5 ]

]]></Node>
<StgValue><ssdm name="OutputOffset1_sum"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="29" op_0_bw="29" op_1_bw="0">
<![CDATA[
.preheader336:2  %OutputOffset1_sum1 = phi i29 [ %OutputOffset1_sum1_3, %._crit_edge_ifconv ], [ %OutputOffset1_sum1_1, %5 ]

]]></Node>
<StgValue><ssdm name="OutputOffset1_sum1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader336:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader336:4  %exitcond1 = icmp eq i5 %tm, %mLoop_1

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader336:5  %tm_1 = add i5 %tm, 1

]]></Node>
<StgValue><ssdm name="tm_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader336:6  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="write_flag_read" val="1"/>
<literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="write_flag_read" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %tr = phi i5 [ %tr_1, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="tr"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:1  %OutputOffset2_sum = phi i14 [ %OutputOffset2_sum_1, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="OutputOffset2_sum"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 27, i64 0)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %exitcond = icmp eq i5 %tr, %tmp_2_cast3_cast

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4  %tr_1 = add i5 %tr, 1

]]></Node>
<StgValue><ssdm name="tr_1"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %5, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1">
<![CDATA[
:0  %pingpong_load = load i1* %pingpong

]]></Node>
<StgValue><ssdm name="pingpong_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp_5 = icmp ne i5 %tr, %rLoop_cast4_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1">
<![CDATA[
:2  %wb_start_flag_load = load i1* %wb_start_flag

]]></Node>
<StgValue><ssdm name="wb_start_flag_load"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6">
<![CDATA[
:3  %tm_next_0_V_1_load = load i6* %tm_next_0_V_1

]]></Node>
<StgValue><ssdm name="tm_next_0_V_1_load"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6">
<![CDATA[
:4  %tm_next1_0_V_1_load = load i6* %tm_next1_0_V_1

]]></Node>
<StgValue><ssdm name="tm_next1_0_V_1_load"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
:5  %outputoffsetarray_0_2 = load i32* %outputoffsetarray_0_1

]]></Node>
<StgValue><ssdm name="outputoffsetarray_0_2"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
:6  %outputoffsetarray_1_2 = load i32* %outputoffsetarray_1_1

]]></Node>
<StgValue><ssdm name="outputoffsetarray_1_2"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
:7  %outputoffsetarray1_0_1 = load i32* %outputoffsetarray1_0

]]></Node>
<StgValue><ssdm name="outputoffsetarray1_0_1"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
:8  %outputoffsetarray1_1_1 = load i32* %outputoffsetarray1_1

]]></Node>
<StgValue><ssdm name="outputoffsetarray1_1_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %pingpong_load, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="70" op_0_bw="70" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="1" op_36_bw="8" op_37_bw="32" op_38_bw="1" op_39_bw="32" op_40_bw="5" op_41_bw="5" op_42_bw="1" op_43_bw="32" op_44_bw="32" op_45_bw="29" op_46_bw="29" op_47_bw="14" op_48_bw="6" op_49_bw="1">
<![CDATA[
:0  %call_ret = call fastcc { i6, i32, i32 } @outputpixel2buf([676 x i32]* %output_buffer_0, [676 x i32]* %output_buffer_1, [676 x i32]* %output_buffer_2, [676 x i32]* %output_buffer_3, [676 x i32]* %output_buffer_4, [676 x i32]* %output_buffer_5, [676 x i32]* %output_buffer_6, [676 x i32]* %output_buffer_7, [676 x i32]* %output_buffer_8, [676 x i32]* %output_buffer_9, [676 x i32]* %output_buffer_10, [676 x i32]* %output_buffer_11, [676 x i32]* %output_buffer_12, [676 x i32]* %output_buffer_13, [676 x i32]* %output_buffer_14, [676 x i32]* %output_buffer_15, [676 x i32]* %output_buffer_16, [676 x i32]* %output_buffer_17, [676 x i32]* %output_buffer_18, [676 x i32]* %output_buffer_19, [676 x i32]* %output_buffer_20, [676 x i32]* %output_buffer_21, [676 x i32]* %output_buffer_22, [676 x i32]* %output_buffer_23, [676 x i32]* %output_buffer_24, [676 x i32]* %output_buffer_25, [676 x i32]* %output_buffer_26, [676 x i32]* %output_buffer_27, [676 x i32]* %output_buffer_28, [676 x i32]* %output_buffer_29, [676 x i32]* %output_buffer_30, [676 x i32]* %output_buffer_31, [169 x i32]* @output_tmp10, [169 x i32]* @output_tmp11, i1 %IsNL_read, i8 %InterSubOutput_read, i32 %LayerType_read, i1 %TC_MINe26, i32 %TC_MIN_read, i5 %tm, i5 %tr, i1 %wb_start_flag_load, i32 %outputoffsetarray1_0_1, i32 %outputoffsetarray1_1_1, i29 %OutputOffset1_sum, i29 %OutputOffset1_sum1, i14 %OutputOffset2_sum, i6 %tm_next1_0_V_1_load, i1 %tmp_5)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %tmp_9 = icmp ne i5 %tr, 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="30" op_5_bw="32" op_6_bw="32" op_7_bw="6" op_8_bw="5" op_9_bw="6" op_10_bw="32" op_11_bw="32" op_12_bw="8" op_13_bw="8" op_14_bw="1">
<![CDATA[
:5  call fastcc void @mmcpy_outputpixel(i32* %Output_r, i30 %Output_offset_read, i32* %Output1, i30 %Output1_offset_read, [169 x i32]* nocapture @output_tmp00, [169 x i32]* nocapture @output_tmp01, i6 %tm_next_0_V_1_load, i5 %mLoop1_V, i6 %mLoop2_V_1, i32 %outputoffsetarray_0_2, i32 %outputoffsetarray_1_2, i8 %tmp, i8 %tmp, i1 %tmp_9)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="70" op_0_bw="70" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="1" op_36_bw="8" op_37_bw="32" op_38_bw="1" op_39_bw="32" op_40_bw="5" op_41_bw="5" op_42_bw="1" op_43_bw="32" op_44_bw="32" op_45_bw="29" op_46_bw="29" op_47_bw="14" op_48_bw="6" op_49_bw="1">
<![CDATA[
:0  %call_ret2 = call fastcc { i6, i32, i32 } @outputpixel2buf([676 x i32]* %output_buffer_0, [676 x i32]* %output_buffer_1, [676 x i32]* %output_buffer_2, [676 x i32]* %output_buffer_3, [676 x i32]* %output_buffer_4, [676 x i32]* %output_buffer_5, [676 x i32]* %output_buffer_6, [676 x i32]* %output_buffer_7, [676 x i32]* %output_buffer_8, [676 x i32]* %output_buffer_9, [676 x i32]* %output_buffer_10, [676 x i32]* %output_buffer_11, [676 x i32]* %output_buffer_12, [676 x i32]* %output_buffer_13, [676 x i32]* %output_buffer_14, [676 x i32]* %output_buffer_15, [676 x i32]* %output_buffer_16, [676 x i32]* %output_buffer_17, [676 x i32]* %output_buffer_18, [676 x i32]* %output_buffer_19, [676 x i32]* %output_buffer_20, [676 x i32]* %output_buffer_21, [676 x i32]* %output_buffer_22, [676 x i32]* %output_buffer_23, [676 x i32]* %output_buffer_24, [676 x i32]* %output_buffer_25, [676 x i32]* %output_buffer_26, [676 x i32]* %output_buffer_27, [676 x i32]* %output_buffer_28, [676 x i32]* %output_buffer_29, [676 x i32]* %output_buffer_30, [676 x i32]* %output_buffer_31, [169 x i32]* @output_tmp00, [169 x i32]* @output_tmp01, i1 %IsNL_read, i8 %InterSubOutput_read, i32 %LayerType_read, i1 %TC_MINe26, i32 %TC_MIN_read, i5 %tm, i5 %tr, i1 %wb_start_flag_load, i32 %outputoffsetarray_0_2, i32 %outputoffsetarray_1_2, i29 %OutputOffset1_sum, i29 %OutputOffset1_sum1, i14 %OutputOffset2_sum, i6 %tm_next_0_V_1_load, i1 %tmp_5)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %tmp_6 = icmp ne i5 %tr, 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="30" op_5_bw="32" op_6_bw="32" op_7_bw="6" op_8_bw="5" op_9_bw="6" op_10_bw="32" op_11_bw="32" op_12_bw="8" op_13_bw="8" op_14_bw="1">
<![CDATA[
:5  call fastcc void @mmcpy_outputpixel(i32* %Output_r, i30 %Output_offset_read, i32* %Output1, i30 %Output1_offset_read, [169 x i32]* nocapture @output_tmp10, [169 x i32]* nocapture @output_tmp11, i6 %tm_next1_0_V_1_load, i5 %mLoop1_V, i6 %mLoop2_V_1, i32 %outputoffsetarray1_0_1, i32 %outputoffsetarray1_1_1, i8 %tmp, i8 %tmp, i1 %tmp_6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:0  %OutputOffset1_sum_1 = add i29 %OutputOffset_cast, %OutputOffset1_sum

]]></Node>
<StgValue><ssdm name="OutputOffset1_sum_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:1  %OutputOffset1_sum1_1 = add i29 %OutputOffset_cast, %OutputOffset1_sum1

]]></Node>
<StgValue><ssdm name="OutputOffset1_sum1_1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader336

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="108" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="70" op_0_bw="70" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="1" op_36_bw="8" op_37_bw="32" op_38_bw="1" op_39_bw="32" op_40_bw="5" op_41_bw="5" op_42_bw="1" op_43_bw="32" op_44_bw="32" op_45_bw="29" op_46_bw="29" op_47_bw="14" op_48_bw="6" op_49_bw="1">
<![CDATA[
:0  %call_ret = call fastcc { i6, i32, i32 } @outputpixel2buf([676 x i32]* %output_buffer_0, [676 x i32]* %output_buffer_1, [676 x i32]* %output_buffer_2, [676 x i32]* %output_buffer_3, [676 x i32]* %output_buffer_4, [676 x i32]* %output_buffer_5, [676 x i32]* %output_buffer_6, [676 x i32]* %output_buffer_7, [676 x i32]* %output_buffer_8, [676 x i32]* %output_buffer_9, [676 x i32]* %output_buffer_10, [676 x i32]* %output_buffer_11, [676 x i32]* %output_buffer_12, [676 x i32]* %output_buffer_13, [676 x i32]* %output_buffer_14, [676 x i32]* %output_buffer_15, [676 x i32]* %output_buffer_16, [676 x i32]* %output_buffer_17, [676 x i32]* %output_buffer_18, [676 x i32]* %output_buffer_19, [676 x i32]* %output_buffer_20, [676 x i32]* %output_buffer_21, [676 x i32]* %output_buffer_22, [676 x i32]* %output_buffer_23, [676 x i32]* %output_buffer_24, [676 x i32]* %output_buffer_25, [676 x i32]* %output_buffer_26, [676 x i32]* %output_buffer_27, [676 x i32]* %output_buffer_28, [676 x i32]* %output_buffer_29, [676 x i32]* %output_buffer_30, [676 x i32]* %output_buffer_31, [169 x i32]* @output_tmp10, [169 x i32]* @output_tmp11, i1 %IsNL_read, i8 %InterSubOutput_read, i32 %LayerType_read, i1 %TC_MINe26, i32 %TC_MIN_read, i5 %tm, i5 %tr, i1 %wb_start_flag_load, i32 %outputoffsetarray1_0_1, i32 %outputoffsetarray1_1_1, i29 %OutputOffset1_sum, i29 %OutputOffset1_sum1, i14 %OutputOffset2_sum, i6 %tm_next1_0_V_1_load, i1 %tmp_5)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="70">
<![CDATA[
:1  %tm_next1_0_V = extractvalue { i6, i32, i32 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="tm_next1_0_V"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="70">
<![CDATA[
:2  %outputoffsetarray1_0_2 = extractvalue { i6, i32, i32 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="outputoffsetarray1_0_2"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="70">
<![CDATA[
:3  %outputoffsetarray1_1_2 = extractvalue { i6, i32, i32 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="outputoffsetarray1_1_2"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="30" op_5_bw="32" op_6_bw="32" op_7_bw="6" op_8_bw="5" op_9_bw="6" op_10_bw="32" op_11_bw="32" op_12_bw="8" op_13_bw="8" op_14_bw="1">
<![CDATA[
:5  call fastcc void @mmcpy_outputpixel(i32* %Output_r, i30 %Output_offset_read, i32* %Output1, i30 %Output1_offset_read, [169 x i32]* nocapture @output_tmp00, [169 x i32]* nocapture @output_tmp01, i6 %tm_next_0_V_1_load, i5 %mLoop1_V, i6 %mLoop2_V_1, i32 %outputoffsetarray_0_2, i32 %outputoffsetarray_1_2, i8 %tmp, i8 %tmp, i1 %tmp_9)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %outputoffsetarray1_1_2, i32* %outputoffsetarray1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %outputoffsetarray1_0_2, i32* %outputoffsetarray1_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  store i6 %tm_next1_0_V, i6* %tm_next1_0_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="70" op_0_bw="70" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="1" op_36_bw="8" op_37_bw="32" op_38_bw="1" op_39_bw="32" op_40_bw="5" op_41_bw="5" op_42_bw="1" op_43_bw="32" op_44_bw="32" op_45_bw="29" op_46_bw="29" op_47_bw="14" op_48_bw="6" op_49_bw="1">
<![CDATA[
:0  %call_ret2 = call fastcc { i6, i32, i32 } @outputpixel2buf([676 x i32]* %output_buffer_0, [676 x i32]* %output_buffer_1, [676 x i32]* %output_buffer_2, [676 x i32]* %output_buffer_3, [676 x i32]* %output_buffer_4, [676 x i32]* %output_buffer_5, [676 x i32]* %output_buffer_6, [676 x i32]* %output_buffer_7, [676 x i32]* %output_buffer_8, [676 x i32]* %output_buffer_9, [676 x i32]* %output_buffer_10, [676 x i32]* %output_buffer_11, [676 x i32]* %output_buffer_12, [676 x i32]* %output_buffer_13, [676 x i32]* %output_buffer_14, [676 x i32]* %output_buffer_15, [676 x i32]* %output_buffer_16, [676 x i32]* %output_buffer_17, [676 x i32]* %output_buffer_18, [676 x i32]* %output_buffer_19, [676 x i32]* %output_buffer_20, [676 x i32]* %output_buffer_21, [676 x i32]* %output_buffer_22, [676 x i32]* %output_buffer_23, [676 x i32]* %output_buffer_24, [676 x i32]* %output_buffer_25, [676 x i32]* %output_buffer_26, [676 x i32]* %output_buffer_27, [676 x i32]* %output_buffer_28, [676 x i32]* %output_buffer_29, [676 x i32]* %output_buffer_30, [676 x i32]* %output_buffer_31, [169 x i32]* @output_tmp00, [169 x i32]* @output_tmp01, i1 %IsNL_read, i8 %InterSubOutput_read, i32 %LayerType_read, i1 %TC_MINe26, i32 %TC_MIN_read, i5 %tm, i5 %tr, i1 %wb_start_flag_load, i32 %outputoffsetarray_0_2, i32 %outputoffsetarray_1_2, i29 %OutputOffset1_sum, i29 %OutputOffset1_sum1, i14 %OutputOffset2_sum, i6 %tm_next_0_V_1_load, i1 %tmp_5)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="70">
<![CDATA[
:1  %tm_next_0_V = extractvalue { i6, i32, i32 } %call_ret2, 0

]]></Node>
<StgValue><ssdm name="tm_next_0_V"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="70">
<![CDATA[
:2  %outputoffsetarray_0 = extractvalue { i6, i32, i32 } %call_ret2, 1

]]></Node>
<StgValue><ssdm name="outputoffsetarray_0"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="70">
<![CDATA[
:3  %outputoffsetarray_1 = extractvalue { i6, i32, i32 } %call_ret2, 2

]]></Node>
<StgValue><ssdm name="outputoffsetarray_1"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="30" op_5_bw="32" op_6_bw="32" op_7_bw="6" op_8_bw="5" op_9_bw="6" op_10_bw="32" op_11_bw="32" op_12_bw="8" op_13_bw="8" op_14_bw="1">
<![CDATA[
:5  call fastcc void @mmcpy_outputpixel(i32* %Output_r, i30 %Output_offset_read, i32* %Output1, i30 %Output1_offset_read, [169 x i32]* nocapture @output_tmp10, [169 x i32]* nocapture @output_tmp11, i6 %tm_next1_0_V_1_load, i5 %mLoop1_V, i6 %mLoop2_V_1, i32 %outputoffsetarray1_0_1, i32 %outputoffsetarray1_1_1, i8 %tmp, i8 %tmp, i1 %tmp_6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %outputoffsetarray_1, i32* %outputoffsetarray_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %outputoffsetarray_0, i32* %outputoffsetarray_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  store i6 %tm_next_0_V, i6* %tm_next_0_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %pingpong_2 = phi i1 [ false, %2 ], [ true, %3 ]

]]></Node>
<StgValue><ssdm name="pingpong_2"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %OutputOffset2_sum_1 = add i14 %OutputOffset3_cast, %OutputOffset2_sum

]]></Node>
<StgValue><ssdm name="OutputOffset2_sum_1"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store i1 %pingpong_2, i1* %pingpong

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  store i1 false, i1* %wb_start_flag

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
