
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-twitter-120K-3.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000002 cycles: 3675849 heartbeat IPC: 2.72046 cumulative IPC: 2.72046 (Simulation time: 0 hr 0 min 32 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 7348703 heartbeat IPC: 2.72268 cumulative IPC: 2.72157 (Simulation time: 0 hr 1 min 4 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 11056646 heartbeat IPC: 2.69691 cumulative IPC: 2.7133 (Simulation time: 0 hr 1 min 37 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14806947 heartbeat IPC: 2.66645 cumulative IPC: 2.70143 (Simulation time: 0 hr 2 min 8 sec) 

Warmup complete CPU 0 instructions: 40000005 cycles: 14806948 (Simulation time: 0 hr 2 min 8 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 206640318 heartbeat IPC: 0.0521286 cumulative IPC: 0.0521286 (Simulation time: 0 hr 12 min 8 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 392043684 heartbeat IPC: 0.0539365 cumulative IPC: 0.0530171 (Simulation time: 0 hr 21 min 42 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 576493964 heartbeat IPC: 0.0542151 cumulative IPC: 0.0534105 (Simulation time: 0 hr 31 min 8 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 764180898 heartbeat IPC: 0.0532802 cumulative IPC: 0.0533779 (Simulation time: 0 hr 40 min 41 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 997378942 heartbeat IPC: 0.042882 cumulative IPC: 0.0508869 (Simulation time: 0 hr 52 min 18 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 1222378583 heartbeat IPC: 0.0444445 cumulative IPC: 0.0496865 (Simulation time: 1 hr 3 min 36 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 1476573884 heartbeat IPC: 0.0393398 cumulative IPC: 0.0478872 (Simulation time: 1 hr 16 min 26 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 1698376295 heartbeat IPC: 0.0450852 cumulative IPC: 0.0475181 (Simulation time: 1 hr 27 min 33 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 1945015254 heartbeat IPC: 0.0405451 cumulative IPC: 0.0466271 (Simulation time: 1 hr 39 min 52 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 2175541397 heartbeat IPC: 0.043379 cumulative IPC: 0.0462806 (Simulation time: 1 hr 51 min 25 sec) 
Finished CPU 0 instructions: 100000000 cycles: 2160734478 cumulative IPC: 0.0462806 (Simulation time: 1 hr 51 min 25 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0462806 instructions: 100000000 cycles: 2160734478
cpu0_DTLB TOTAL     ACCESS:   36905720  HIT:   25293148  MISS:   11612572
cpu0_DTLB LOAD      ACCESS:   35956351  HIT:   24390595  MISS:   11565756
cpu0_DTLB RFO       ACCESS:     949369  HIT:     902553  MISS:      46816
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.7517 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 86191
cpu0_ITLB TOTAL     ACCESS:    3474607  HIT:    3474607  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3474607  HIT:    3474607  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   11612572  HIT:    2808263  MISS:    8804309
cpu0_STLB LOAD      ACCESS:   11565756  HIT:    2762353  MISS:    8803403
cpu0_STLB RFO       ACCESS:      46816  HIT:      45910  MISS:        906
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 8.58035 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   42389526  HIT:   28423655  MISS:   13965871
cpu0_L1D LOAD      ACCESS:   32543434  HIT:   18691622  MISS:   13851812
cpu0_L1D RFO       ACCESS:    1044789  HIT:    1008226  MISS:      36563
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:    8801303  HIT:    8723807  MISS:      77496
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 156.172 cycles
cpu0_L1D MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 2517182
cpu0_L2C TOTAL     ACCESS:   14041086  HIT:    2269906  MISS:   11771180
cpu0_L2C LOAD      ACCESS:   13851810  HIT:    2100274  MISS:   11751536
cpu0_L2C RFO       ACCESS:      36563  HIT:      18296  MISS:      18267
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      75217  HIT:      75217  MISS:          0
cpu0_L2C TRANSLATION ACCESS:      77496  HIT:      76119  MISS:       1377
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 173.238 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   11837769  HIT:     409073  MISS:   11420904
LLC LOAD      ACCESS:   11751536  HIT:     344774  MISS:   11406762
LLC RFO       ACCESS:      18267  HIT:       5191  MISS:      13076
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      66589  HIT:      58797  MISS:       7792
LLC TRANSLATION ACCESS:       1377  HIT:        311  MISS:       1066
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 157.907 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     840378  ROW_BUFFER_MISS:   10580523
 DBUS AVG_CONGESTED_CYCLE:    3.52556
 WQ ROW_BUFFER_HIT:      64356  ROW_BUFFER_MISS:       2215  FULL:          0

Summary: DRAM events
Added_to_RQ : 11420901
Added_to_WQ : 66571
Merged_WQ_READ : 3
 DBUS congested total cycle: 4681144
 DBUS delay total cycle: 1851777546

CPU 0 Branch Prediction Accuracy: 95.5707% MPKI: 8.17221 Average ROB Occupancy at Mispredict: 333.586
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.17221
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

