# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Mar 10 2019 19:42:26

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40UP5K
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.859651 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Pc2Drone|clk_system
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Pc2Drone|clk_system:R vs. Pc2Drone|clk_system:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: uart_input
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: data[0]
			6.2.2::Path details for port: data[1]
			6.2.3::Path details for port: data[2]
			6.2.4::Path details for port: data[3]
			6.2.5::Path details for port: data[4]
			6.2.6::Path details for port: data[5]
			6.2.7::Path details for port: data[6]
			6.2.8::Path details for port: data[7]
			6.2.9::Path details for port: data_rdy
		6.3::PI to PO Path Details
			6.3.1::Path details for port: uart_input_debug
		6.4::Hold Times Path Details
			6.4.1::Path details for port: uart_input
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: data[0]
			6.5.2::Path details for port: data[1]
			6.5.3::Path details for port: data[2]
			6.5.4::Path details for port: data[3]
			6.5.5::Path details for port: data[4]
			6.5.6::Path details for port: data[5]
			6.5.7::Path details for port: data[6]
			6.5.8::Path details for port: data[7]
			6.5.9::Path details for port: data_rdy
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: uart_input_debug
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: Pc2Drone|clk_system  | Frequency: 62.92 MHz  | Target: 95.51 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Pc2Drone|clk_system  Pc2Drone|clk_system  10470            -5423       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
uart_input  clk_system  7403         Pc2Drone|clk_system:R  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
data[0]    clk_system  14545         Pc2Drone|clk_system:R  
data[1]    clk_system  16015         Pc2Drone|clk_system:R  
data[2]    clk_system  16147         Pc2Drone|clk_system:R  
data[3]    clk_system  16359         Pc2Drone|clk_system:R  
data[4]    clk_system  14359         Pc2Drone|clk_system:R  
data[5]    clk_system  14690         Pc2Drone|clk_system:R  
data[6]    clk_system  15776         Pc2Drone|clk_system:R  
data[7]    clk_system  15432         Pc2Drone|clk_system:R  
data_rdy   clk_system  14942         Pc2Drone|clk_system:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
uart_input         uart_input_debug    6214        


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
uart_input  clk_system  262         Pc2Drone|clk_system:R  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
data[0]    clk_system  14185                 Pc2Drone|clk_system:R  
data[1]    clk_system  15655                 Pc2Drone|clk_system:R  
data[2]    clk_system  15788                 Pc2Drone|clk_system:R  
data[3]    clk_system  16066                 Pc2Drone|clk_system:R  
data[4]    clk_system  13881                 Pc2Drone|clk_system:R  
data[5]    clk_system  14490                 Pc2Drone|clk_system:R  
data[6]    clk_system  15457                 Pc2Drone|clk_system:R  
data[7]    clk_system  15112                 Pc2Drone|clk_system:R  
data_rdy   clk_system  14675                 Pc2Drone|clk_system:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
uart_input         uart_input_debug    5539                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for Pc2Drone|clk_system
*************************************************
Clock: Pc2Drone|clk_system
Frequency: 62.92 MHz | Target: 95.51 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : uart.timer_Count_4_LC_15_19_1/lcout
Path End         : uart.data_Aux_esr_6_LC_17_20_0/ce
Capture Clock    : uart.data_Aux_esr_6_LC_17_20_0/clk
Setup Constraint : 10470p
Path slack       : -5423p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16490

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     14503
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         21913
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_15_19_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5423  RISE       8
I__241/I                                      LocalMux                       0              7410  -5423  RISE       1
I__241/O                                      LocalMux                    1099              8510  -5423  RISE       1
I__247/I                                      InMux                          0              8510  -5423  RISE       1
I__247/O                                      InMux                        662              9172  -5423  RISE       1
I__255/I                                      CascadeMux                     0              9172  -5423  RISE       1
I__255/O                                      CascadeMux                     0              9172  -5423  RISE       1
uart.timer_Count_RNIQ9BL_0_LC_14_19_4/in2     LogicCell40_SEQ_MODE_0000      0              9172  -5423  RISE       1
uart.timer_Count_RNIQ9BL_0_LC_14_19_4/ltout   LogicCell40_SEQ_MODE_0000    781              9953  -5423  FALL       1
I__160/I                                      CascadeMux                     0              9953  -5423  FALL       1
I__160/O                                      CascadeMux                     0              9953  -5423  FALL       1
uart.timer_Count_RNIICSG1_6_LC_14_19_5/in2    LogicCell40_SEQ_MODE_0000      0              9953  -5423  FALL       1
uart.timer_Count_RNIICSG1_6_LC_14_19_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11132  -5423  RISE       1
I__177/I                                      LocalMux                       0             11132  -5423  RISE       1
I__177/O                                      LocalMux                    1099             12231  -5423  RISE       1
I__178/I                                      InMux                          0             12231  -5423  RISE       1
I__178/O                                      InMux                        662             12894  -5423  RISE       1
uart.timer_Count_RNI9BTG2_6_LC_15_18_2/in3    LogicCell40_SEQ_MODE_0000      0             12894  -5423  RISE       1
uart.timer_Count_RNI9BTG2_6_LC_15_18_2/lcout  LogicCell40_SEQ_MODE_0000    861             13755  -5423  RISE       7
I__503/I                                      LocalMux                       0             13755  -5423  RISE       1
I__503/O                                      LocalMux                    1099             14854  -5423  RISE       1
I__509/I                                      InMux                          0             14854  -5423  RISE       1
I__509/O                                      InMux                        662             15516  -5423  RISE       1
uart.data_Aux_esr_RNO_0_6_LC_16_18_7/in3      LogicCell40_SEQ_MODE_0000      0             15516  -5423  RISE       1
uart.data_Aux_esr_RNO_0_6_LC_16_18_7/lcout    LogicCell40_SEQ_MODE_0000    861             16377  -5423  RISE       1
I__499/I                                      LocalMux                       0             16377  -5423  RISE       1
I__499/O                                      LocalMux                    1099             17476  -5423  RISE       1
I__500/I                                      InMux                          0             17476  -5423  RISE       1
I__500/O                                      InMux                        662             18138  -5423  RISE       1
uart.data_Aux_esr_RNO_6_LC_16_19_6/in3        LogicCell40_SEQ_MODE_0000      0             18138  -5423  RISE       1
uart.data_Aux_esr_RNO_6_LC_16_19_6/lcout      LogicCell40_SEQ_MODE_0000    861             18999  -5423  RISE       1
I__597/I                                      Odrv4                          0             18999  -5423  RISE       1
I__597/O                                      Odrv4                        596             19595  -5423  RISE       1
I__598/I                                      Span4Mux_h                     0             19595  -5423  RISE       1
I__598/O                                      Span4Mux_h                   517             20112  -5423  RISE       1
I__599/I                                      LocalMux                       0             20112  -5423  RISE       1
I__599/O                                      LocalMux                    1099             21211  -5423  RISE       1
I__600/I                                      CEMux                          0             21211  -5423  RISE       1
I__600/O                                      CEMux                        702             21913  -5423  RISE       1
uart.data_Aux_esr_6_LC_17_20_0/ce             LogicCell40_SEQ_MODE_1000      0             21913  -5423  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__615/I                                                 ClkMux                         0              5132  RISE       1
I__615/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_6_LC_17_20_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Pc2Drone|clk_system:R vs. Pc2Drone|clk_system:R)
*******************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_15_19_1/lcout
Path End         : uart.data_Aux_esr_6_LC_17_20_0/ce
Capture Clock    : uart.data_Aux_esr_6_LC_17_20_0/clk
Setup Constraint : 10470p
Path slack       : -5423p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16490

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     14503
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         21913
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_15_19_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5423  RISE       8
I__241/I                                      LocalMux                       0              7410  -5423  RISE       1
I__241/O                                      LocalMux                    1099              8510  -5423  RISE       1
I__247/I                                      InMux                          0              8510  -5423  RISE       1
I__247/O                                      InMux                        662              9172  -5423  RISE       1
I__255/I                                      CascadeMux                     0              9172  -5423  RISE       1
I__255/O                                      CascadeMux                     0              9172  -5423  RISE       1
uart.timer_Count_RNIQ9BL_0_LC_14_19_4/in2     LogicCell40_SEQ_MODE_0000      0              9172  -5423  RISE       1
uart.timer_Count_RNIQ9BL_0_LC_14_19_4/ltout   LogicCell40_SEQ_MODE_0000    781              9953  -5423  FALL       1
I__160/I                                      CascadeMux                     0              9953  -5423  FALL       1
I__160/O                                      CascadeMux                     0              9953  -5423  FALL       1
uart.timer_Count_RNIICSG1_6_LC_14_19_5/in2    LogicCell40_SEQ_MODE_0000      0              9953  -5423  FALL       1
uart.timer_Count_RNIICSG1_6_LC_14_19_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11132  -5423  RISE       1
I__177/I                                      LocalMux                       0             11132  -5423  RISE       1
I__177/O                                      LocalMux                    1099             12231  -5423  RISE       1
I__178/I                                      InMux                          0             12231  -5423  RISE       1
I__178/O                                      InMux                        662             12894  -5423  RISE       1
uart.timer_Count_RNI9BTG2_6_LC_15_18_2/in3    LogicCell40_SEQ_MODE_0000      0             12894  -5423  RISE       1
uart.timer_Count_RNI9BTG2_6_LC_15_18_2/lcout  LogicCell40_SEQ_MODE_0000    861             13755  -5423  RISE       7
I__503/I                                      LocalMux                       0             13755  -5423  RISE       1
I__503/O                                      LocalMux                    1099             14854  -5423  RISE       1
I__509/I                                      InMux                          0             14854  -5423  RISE       1
I__509/O                                      InMux                        662             15516  -5423  RISE       1
uart.data_Aux_esr_RNO_0_6_LC_16_18_7/in3      LogicCell40_SEQ_MODE_0000      0             15516  -5423  RISE       1
uart.data_Aux_esr_RNO_0_6_LC_16_18_7/lcout    LogicCell40_SEQ_MODE_0000    861             16377  -5423  RISE       1
I__499/I                                      LocalMux                       0             16377  -5423  RISE       1
I__499/O                                      LocalMux                    1099             17476  -5423  RISE       1
I__500/I                                      InMux                          0             17476  -5423  RISE       1
I__500/O                                      InMux                        662             18138  -5423  RISE       1
uart.data_Aux_esr_RNO_6_LC_16_19_6/in3        LogicCell40_SEQ_MODE_0000      0             18138  -5423  RISE       1
uart.data_Aux_esr_RNO_6_LC_16_19_6/lcout      LogicCell40_SEQ_MODE_0000    861             18999  -5423  RISE       1
I__597/I                                      Odrv4                          0             18999  -5423  RISE       1
I__597/O                                      Odrv4                        596             19595  -5423  RISE       1
I__598/I                                      Span4Mux_h                     0             19595  -5423  RISE       1
I__598/O                                      Span4Mux_h                   517             20112  -5423  RISE       1
I__599/I                                      LocalMux                       0             20112  -5423  RISE       1
I__599/O                                      LocalMux                    1099             21211  -5423  RISE       1
I__600/I                                      CEMux                          0             21211  -5423  RISE       1
I__600/O                                      CEMux                        702             21913  -5423  RISE       1
uart.data_Aux_esr_6_LC_17_20_0/ce             LogicCell40_SEQ_MODE_1000      0             21913  -5423  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__615/I                                                 ClkMux                         0              5132  RISE       1
I__615/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_6_LC_17_20_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: uart_input
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : uart_input
Clock Port        : clk_system
Clock Reference   : Pc2Drone|clk_system:R
Setup Time        : 7403


Data Path Delay               13423
+ Setup Time                      0
- Capture Clock Path Delay    -6020
---------------------------- ------
Setup to Clock                 7403

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_input                                    Pc2Drone                   0      0                  RISE  1       
uart_input_ibuf_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  RISE  1       
uart_input_ibuf_iopad/DOUT                    IO_PAD                     510    510                RISE  1       
uart_input_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
uart_input_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001     490    1000               FALL  1       
I__628/I                                      Odrv12                     0      1000               FALL  1       
I__628/O                                      Odrv12                     1232   2232               FALL  1       
I__632/I                                      Span12Mux_v                0      2232               FALL  1       
I__632/O                                      Span12Mux_v                1073   3305               FALL  1       
I__637/I                                      Sp12to4                    0      3305               FALL  1       
I__637/O                                      Sp12to4                    848    4152               FALL  1       
I__644/I                                      Span4Mux_h                 0      4152               FALL  1       
I__644/O                                      Span4Mux_h                 543    4695               FALL  1       
I__651/I                                      Span4Mux_v                 0      4695               FALL  1       
I__651/O                                      Span4Mux_v                 649    5344               FALL  1       
I__659/I                                      Span4Mux_h                 0      5344               FALL  1       
I__659/O                                      Span4Mux_h                 543    5887               FALL  1       
I__667/I                                      LocalMux                   0      5887               FALL  1       
I__667/O                                      LocalMux                   768    6655               FALL  1       
I__671/I                                      InMux                      0      6655               FALL  1       
I__671/O                                      InMux                      503    7159               FALL  1       
uart.state_RNIVF8I3_4_LC_16_19_1/in0          LogicCell40_SEQ_MODE_0000  0      7159               FALL  1       
uart.state_RNIVF8I3_4_LC_16_19_1/lcout        LogicCell40_SEQ_MODE_0000  1245   8404               RISE  9       
I__672/I                                      LocalMux                   0      8404               RISE  1       
I__672/O                                      LocalMux                   1099   9503               RISE  1       
I__674/I                                      InMux                      0      9503               RISE  1       
I__674/O                                      InMux                      662    10165              RISE  1       
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/in3    LogicCell40_SEQ_MODE_0000  0      10165              RISE  1       
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/lcout  LogicCell40_SEQ_MODE_0000  861    11026              RISE  8       
I__681/I                                      Odrv4                      0      11026              RISE  1       
I__681/O                                      Odrv4                      596    11622              RISE  1       
I__683/I                                      LocalMux                   0      11622              RISE  1       
I__683/O                                      LocalMux                   1099   12721              RISE  1       
I__685/I                                      CEMux                      0      12721              RISE  1       
I__685/O                                      CEMux                      702    13423              RISE  1       
uart.data_esr_4_LC_17_19_5/ce                 LogicCell40_SEQ_MODE_1000  0      13423              RISE  1       

Capture Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__601/I                                                 gio2CtrlBuf                0      4881               RISE  1       
I__601/O                                                 gio2CtrlBuf                0      4881               RISE  1       
I__602/I                                                 GlobalMux                  0      4881               RISE  1       
I__602/O                                                 GlobalMux                  252    5132               RISE  1       
I__617/I                                                 ClkMux                     0      5132               RISE  1       
I__617/O                                                 ClkMux                     887    6020               RISE  1       
uart.data_esr_4_LC_17_19_5/clk                           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: data[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : data[0]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 14545


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              7135
---------------------------- ------
Clock To Out Delay            14545

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__601/I                                                 gio2CtrlBuf                0      4881               RISE  1       
I__601/O                                                 gio2CtrlBuf                0      4881               RISE  1       
I__602/I                                                 GlobalMux                  0      4881               RISE  1       
I__602/O                                                 GlobalMux                  252    5132               RISE  1       
I__620/I                                                 ClkMux                     0      5132               RISE  1       
I__620/O                                                 ClkMux                     887    6020               RISE  1       
uart.data_esr_0_LC_17_18_0/clk                           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_esr_0_LC_17_18_0/lcout  LogicCell40_SEQ_MODE_1000  1391   7410               RISE  1       
I__483/I                          Odrv12                     0      7410               RISE  1       
I__483/O                          Odrv12                     1073   8483               RISE  1       
I__484/I                          Span12Mux_v                0      8483               RISE  1       
I__484/O                          Span12Mux_v                980    9463               RISE  1       
I__485/I                          Span12Mux_s5_v             0      9463               RISE  1       
I__485/O                          Span12Mux_s5_v             464    9927               RISE  1       
I__486/I                          LocalMux                   0      9927               RISE  1       
I__486/O                          LocalMux                   1099   11026              RISE  1       
I__487/I                          IoInMux                    0      11026              RISE  1       
I__487/O                          IoInMux                    662    11688              RISE  1       
data_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      11688              RISE  1       
data_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    12457              FALL  1       
data_obuf_0_iopad/DIN             IO_PAD                     0      12457              FALL  1       
data_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2088   14545              FALL  1       
data[0]                           Pc2Drone                   0      14545              FALL  1       

6.2.2::Path details for port: data[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : data[1]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 16015


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              8605
---------------------------- ------
Clock To Out Delay            16015

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__601/I                                                 gio2CtrlBuf                0      4881               RISE  1       
I__601/O                                                 gio2CtrlBuf                0      4881               RISE  1       
I__602/I                                                 GlobalMux                  0      4881               RISE  1       
I__602/O                                                 GlobalMux                  252    5132               RISE  1       
I__620/I                                                 ClkMux                     0      5132               RISE  1       
I__620/O                                                 ClkMux                     887    6020               RISE  1       
uart.data_esr_1_LC_17_18_1/clk                           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_esr_1_LC_17_18_1/lcout  LogicCell40_SEQ_MODE_1000  1391   7410               FALL  1       
I__472/I                          Odrv12                     0      7410               FALL  1       
I__472/O                          Odrv12                     1232   8642               FALL  1       
I__473/I                          Span12Mux_v                0      8642               FALL  1       
I__473/O                          Span12Mux_v                1073   9715               FALL  1       
I__474/I                          Sp12to4                    0      9715               FALL  1       
I__474/O                          Sp12to4                    848    10563              FALL  1       
I__475/I                          Span4Mux_s3_v              0      10563              FALL  1       
I__475/O                          Span4Mux_s3_v              583    11145              FALL  1       
I__476/I                          IoSpan4Mux                 0      11145              FALL  1       
I__476/O                          IoSpan4Mux                 742    11887              FALL  1       
I__477/I                          LocalMux                   0      11887              FALL  1       
I__477/O                          LocalMux                   768    12655              FALL  1       
I__478/I                          IoInMux                    0      12655              FALL  1       
I__478/O                          IoInMux                    503    13159              FALL  1       
data_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13159              FALL  1       
data_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    13927              FALL  1       
data_obuf_1_iopad/DIN             IO_PAD                     0      13927              FALL  1       
data_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2088   16015              FALL  1       
data[1]                           Pc2Drone                   0      16015              FALL  1       

6.2.3::Path details for port: data[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : data[2]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 16147


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              8737
---------------------------- ------
Clock To Out Delay            16147

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__601/I                                                 gio2CtrlBuf                0      4881               RISE  1       
I__601/O                                                 gio2CtrlBuf                0      4881               RISE  1       
I__602/I                                                 GlobalMux                  0      4881               RISE  1       
I__602/O                                                 GlobalMux                  252    5132               RISE  1       
I__620/I                                                 ClkMux                     0      5132               RISE  1       
I__620/O                                                 ClkMux                     887    6020               RISE  1       
uart.data_esr_2_LC_17_18_2/clk                           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_esr_2_LC_17_18_2/lcout  LogicCell40_SEQ_MODE_1000  1391   7410               FALL  1       
I__731/I                          Odrv12                     0      7410               FALL  1       
I__731/O                          Odrv12                     1232   8642               FALL  1       
I__732/I                          Span12Mux_v                0      8642               FALL  1       
I__732/O                          Span12Mux_v                1073   9715               FALL  1       
I__733/I                          Span12Mux_s8_h             0      9715               FALL  1       
I__733/O                          Span12Mux_s8_h             874    10589              FALL  1       
I__734/I                          Sp12to4                    0      10589              FALL  1       
I__734/O                          Sp12to4                    848    11437              FALL  1       
I__735/I                          Span4Mux_s3_v              0      11437              FALL  1       
I__735/O                          Span4Mux_s3_v              583    12020              FALL  1       
I__736/I                          LocalMux                   0      12020              FALL  1       
I__736/O                          LocalMux                   768    12788              FALL  1       
I__737/I                          IoInMux                    0      12788              FALL  1       
I__737/O                          IoInMux                    503    13291              FALL  1       
data_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13291              FALL  1       
data_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    14059              FALL  1       
data_obuf_2_iopad/DIN             IO_PAD                     0      14059              FALL  1       
data_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2088   16147              FALL  1       
data[2]                           Pc2Drone                   0      16147              FALL  1       

6.2.4::Path details for port: data[3]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : data[3]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 16359


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              8949
---------------------------- ------
Clock To Out Delay            16359

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__601/I                                                 gio2CtrlBuf                0      4881               RISE  1       
I__601/O                                                 gio2CtrlBuf                0      4881               RISE  1       
I__602/I                                                 GlobalMux                  0      4881               RISE  1       
I__602/O                                                 GlobalMux                  252    5132               RISE  1       
I__620/I                                                 ClkMux                     0      5132               RISE  1       
I__620/O                                                 ClkMux                     887    6020               RISE  1       
uart.data_esr_3_LC_17_18_3/clk                           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_esr_3_LC_17_18_3/lcout  LogicCell40_SEQ_MODE_1000  1391   7410               FALL  1       
I__721/I                          Odrv12                     0      7410               FALL  1       
I__721/O                          Odrv12                     1232   8642               FALL  1       
I__722/I                          Span12Mux_v                0      8642               FALL  1       
I__722/O                          Span12Mux_v                1073   9715               FALL  1       
I__723/I                          Sp12to4                    0      9715               FALL  1       
I__723/O                          Sp12to4                    848    10563              FALL  1       
I__724/I                          Span4Mux_h                 0      10563              FALL  1       
I__724/O                          Span4Mux_h                 543    11106              FALL  1       
I__725/I                          Span4Mux_h                 0      11106              FALL  1       
I__725/O                          Span4Mux_h                 543    11649              FALL  1       
I__726/I                          Span4Mux_s3_v              0      11649              FALL  1       
I__726/O                          Span4Mux_s3_v              583    12231              FALL  1       
I__727/I                          LocalMux                   0      12231              FALL  1       
I__727/O                          LocalMux                   768    13000              FALL  1       
I__728/I                          IoInMux                    0      13000              FALL  1       
I__728/O                          IoInMux                    503    13503              FALL  1       
data_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13503              FALL  1       
data_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    14271              FALL  1       
data_obuf_3_iopad/DIN             IO_PAD                     0      14271              FALL  1       
data_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2088   16359              FALL  1       
data[3]                           Pc2Drone                   0      16359              FALL  1       

6.2.5::Path details for port: data[4]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : data[4]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 14359


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              6949
---------------------------- ------
Clock To Out Delay            14359

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__601/I                                                 gio2CtrlBuf                0      4881               RISE  1       
I__601/O                                                 gio2CtrlBuf                0      4881               RISE  1       
I__602/I                                                 GlobalMux                  0      4881               RISE  1       
I__602/O                                                 GlobalMux                  252    5132               RISE  1       
I__617/I                                                 ClkMux                     0      5132               RISE  1       
I__617/O                                                 ClkMux                     887    6020               RISE  1       
uart.data_esr_4_LC_17_19_5/clk                           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_esr_4_LC_17_19_5/lcout  LogicCell40_SEQ_MODE_1000  1391   7410               RISE  1       
I__687/I                          Odrv4                      0      7410               RISE  1       
I__687/O                          Odrv4                      596    8006               RISE  1       
I__688/I                          Span4Mux_v                 0      8006               RISE  1       
I__688/O                          Span4Mux_v                 596    8602               RISE  1       
I__689/I                          Span4Mux_v                 0      8602               RISE  1       
I__689/O                          Span4Mux_v                 596    9198               RISE  1       
I__690/I                          Span4Mux_s3_v              0      9198               RISE  1       
I__690/O                          Span4Mux_s3_v              543    9741               RISE  1       
I__691/I                          LocalMux                   0      9741               RISE  1       
I__691/O                          LocalMux                   1099   10841              RISE  1       
I__692/I                          IoInMux                    0      10841              RISE  1       
I__692/O                          IoInMux                    662    11503              RISE  1       
data_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      11503              RISE  1       
data_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    12271              FALL  1       
data_obuf_4_iopad/DIN             IO_PAD                     0      12271              FALL  1       
data_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2088   14359              FALL  1       
data[4]                           Pc2Drone                   0      14359              FALL  1       

6.2.6::Path details for port: data[5]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : data[5]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 14690


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              7280
---------------------------- ------
Clock To Out Delay            14690

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__601/I                                                 gio2CtrlBuf                0      4881               RISE  1       
I__601/O                                                 gio2CtrlBuf                0      4881               RISE  1       
I__602/I                                                 GlobalMux                  0      4881               RISE  1       
I__602/O                                                 GlobalMux                  252    5132               RISE  1       
I__620/I                                                 ClkMux                     0      5132               RISE  1       
I__620/O                                                 ClkMux                     887    6020               RISE  1       
uart.data_esr_5_LC_17_18_5/clk                           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_esr_5_LC_17_18_5/lcout  LogicCell40_SEQ_MODE_1000  1391   7410               FALL  1       
I__713/I                          Odrv12                     0      7410               FALL  1       
I__713/O                          Odrv12                     1232   8642               FALL  1       
I__714/I                          Span12Mux_v                0      8642               FALL  1       
I__714/O                          Span12Mux_v                1073   9715               FALL  1       
I__715/I                          Sp12to4                    0      9715               FALL  1       
I__715/O                          Sp12to4                    848    10563              FALL  1       
I__716/I                          LocalMux                   0      10563              FALL  1       
I__716/O                          LocalMux                   768    11331              FALL  1       
I__717/I                          IoInMux                    0      11331              FALL  1       
I__717/O                          IoInMux                    503    11834              FALL  1       
data_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      11834              FALL  1       
data_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    12602              FALL  1       
data_obuf_5_iopad/DIN             IO_PAD                     0      12602              FALL  1       
data_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2088   14690              FALL  1       
data[5]                           Pc2Drone                   0      14690              FALL  1       

6.2.7::Path details for port: data[6]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : data[6]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 15776


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              8366
---------------------------- ------
Clock To Out Delay            15776

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__601/I                                                 gio2CtrlBuf                0      4881               RISE  1       
I__601/O                                                 gio2CtrlBuf                0      4881               RISE  1       
I__602/I                                                 GlobalMux                  0      4881               RISE  1       
I__602/O                                                 GlobalMux                  252    5132               RISE  1       
I__620/I                                                 ClkMux                     0      5132               RISE  1       
I__620/O                                                 ClkMux                     887    6020               RISE  1       
uart.data_esr_6_LC_17_18_6/clk                           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_esr_6_LC_17_18_6/lcout  LogicCell40_SEQ_MODE_1000  1391   7410               FALL  1       
I__706/I                          Odrv12                     0      7410               FALL  1       
I__706/O                          Odrv12                     1232   8642               FALL  1       
I__707/I                          Span12Mux_v                0      8642               FALL  1       
I__707/O                          Span12Mux_v                1073   9715               FALL  1       
I__708/I                          Sp12to4                    0      9715               FALL  1       
I__708/O                          Sp12to4                    848    10563              FALL  1       
I__709/I                          Span4Mux_s0_v              0      10563              FALL  1       
I__709/O                          Span4Mux_s0_v              344    10907              FALL  1       
I__710/I                          IoSpan4Mux                 0      10907              FALL  1       
I__710/O                          IoSpan4Mux                 742    11649              FALL  1       
I__711/I                          LocalMux                   0      11649              FALL  1       
I__711/O                          LocalMux                   768    12417              FALL  1       
I__712/I                          IoInMux                    0      12417              FALL  1       
I__712/O                          IoInMux                    503    12920              FALL  1       
data_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12920              FALL  1       
data_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    13688              FALL  1       
data_obuf_6_iopad/DIN             IO_PAD                     0      13688              FALL  1       
data_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2088   15776              FALL  1       
data[6]                           Pc2Drone                   0      15776              FALL  1       

6.2.8::Path details for port: data[7]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : data[7]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 15432


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              8022
---------------------------- ------
Clock To Out Delay            15432

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__601/I                                                 gio2CtrlBuf                0      4881               RISE  1       
I__601/O                                                 gio2CtrlBuf                0      4881               RISE  1       
I__602/I                                                 GlobalMux                  0      4881               RISE  1       
I__602/O                                                 GlobalMux                  252    5132               RISE  1       
I__620/I                                                 ClkMux                     0      5132               RISE  1       
I__620/O                                                 ClkMux                     887    6020               RISE  1       
uart.data_esr_7_LC_17_18_7/clk                           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_esr_7_LC_17_18_7/lcout  LogicCell40_SEQ_MODE_1000  1391   7410               FALL  1       
I__696/I                          Odrv12                     0      7410               FALL  1       
I__696/O                          Odrv12                     1232   8642               FALL  1       
I__697/I                          Span12Mux_v                0      8642               FALL  1       
I__697/O                          Span12Mux_v                1073   9715               FALL  1       
I__698/I                          Sp12to4                    0      9715               FALL  1       
I__698/O                          Sp12to4                    848    10563              FALL  1       
I__699/I                          IoSpan4Mux                 0      10563              FALL  1       
I__699/O                          IoSpan4Mux                 742    11304              FALL  1       
I__700/I                          LocalMux                   0      11304              FALL  1       
I__700/O                          LocalMux                   768    12072              FALL  1       
I__701/I                          IoInMux                    0      12072              FALL  1       
I__701/O                          IoInMux                    503    12576              FALL  1       
data_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12576              FALL  1       
data_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    13344              FALL  1       
data_obuf_7_iopad/DIN             IO_PAD                     0      13344              FALL  1       
data_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     2088   15432              FALL  1       
data[7]                           Pc2Drone                   0      15432              FALL  1       

6.2.9::Path details for port: data_rdy  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : data_rdy
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 14942


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              7532
---------------------------- ------
Clock To Out Delay            14942

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__601/I                                                 gio2CtrlBuf                0      4881               RISE  1       
I__601/O                                                 gio2CtrlBuf                0      4881               RISE  1       
I__602/I                                                 GlobalMux                  0      4881               RISE  1       
I__602/O                                                 GlobalMux                  252    5132               RISE  1       
I__605/I                                                 ClkMux                     0      5132               RISE  1       
I__605/O                                                 ClkMux                     887    6020               RISE  1       
uart.data_rdy_LC_15_21_3/clk                             LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_rdy_LC_15_21_3/lcout      LogicCell40_SEQ_MODE_1000  1391   7410               FALL  1       
I__466/I                            Odrv12                     0      7410               FALL  1       
I__466/O                            Odrv12                     1232   8642               FALL  1       
I__467/I                            Sp12to4                    0      8642               FALL  1       
I__467/O                            Sp12to4                    848    9490               FALL  1       
I__468/I                            Span4Mux_s3_v              0      9490               FALL  1       
I__468/O                            Span4Mux_s3_v              583    10073              FALL  1       
I__469/I                            IoSpan4Mux                 0      10073              FALL  1       
I__469/O                            IoSpan4Mux                 742    10814              FALL  1       
I__470/I                            LocalMux                   0      10814              FALL  1       
I__470/O                            LocalMux                   768    11582              FALL  1       
I__471/I                            IoInMux                    0      11582              FALL  1       
I__471/O                            IoInMux                    503    12086              FALL  1       
data_rdy_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12086              FALL  1       
data_rdy_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    12854              FALL  1       
data_rdy_obuf_iopad/DIN             IO_PAD                     0      12854              FALL  1       
data_rdy_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14942              FALL  1       
data_rdy                            Pc2Drone                   0      14942              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: uart_input_debug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : uart_input_debug
Input Port       : uart_input
Pad to Pad Delay : 6214

Pad to Pad Path
pin name                                    model name              delay  cummulative delay  edge  Fanout  
------------------------------------------  ----------------------  -----  -----------------  ----  ------  
uart_input                                  Pc2Drone                0      0                  RISE  1       
uart_input_ibuf_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  RISE  1       
uart_input_ibuf_iopad/DOUT                  IO_PAD                  510    510                RISE  1       
uart_input_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
uart_input_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001  490    1000               RISE  1       
I__626/I                                    Odrv4                   0      1000               RISE  1       
I__626/O                                    Odrv4                   596    1596               RISE  1       
I__630/I                                    LocalMux                0      1596               RISE  1       
I__630/O                                    LocalMux                1099   2695               RISE  1       
I__634/I                                    IoInMux                 0      2695               RISE  1       
I__634/O                                    IoInMux                 662    3358               RISE  1       
uart_input_debug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      3358               RISE  1       
uart_input_debug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  768    4126               FALL  1       
uart_input_debug_obuf_iopad/DIN             IO_PAD                  0      4126               FALL  1       
uart_input_debug_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2088   6214               FALL  1       
uart_input_debug                            Pc2Drone                0      6214               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: uart_input
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : uart_input
Clock Port        : clk_system
Clock Reference   : Pc2Drone|clk_system:R
Hold Time         : 262


Capture Clock Path Delay       6020
+ Hold  Time                      0
- Data Path Delay             -5758
---------------------------- ------
Hold Time                       262

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_input                           Pc2Drone                   0      0                  FALL  1       
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
uart_input_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    950                FALL  1       
I__628/I                             Odrv12                     0      950                FALL  1       
I__628/O                             Odrv12                     1232   2182               FALL  1       
I__632/I                             Span12Mux_v                0      2182               FALL  1       
I__632/O                             Span12Mux_v                1073   3255               FALL  1       
I__636/I                             Span12Mux_h                0      3255               FALL  1       
I__636/O                             Span12Mux_h                1232   4486               FALL  1       
I__641/I                             LocalMux                   0      4486               FALL  1       
I__641/O                             LocalMux                   768    5255               FALL  1       
I__648/I                             InMux                      0      5255               FALL  1       
I__648/O                             InMux                      503    5758               FALL  1       
uart.data_Aux_esr_7_LC_14_17_2/in0   LogicCell40_SEQ_MODE_1000  0      5758               FALL  1       

Capture Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__601/I                                                 gio2CtrlBuf                0      4881               RISE  1       
I__601/O                                                 gio2CtrlBuf                0      4881               RISE  1       
I__602/I                                                 GlobalMux                  0      4881               RISE  1       
I__602/O                                                 GlobalMux                  252    5132               RISE  1       
I__613/I                                                 ClkMux                     0      5132               RISE  1       
I__613/O                                                 ClkMux                     887    6020               RISE  1       
uart.data_Aux_esr_7_LC_14_17_2/clk                       LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: data[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : data[0]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 14185


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              6775
---------------------------- ------
Clock To Out Delay            14185

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__601/I                                                 gio2CtrlBuf                0      4881               RISE  1       
I__601/O                                                 gio2CtrlBuf                0      4881               RISE  1       
I__602/I                                                 GlobalMux                  0      4881               RISE  1       
I__602/O                                                 GlobalMux                  252    5132               RISE  1       
I__620/I                                                 ClkMux                     0      5132               RISE  1       
I__620/O                                                 ClkMux                     887    6020               RISE  1       
uart.data_esr_0_LC_17_18_0/clk                           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_esr_0_LC_17_18_0/lcout  LogicCell40_SEQ_MODE_1000  1391   7410               FALL  1       
I__483/I                          Odrv12                     0      7410               FALL  1       
I__483/O                          Odrv12                     1232   8642               FALL  1       
I__484/I                          Span12Mux_v                0      8642               FALL  1       
I__484/O                          Span12Mux_v                1073   9715               FALL  1       
I__485/I                          Span12Mux_s5_v             0      9715               FALL  1       
I__485/O                          Span12Mux_s5_v             530    10245              FALL  1       
I__486/I                          LocalMux                   0      10245              FALL  1       
I__486/O                          LocalMux                   768    11013              FALL  1       
I__487/I                          IoInMux                    0      11013              FALL  1       
I__487/O                          IoInMux                    503    11516              FALL  1       
data_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      11516              FALL  1       
data_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    12271              RISE  1       
data_obuf_0_iopad/DIN             IO_PAD                     0      12271              RISE  1       
data_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     1914   14185              RISE  1       
data[0]                           Pc2Drone                   0      14185              RISE  1       

6.5.2::Path details for port: data[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : data[1]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 15655


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              8245
---------------------------- ------
Clock To Out Delay            15655

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__601/I                                                 gio2CtrlBuf                0      4881               RISE  1       
I__601/O                                                 gio2CtrlBuf                0      4881               RISE  1       
I__602/I                                                 GlobalMux                  0      4881               RISE  1       
I__602/O                                                 GlobalMux                  252    5132               RISE  1       
I__620/I                                                 ClkMux                     0      5132               RISE  1       
I__620/O                                                 ClkMux                     887    6020               RISE  1       
uart.data_esr_1_LC_17_18_1/clk                           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_esr_1_LC_17_18_1/lcout  LogicCell40_SEQ_MODE_1000  1391   7410               RISE  1       
I__472/I                          Odrv12                     0      7410               RISE  1       
I__472/O                          Odrv12                     1073   8483               RISE  1       
I__473/I                          Span12Mux_v                0      8483               RISE  1       
I__473/O                          Span12Mux_v                980    9463               RISE  1       
I__474/I                          Sp12to4                    0      9463               RISE  1       
I__474/O                          Sp12to4                    596    10059              RISE  1       
I__475/I                          Span4Mux_s3_v              0      10059              RISE  1       
I__475/O                          Span4Mux_s3_v              543    10602              RISE  1       
I__476/I                          IoSpan4Mux                 0      10602              RISE  1       
I__476/O                          IoSpan4Mux                 622    11225              RISE  1       
I__477/I                          LocalMux                   0      11225              RISE  1       
I__477/O                          LocalMux                   1099   12324              RISE  1       
I__478/I                          IoInMux                    0      12324              RISE  1       
I__478/O                          IoInMux                    662    12986              RISE  1       
data_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12986              RISE  1       
data_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    13741              RISE  1       
data_obuf_1_iopad/DIN             IO_PAD                     0      13741              RISE  1       
data_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     1914   15655              RISE  1       
data[1]                           Pc2Drone                   0      15655              RISE  1       

6.5.3::Path details for port: data[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : data[2]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 15788


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              8378
---------------------------- ------
Clock To Out Delay            15788

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__601/I                                                 gio2CtrlBuf                0      4881               RISE  1       
I__601/O                                                 gio2CtrlBuf                0      4881               RISE  1       
I__602/I                                                 GlobalMux                  0      4881               RISE  1       
I__602/O                                                 GlobalMux                  252    5132               RISE  1       
I__620/I                                                 ClkMux                     0      5132               RISE  1       
I__620/O                                                 ClkMux                     887    6020               RISE  1       
uart.data_esr_2_LC_17_18_2/clk                           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_esr_2_LC_17_18_2/lcout  LogicCell40_SEQ_MODE_1000  1391   7410               RISE  1       
I__731/I                          Odrv12                     0      7410               RISE  1       
I__731/O                          Odrv12                     1073   8483               RISE  1       
I__732/I                          Span12Mux_v                0      8483               RISE  1       
I__732/O                          Span12Mux_v                980    9463               RISE  1       
I__733/I                          Span12Mux_s8_h             0      9463               RISE  1       
I__733/O                          Span12Mux_s8_h             755    10218              RISE  1       
I__734/I                          Sp12to4                    0      10218              RISE  1       
I__734/O                          Sp12to4                    596    10814              RISE  1       
I__735/I                          Span4Mux_s3_v              0      10814              RISE  1       
I__735/O                          Span4Mux_s3_v              543    11357              RISE  1       
I__736/I                          LocalMux                   0      11357              RISE  1       
I__736/O                          LocalMux                   1099   12457              RISE  1       
I__737/I                          IoInMux                    0      12457              RISE  1       
I__737/O                          IoInMux                    662    13119              RISE  1       
data_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13119              RISE  1       
data_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    13874              RISE  1       
data_obuf_2_iopad/DIN             IO_PAD                     0      13874              RISE  1       
data_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     1914   15788              RISE  1       
data[2]                           Pc2Drone                   0      15788              RISE  1       

6.5.4::Path details for port: data[3]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : data[3]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 16066


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              8656
---------------------------- ------
Clock To Out Delay            16066

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__601/I                                                 gio2CtrlBuf                0      4881               RISE  1       
I__601/O                                                 gio2CtrlBuf                0      4881               RISE  1       
I__602/I                                                 GlobalMux                  0      4881               RISE  1       
I__602/O                                                 GlobalMux                  252    5132               RISE  1       
I__620/I                                                 ClkMux                     0      5132               RISE  1       
I__620/O                                                 ClkMux                     887    6020               RISE  1       
uart.data_esr_3_LC_17_18_3/clk                           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_esr_3_LC_17_18_3/lcout  LogicCell40_SEQ_MODE_1000  1391   7410               RISE  1       
I__721/I                          Odrv12                     0      7410               RISE  1       
I__721/O                          Odrv12                     1073   8483               RISE  1       
I__722/I                          Span12Mux_v                0      8483               RISE  1       
I__722/O                          Span12Mux_v                980    9463               RISE  1       
I__723/I                          Sp12to4                    0      9463               RISE  1       
I__723/O                          Sp12to4                    596    10059              RISE  1       
I__724/I                          Span4Mux_h                 0      10059              RISE  1       
I__724/O                          Span4Mux_h                 517    10576              RISE  1       
I__725/I                          Span4Mux_h                 0      10576              RISE  1       
I__725/O                          Span4Mux_h                 517    11092              RISE  1       
I__726/I                          Span4Mux_s3_v              0      11092              RISE  1       
I__726/O                          Span4Mux_s3_v              543    11635              RISE  1       
I__727/I                          LocalMux                   0      11635              RISE  1       
I__727/O                          LocalMux                   1099   12735              RISE  1       
I__728/I                          IoInMux                    0      12735              RISE  1       
I__728/O                          IoInMux                    662    13397              RISE  1       
data_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13397              RISE  1       
data_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    14152              RISE  1       
data_obuf_3_iopad/DIN             IO_PAD                     0      14152              RISE  1       
data_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     1914   16066              RISE  1       
data[3]                           Pc2Drone                   0      16066              RISE  1       

6.5.5::Path details for port: data[4]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : data[4]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 13881


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              6471
---------------------------- ------
Clock To Out Delay            13881

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__601/I                                                 gio2CtrlBuf                0      4881               RISE  1       
I__601/O                                                 gio2CtrlBuf                0      4881               RISE  1       
I__602/I                                                 GlobalMux                  0      4881               RISE  1       
I__602/O                                                 GlobalMux                  252    5132               RISE  1       
I__617/I                                                 ClkMux                     0      5132               RISE  1       
I__617/O                                                 ClkMux                     887    6020               RISE  1       
uart.data_esr_4_LC_17_19_5/clk                           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_esr_4_LC_17_19_5/lcout  LogicCell40_SEQ_MODE_1000  1391   7410               FALL  1       
I__687/I                          Odrv4                      0      7410               FALL  1       
I__687/O                          Odrv4                      649    8059               FALL  1       
I__688/I                          Span4Mux_v                 0      8059               FALL  1       
I__688/O                          Span4Mux_v                 649    8708               FALL  1       
I__689/I                          Span4Mux_v                 0      8708               FALL  1       
I__689/O                          Span4Mux_v                 649    9357               FALL  1       
I__690/I                          Span4Mux_s3_v              0      9357               FALL  1       
I__690/O                          Span4Mux_s3_v              583    9940               FALL  1       
I__691/I                          LocalMux                   0      9940               FALL  1       
I__691/O                          LocalMux                   768    10708              FALL  1       
I__692/I                          IoInMux                    0      10708              FALL  1       
I__692/O                          IoInMux                    503    11212              FALL  1       
data_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      11212              FALL  1       
data_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    11967              RISE  1       
data_obuf_4_iopad/DIN             IO_PAD                     0      11967              RISE  1       
data_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     1914   13881              RISE  1       
data[4]                           Pc2Drone                   0      13881              RISE  1       

6.5.6::Path details for port: data[5]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : data[5]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 14490


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              7080
---------------------------- ------
Clock To Out Delay            14490

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__601/I                                                 gio2CtrlBuf                0      4881               RISE  1       
I__601/O                                                 gio2CtrlBuf                0      4881               RISE  1       
I__602/I                                                 GlobalMux                  0      4881               RISE  1       
I__602/O                                                 GlobalMux                  252    5132               RISE  1       
I__620/I                                                 ClkMux                     0      5132               RISE  1       
I__620/O                                                 ClkMux                     887    6020               RISE  1       
uart.data_esr_5_LC_17_18_5/clk                           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_esr_5_LC_17_18_5/lcout  LogicCell40_SEQ_MODE_1000  1391   7410               RISE  1       
I__713/I                          Odrv12                     0      7410               RISE  1       
I__713/O                          Odrv12                     1073   8483               RISE  1       
I__714/I                          Span12Mux_v                0      8483               RISE  1       
I__714/O                          Span12Mux_v                980    9463               RISE  1       
I__715/I                          Sp12to4                    0      9463               RISE  1       
I__715/O                          Sp12to4                    596    10059              RISE  1       
I__716/I                          LocalMux                   0      10059              RISE  1       
I__716/O                          LocalMux                   1099   11159              RISE  1       
I__717/I                          IoInMux                    0      11159              RISE  1       
I__717/O                          IoInMux                    662    11821              RISE  1       
data_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      11821              RISE  1       
data_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    12576              RISE  1       
data_obuf_5_iopad/DIN             IO_PAD                     0      12576              RISE  1       
data_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     1914   14490              RISE  1       
data[5]                           Pc2Drone                   0      14490              RISE  1       

6.5.7::Path details for port: data[6]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : data[6]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 15457


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              8047
---------------------------- ------
Clock To Out Delay            15457

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__601/I                                                 gio2CtrlBuf                0      4881               RISE  1       
I__601/O                                                 gio2CtrlBuf                0      4881               RISE  1       
I__602/I                                                 GlobalMux                  0      4881               RISE  1       
I__602/O                                                 GlobalMux                  252    5132               RISE  1       
I__620/I                                                 ClkMux                     0      5132               RISE  1       
I__620/O                                                 ClkMux                     887    6020               RISE  1       
uart.data_esr_6_LC_17_18_6/clk                           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_esr_6_LC_17_18_6/lcout  LogicCell40_SEQ_MODE_1000  1391   7410               RISE  1       
I__706/I                          Odrv12                     0      7410               RISE  1       
I__706/O                          Odrv12                     1073   8483               RISE  1       
I__707/I                          Span12Mux_v                0      8483               RISE  1       
I__707/O                          Span12Mux_v                980    9463               RISE  1       
I__708/I                          Sp12to4                    0      9463               RISE  1       
I__708/O                          Sp12to4                    596    10059              RISE  1       
I__709/I                          Span4Mux_s0_v              0      10059              RISE  1       
I__709/O                          Span4Mux_s0_v              344    10404              RISE  1       
I__710/I                          IoSpan4Mux                 0      10404              RISE  1       
I__710/O                          IoSpan4Mux                 622    11026              RISE  1       
I__711/I                          LocalMux                   0      11026              RISE  1       
I__711/O                          LocalMux                   1099   12125              RISE  1       
I__712/I                          IoInMux                    0      12125              RISE  1       
I__712/O                          IoInMux                    662    12788              RISE  1       
data_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12788              RISE  1       
data_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    13543              RISE  1       
data_obuf_6_iopad/DIN             IO_PAD                     0      13543              RISE  1       
data_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     1914   15457              RISE  1       
data[6]                           Pc2Drone                   0      15457              RISE  1       

6.5.8::Path details for port: data[7]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : data[7]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 15112


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              7702
---------------------------- ------
Clock To Out Delay            15112

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__601/I                                                 gio2CtrlBuf                0      4881               RISE  1       
I__601/O                                                 gio2CtrlBuf                0      4881               RISE  1       
I__602/I                                                 GlobalMux                  0      4881               RISE  1       
I__602/O                                                 GlobalMux                  252    5132               RISE  1       
I__620/I                                                 ClkMux                     0      5132               RISE  1       
I__620/O                                                 ClkMux                     887    6020               RISE  1       
uart.data_esr_7_LC_17_18_7/clk                           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_esr_7_LC_17_18_7/lcout  LogicCell40_SEQ_MODE_1000  1391   7410               RISE  1       
I__696/I                          Odrv12                     0      7410               RISE  1       
I__696/O                          Odrv12                     1073   8483               RISE  1       
I__697/I                          Span12Mux_v                0      8483               RISE  1       
I__697/O                          Span12Mux_v                980    9463               RISE  1       
I__698/I                          Sp12to4                    0      9463               RISE  1       
I__698/O                          Sp12to4                    596    10059              RISE  1       
I__699/I                          IoSpan4Mux                 0      10059              RISE  1       
I__699/O                          IoSpan4Mux                 622    10682              RISE  1       
I__700/I                          LocalMux                   0      10682              RISE  1       
I__700/O                          LocalMux                   1099   11781              RISE  1       
I__701/I                          IoInMux                    0      11781              RISE  1       
I__701/O                          IoInMux                    662    12443              RISE  1       
data_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12443              RISE  1       
data_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    13198              RISE  1       
data_obuf_7_iopad/DIN             IO_PAD                     0      13198              RISE  1       
data_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     1914   15112              RISE  1       
data[7]                           Pc2Drone                   0      15112              RISE  1       

6.5.9::Path details for port: data_rdy  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : data_rdy
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 14675


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              7265
---------------------------- ------
Clock To Out Delay            14675

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__601/I                                                 gio2CtrlBuf                0      4881               RISE  1       
I__601/O                                                 gio2CtrlBuf                0      4881               RISE  1       
I__602/I                                                 GlobalMux                  0      4881               RISE  1       
I__602/O                                                 GlobalMux                  252    5132               RISE  1       
I__605/I                                                 ClkMux                     0      5132               RISE  1       
I__605/O                                                 ClkMux                     887    6020               RISE  1       
uart.data_rdy_LC_15_21_3/clk                             LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_rdy_LC_15_21_3/lcout      LogicCell40_SEQ_MODE_1000  1391   7410               RISE  1       
I__466/I                            Odrv12                     0      7410               RISE  1       
I__466/O                            Odrv12                     1073   8483               RISE  1       
I__467/I                            Sp12to4                    0      8483               RISE  1       
I__467/O                            Sp12to4                    596    9079               RISE  1       
I__468/I                            Span4Mux_s3_v              0      9079               RISE  1       
I__468/O                            Span4Mux_s3_v              543    9622               RISE  1       
I__469/I                            IoSpan4Mux                 0      9622               RISE  1       
I__469/O                            IoSpan4Mux                 622    10245              RISE  1       
I__470/I                            LocalMux                   0      10245              RISE  1       
I__470/O                            LocalMux                   1099   11344              RISE  1       
I__471/I                            IoInMux                    0      11344              RISE  1       
I__471/O                            IoInMux                    662    12006              RISE  1       
data_rdy_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12006              RISE  1       
data_rdy_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    12761              RISE  1       
data_rdy_obuf_iopad/DIN             IO_PAD                     0      12761              RISE  1       
data_rdy_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   14675              RISE  1       
data_rdy                            Pc2Drone                   0      14675              RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: uart_input_debug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : uart_input_debug
Input Port       : uart_input
Pad to Pad Delay : 5539

Pad to Pad Path
pin name                                    model name              delay  cummulative delay  edge  Fanout  
------------------------------------------  ----------------------  -----  -----------------  ----  ------  
uart_input                                  Pc2Drone                0      0                  FALL  1       
uart_input_ibuf_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  FALL  1       
uart_input_ibuf_iopad/DOUT                  IO_PAD                  460    460                FALL  1       
uart_input_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
uart_input_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001  490    950                FALL  1       
I__626/I                                    Odrv4                   0      950                FALL  1       
I__626/O                                    Odrv4                   649    1599               FALL  1       
I__630/I                                    LocalMux                0      1599               FALL  1       
I__630/O                                    LocalMux                768    2367               FALL  1       
I__634/I                                    IoInMux                 0      2367               FALL  1       
I__634/O                                    IoInMux                 503    2871               FALL  1       
uart_input_debug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      2871               FALL  1       
uart_input_debug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  755    3625               RISE  1       
uart_input_debug_obuf_iopad/DIN             IO_PAD                  0      3625               RISE  1       
uart_input_debug_obuf_iopad/PACKAGEPIN:out  IO_PAD                  1914   5539               RISE  1       
uart_input_debug                            Pc2Drone                0      5539               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_15_19_1/lcout
Path End         : uart.data_Aux_esr_6_LC_17_20_0/ce
Capture Clock    : uart.data_Aux_esr_6_LC_17_20_0/clk
Setup Constraint : 10470p
Path slack       : -5423p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16490

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     14503
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         21913
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_15_19_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5423  RISE       8
I__241/I                                      LocalMux                       0              7410  -5423  RISE       1
I__241/O                                      LocalMux                    1099              8510  -5423  RISE       1
I__247/I                                      InMux                          0              8510  -5423  RISE       1
I__247/O                                      InMux                        662              9172  -5423  RISE       1
I__255/I                                      CascadeMux                     0              9172  -5423  RISE       1
I__255/O                                      CascadeMux                     0              9172  -5423  RISE       1
uart.timer_Count_RNIQ9BL_0_LC_14_19_4/in2     LogicCell40_SEQ_MODE_0000      0              9172  -5423  RISE       1
uart.timer_Count_RNIQ9BL_0_LC_14_19_4/ltout   LogicCell40_SEQ_MODE_0000    781              9953  -5423  FALL       1
I__160/I                                      CascadeMux                     0              9953  -5423  FALL       1
I__160/O                                      CascadeMux                     0              9953  -5423  FALL       1
uart.timer_Count_RNIICSG1_6_LC_14_19_5/in2    LogicCell40_SEQ_MODE_0000      0              9953  -5423  FALL       1
uart.timer_Count_RNIICSG1_6_LC_14_19_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11132  -5423  RISE       1
I__177/I                                      LocalMux                       0             11132  -5423  RISE       1
I__177/O                                      LocalMux                    1099             12231  -5423  RISE       1
I__178/I                                      InMux                          0             12231  -5423  RISE       1
I__178/O                                      InMux                        662             12894  -5423  RISE       1
uart.timer_Count_RNI9BTG2_6_LC_15_18_2/in3    LogicCell40_SEQ_MODE_0000      0             12894  -5423  RISE       1
uart.timer_Count_RNI9BTG2_6_LC_15_18_2/lcout  LogicCell40_SEQ_MODE_0000    861             13755  -5423  RISE       7
I__503/I                                      LocalMux                       0             13755  -5423  RISE       1
I__503/O                                      LocalMux                    1099             14854  -5423  RISE       1
I__509/I                                      InMux                          0             14854  -5423  RISE       1
I__509/O                                      InMux                        662             15516  -5423  RISE       1
uart.data_Aux_esr_RNO_0_6_LC_16_18_7/in3      LogicCell40_SEQ_MODE_0000      0             15516  -5423  RISE       1
uart.data_Aux_esr_RNO_0_6_LC_16_18_7/lcout    LogicCell40_SEQ_MODE_0000    861             16377  -5423  RISE       1
I__499/I                                      LocalMux                       0             16377  -5423  RISE       1
I__499/O                                      LocalMux                    1099             17476  -5423  RISE       1
I__500/I                                      InMux                          0             17476  -5423  RISE       1
I__500/O                                      InMux                        662             18138  -5423  RISE       1
uart.data_Aux_esr_RNO_6_LC_16_19_6/in3        LogicCell40_SEQ_MODE_0000      0             18138  -5423  RISE       1
uart.data_Aux_esr_RNO_6_LC_16_19_6/lcout      LogicCell40_SEQ_MODE_0000    861             18999  -5423  RISE       1
I__597/I                                      Odrv4                          0             18999  -5423  RISE       1
I__597/O                                      Odrv4                        596             19595  -5423  RISE       1
I__598/I                                      Span4Mux_h                     0             19595  -5423  RISE       1
I__598/O                                      Span4Mux_h                   517             20112  -5423  RISE       1
I__599/I                                      LocalMux                       0             20112  -5423  RISE       1
I__599/O                                      LocalMux                    1099             21211  -5423  RISE       1
I__600/I                                      CEMux                          0             21211  -5423  RISE       1
I__600/O                                      CEMux                        702             21913  -5423  RISE       1
uart.data_Aux_esr_6_LC_17_20_0/ce             LogicCell40_SEQ_MODE_1000      0             21913  -5423  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__615/I                                                 ClkMux                         0              5132  RISE       1
I__615/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_6_LC_17_20_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.timer_Count_2_LC_15_19_7/sr
Capture Clock    : uart.timer_Count_2_LC_15_19_7/clk
Setup Constraint : 10470p
Path slack       : -5397p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     13947
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         21357
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/lcout  LogicCell40_SEQ_MODE_0000   1245             13423  -5397  RISE       3
I__440/I                                           Odrv12                         0             13423  -5397  RISE       1
I__440/O                                           Odrv12                      1073             14496  -5397  RISE       1
I__443/I                                           LocalMux                       0             14496  -5397  RISE       1
I__443/O                                           LocalMux                    1099             15596  -5397  RISE       1
I__446/I                                           InMux                          0             15596  -5397  RISE       1
I__446/O                                           InMux                        662             16258  -5397  RISE       1
uart.state_RNILALH5_4_LC_14_19_3/in1               LogicCell40_SEQ_MODE_0000      0             16258  -5397  RISE       1
uart.state_RNILALH5_4_LC_14_19_3/lcout             LogicCell40_SEQ_MODE_0000   1179             17437  -5397  RISE      10
I__259/I                                           Odrv12                         0             17437  -5397  RISE       1
I__259/O                                           Odrv12                      1073             18509  -5397  RISE       1
I__262/I                                           Sp12to4                        0             18509  -5397  RISE       1
I__262/O                                           Sp12to4                      596             19105  -5397  RISE       1
I__265/I                                           Span4Mux_h                     0             19105  -5397  RISE       1
I__265/O                                           Span4Mux_h                   517             19622  -5397  RISE       1
I__267/I                                           LocalMux                       0             19622  -5397  RISE       1
I__267/O                                           LocalMux                    1099             20721  -5397  RISE       1
I__269/I                                           SRMux                          0             20721  -5397  RISE       1
I__269/O                                           SRMux                        636             21357  -5397  RISE       1
uart.timer_Count_2_LC_15_19_7/sr                   LogicCell40_SEQ_MODE_1000      0             21357  -5397  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_15_19_7/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.timer_Count_3_LC_15_19_6/sr
Capture Clock    : uart.timer_Count_3_LC_15_19_6/clk
Setup Constraint : 10470p
Path slack       : -5397p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     13947
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         21357
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/lcout  LogicCell40_SEQ_MODE_0000   1245             13423  -5397  RISE       3
I__440/I                                           Odrv12                         0             13423  -5397  RISE       1
I__440/O                                           Odrv12                      1073             14496  -5397  RISE       1
I__443/I                                           LocalMux                       0             14496  -5397  RISE       1
I__443/O                                           LocalMux                    1099             15596  -5397  RISE       1
I__446/I                                           InMux                          0             15596  -5397  RISE       1
I__446/O                                           InMux                        662             16258  -5397  RISE       1
uart.state_RNILALH5_4_LC_14_19_3/in1               LogicCell40_SEQ_MODE_0000      0             16258  -5397  RISE       1
uart.state_RNILALH5_4_LC_14_19_3/lcout             LogicCell40_SEQ_MODE_0000   1179             17437  -5397  RISE      10
I__259/I                                           Odrv12                         0             17437  -5397  RISE       1
I__259/O                                           Odrv12                      1073             18509  -5397  RISE       1
I__262/I                                           Sp12to4                        0             18509  -5397  RISE       1
I__262/O                                           Sp12to4                      596             19105  -5397  RISE       1
I__265/I                                           Span4Mux_h                     0             19105  -5397  RISE       1
I__265/O                                           Span4Mux_h                   517             19622  -5397  RISE       1
I__267/I                                           LocalMux                       0             19622  -5397  RISE       1
I__267/O                                           LocalMux                    1099             20721  -5397  RISE       1
I__269/I                                           SRMux                          0             20721  -5397  RISE       1
I__269/O                                           SRMux                        636             21357  -5397  RISE       1
uart.timer_Count_3_LC_15_19_6/sr                   LogicCell40_SEQ_MODE_1000      0             21357  -5397  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_15_19_6/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.timer_Count_4_LC_15_19_1/sr
Capture Clock    : uart.timer_Count_4_LC_15_19_1/clk
Setup Constraint : 10470p
Path slack       : -5397p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     13947
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         21357
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/lcout  LogicCell40_SEQ_MODE_0000   1245             13423  -5397  RISE       3
I__440/I                                           Odrv12                         0             13423  -5397  RISE       1
I__440/O                                           Odrv12                      1073             14496  -5397  RISE       1
I__443/I                                           LocalMux                       0             14496  -5397  RISE       1
I__443/O                                           LocalMux                    1099             15596  -5397  RISE       1
I__446/I                                           InMux                          0             15596  -5397  RISE       1
I__446/O                                           InMux                        662             16258  -5397  RISE       1
uart.state_RNILALH5_4_LC_14_19_3/in1               LogicCell40_SEQ_MODE_0000      0             16258  -5397  RISE       1
uart.state_RNILALH5_4_LC_14_19_3/lcout             LogicCell40_SEQ_MODE_0000   1179             17437  -5397  RISE      10
I__259/I                                           Odrv12                         0             17437  -5397  RISE       1
I__259/O                                           Odrv12                      1073             18509  -5397  RISE       1
I__262/I                                           Sp12to4                        0             18509  -5397  RISE       1
I__262/O                                           Sp12to4                      596             19105  -5397  RISE       1
I__265/I                                           Span4Mux_h                     0             19105  -5397  RISE       1
I__265/O                                           Span4Mux_h                   517             19622  -5397  RISE       1
I__267/I                                           LocalMux                       0             19622  -5397  RISE       1
I__267/O                                           LocalMux                    1099             20721  -5397  RISE       1
I__269/I                                           SRMux                          0             20721  -5397  RISE       1
I__269/O                                           SRMux                        636             21357  -5397  RISE       1
uart.timer_Count_4_LC_15_19_1/sr                   LogicCell40_SEQ_MODE_1000      0             21357  -5397  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_15_19_1/lcout
Path End         : uart.data_Aux_esr_4_LC_17_16_5/ce
Capture Clock    : uart.data_Aux_esr_4_LC_17_16_5/clk
Setup Constraint : 10470p
Path slack       : -5225p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16490

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     14305
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         21715
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_15_19_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5423  RISE       8
I__241/I                                      LocalMux                       0              7410  -5423  RISE       1
I__241/O                                      LocalMux                    1099              8510  -5423  RISE       1
I__247/I                                      InMux                          0              8510  -5423  RISE       1
I__247/O                                      InMux                        662              9172  -5423  RISE       1
I__255/I                                      CascadeMux                     0              9172  -5423  RISE       1
I__255/O                                      CascadeMux                     0              9172  -5423  RISE       1
uart.timer_Count_RNIQ9BL_0_LC_14_19_4/in2     LogicCell40_SEQ_MODE_0000      0              9172  -5423  RISE       1
uart.timer_Count_RNIQ9BL_0_LC_14_19_4/ltout   LogicCell40_SEQ_MODE_0000    781              9953  -5423  FALL       1
I__160/I                                      CascadeMux                     0              9953  -5423  FALL       1
I__160/O                                      CascadeMux                     0              9953  -5423  FALL       1
uart.timer_Count_RNIICSG1_6_LC_14_19_5/in2    LogicCell40_SEQ_MODE_0000      0              9953  -5423  FALL       1
uart.timer_Count_RNIICSG1_6_LC_14_19_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11132  -5423  RISE       1
I__177/I                                      LocalMux                       0             11132  -5423  RISE       1
I__177/O                                      LocalMux                    1099             12231  -5423  RISE       1
I__178/I                                      InMux                          0             12231  -5423  RISE       1
I__178/O                                      InMux                        662             12894  -5423  RISE       1
uart.timer_Count_RNI9BTG2_6_LC_15_18_2/in3    LogicCell40_SEQ_MODE_0000      0             12894  -5423  RISE       1
uart.timer_Count_RNI9BTG2_6_LC_15_18_2/lcout  LogicCell40_SEQ_MODE_0000    861             13755  -5423  RISE       7
I__502/I                                      LocalMux                       0             13755  -5225  RISE       1
I__502/O                                      LocalMux                    1099             14854  -5225  RISE       1
I__508/I                                      InMux                          0             14854  -5225  RISE       1
I__508/O                                      InMux                        662             15516  -5225  RISE       1
I__514/I                                      CascadeMux                     0             15516  -5225  RISE       1
I__514/O                                      CascadeMux                     0             15516  -5225  RISE       1
uart.data_Aux_esr_RNO_0_4_LC_15_17_1/in2      LogicCell40_SEQ_MODE_0000      0             15516  -5225  RISE       1
uart.data_Aux_esr_RNO_0_4_LC_15_17_1/lcout    LogicCell40_SEQ_MODE_0000   1179             16695  -5225  RISE       1
I__462/I                                      LocalMux                       0             16695  -5225  RISE       1
I__462/O                                      LocalMux                    1099             17794  -5225  RISE       1
I__463/I                                      InMux                          0             17794  -5225  RISE       1
I__463/O                                      InMux                        662             18456  -5225  RISE       1
uart.data_Aux_esr_RNO_4_LC_16_16_5/in3        LogicCell40_SEQ_MODE_0000      0             18456  -5225  RISE       1
uart.data_Aux_esr_RNO_4_LC_16_16_5/lcout      LogicCell40_SEQ_MODE_0000    861             19317  -5225  RISE       1
I__492/I                                      Odrv4                          0             19317  -5225  RISE       1
I__492/O                                      Odrv4                        596             19913  -5225  RISE       1
I__493/I                                      LocalMux                       0             19913  -5225  RISE       1
I__493/O                                      LocalMux                    1099             21013  -5225  RISE       1
I__494/I                                      CEMux                          0             21013  -5225  RISE       1
I__494/O                                      CEMux                        702             21715  -5225  RISE       1
uart.data_Aux_esr_4_LC_17_16_5/ce             LogicCell40_SEQ_MODE_1000      0             21715  -5225  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__622/I                                                 ClkMux                         0              5132  RISE       1
I__622/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_4_LC_17_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.timer_Count_1_LC_15_20_5/sr
Capture Clock    : uart.timer_Count_1_LC_15_20_5/clk
Setup Constraint : 10470p
Path slack       : -4404p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12954
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         20364
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/lcout  LogicCell40_SEQ_MODE_0000   1245             13423  -5397  RISE       3
I__440/I                                           Odrv12                         0             13423  -5397  RISE       1
I__440/O                                           Odrv12                      1073             14496  -5397  RISE       1
I__443/I                                           LocalMux                       0             14496  -5397  RISE       1
I__443/O                                           LocalMux                    1099             15596  -5397  RISE       1
I__446/I                                           InMux                          0             15596  -5397  RISE       1
I__446/O                                           InMux                        662             16258  -5397  RISE       1
uart.state_RNILALH5_4_LC_14_19_3/in1               LogicCell40_SEQ_MODE_0000      0             16258  -5397  RISE       1
uart.state_RNILALH5_4_LC_14_19_3/lcout             LogicCell40_SEQ_MODE_0000   1179             17437  -5397  RISE      10
I__260/I                                           Odrv4                          0             17437  -4404  RISE       1
I__260/O                                           Odrv4                        596             18033  -4404  RISE       1
I__263/I                                           Span4Mux_v                     0             18033  -4404  RISE       1
I__263/O                                           Span4Mux_v                   596             18629  -4404  RISE       1
I__266/I                                           LocalMux                       0             18629  -4404  RISE       1
I__266/O                                           LocalMux                    1099             19728  -4404  RISE       1
I__268/I                                           SRMux                          0             19728  -4404  RISE       1
I__268/O                                           SRMux                        636             20364  -4404  RISE       1
uart.timer_Count_1_LC_15_20_5/sr                   LogicCell40_SEQ_MODE_1000      0             20364  -4404  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_15_20_5/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.timer_Count_5_LC_15_20_2/sr
Capture Clock    : uart.timer_Count_5_LC_15_20_2/clk
Setup Constraint : 10470p
Path slack       : -4404p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12954
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         20364
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/lcout  LogicCell40_SEQ_MODE_0000   1245             13423  -5397  RISE       3
I__440/I                                           Odrv12                         0             13423  -5397  RISE       1
I__440/O                                           Odrv12                      1073             14496  -5397  RISE       1
I__443/I                                           LocalMux                       0             14496  -5397  RISE       1
I__443/O                                           LocalMux                    1099             15596  -5397  RISE       1
I__446/I                                           InMux                          0             15596  -5397  RISE       1
I__446/O                                           InMux                        662             16258  -5397  RISE       1
uart.state_RNILALH5_4_LC_14_19_3/in1               LogicCell40_SEQ_MODE_0000      0             16258  -5397  RISE       1
uart.state_RNILALH5_4_LC_14_19_3/lcout             LogicCell40_SEQ_MODE_0000   1179             17437  -5397  RISE      10
I__260/I                                           Odrv4                          0             17437  -4404  RISE       1
I__260/O                                           Odrv4                        596             18033  -4404  RISE       1
I__263/I                                           Span4Mux_v                     0             18033  -4404  RISE       1
I__263/O                                           Span4Mux_v                   596             18629  -4404  RISE       1
I__266/I                                           LocalMux                       0             18629  -4404  RISE       1
I__266/O                                           LocalMux                    1099             19728  -4404  RISE       1
I__268/I                                           SRMux                          0             19728  -4404  RISE       1
I__268/O                                           SRMux                        636             20364  -4404  RISE       1
uart.timer_Count_5_LC_15_20_2/sr                   LogicCell40_SEQ_MODE_1000      0             20364  -4404  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_15_19_1/lcout
Path End         : uart.data_Aux_esr_0_LC_17_17_1/ce
Capture Clock    : uart.data_Aux_esr_0_LC_17_17_1/clk
Setup Constraint : 10470p
Path slack       : -4311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16490

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     13391
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         20801
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_15_19_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5423  RISE       8
I__241/I                                      LocalMux                       0              7410  -5423  RISE       1
I__241/O                                      LocalMux                    1099              8510  -5423  RISE       1
I__247/I                                      InMux                          0              8510  -5423  RISE       1
I__247/O                                      InMux                        662              9172  -5423  RISE       1
I__255/I                                      CascadeMux                     0              9172  -5423  RISE       1
I__255/O                                      CascadeMux                     0              9172  -5423  RISE       1
uart.timer_Count_RNIQ9BL_0_LC_14_19_4/in2     LogicCell40_SEQ_MODE_0000      0              9172  -5423  RISE       1
uart.timer_Count_RNIQ9BL_0_LC_14_19_4/ltout   LogicCell40_SEQ_MODE_0000    781              9953  -5423  FALL       1
I__160/I                                      CascadeMux                     0              9953  -5423  FALL       1
I__160/O                                      CascadeMux                     0              9953  -5423  FALL       1
uart.timer_Count_RNIICSG1_6_LC_14_19_5/in2    LogicCell40_SEQ_MODE_0000      0              9953  -5423  FALL       1
uart.timer_Count_RNIICSG1_6_LC_14_19_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11132  -5423  RISE       1
I__177/I                                      LocalMux                       0             11132  -5423  RISE       1
I__177/O                                      LocalMux                    1099             12231  -5423  RISE       1
I__178/I                                      InMux                          0             12231  -5423  RISE       1
I__178/O                                      InMux                        662             12894  -5423  RISE       1
uart.timer_Count_RNI9BTG2_6_LC_15_18_2/in3    LogicCell40_SEQ_MODE_0000      0             12894  -5423  RISE       1
uart.timer_Count_RNI9BTG2_6_LC_15_18_2/lcout  LogicCell40_SEQ_MODE_0000    861             13755  -5423  RISE       7
I__502/I                                      LocalMux                       0             13755  -5225  RISE       1
I__502/O                                      LocalMux                    1099             14854  -5225  RISE       1
I__507/I                                      InMux                          0             14854  -4311  RISE       1
I__507/O                                      InMux                        662             15516  -4311  RISE       1
uart.data_Aux_esr_RNO_0_0_LC_15_17_2/in3      LogicCell40_SEQ_MODE_0000      0             15516  -4311  RISE       1
uart.data_Aux_esr_RNO_0_0_LC_15_17_2/lcout    LogicCell40_SEQ_MODE_0000    861             16377  -4311  RISE       1
I__464/I                                      LocalMux                       0             16377  -4311  RISE       1
I__464/O                                      LocalMux                    1099             17476  -4311  RISE       1
I__465/I                                      InMux                          0             17476  -4311  RISE       1
I__465/O                                      InMux                        662             18138  -4311  RISE       1
uart.data_Aux_esr_RNO_0_LC_16_16_2/in3        LogicCell40_SEQ_MODE_0000      0             18138  -4311  RISE       1
uart.data_Aux_esr_RNO_0_LC_16_16_2/lcout      LogicCell40_SEQ_MODE_0000    861             18999  -4311  RISE       1
I__490/I                                      LocalMux                       0             18999  -4311  RISE       1
I__490/O                                      LocalMux                    1099             20099  -4311  RISE       1
I__491/I                                      CEMux                          0             20099  -4311  RISE       1
I__491/O                                      CEMux                        702             20801  -4311  RISE       1
uart.data_Aux_esr_0_LC_17_17_1/ce             LogicCell40_SEQ_MODE_1000      0             20801  -4311  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__621/I                                                 ClkMux                         0              5132  RISE       1
I__621/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_0_LC_17_17_1/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.timer_Count_0_LC_14_20_4/sr
Capture Clock    : uart.timer_Count_0_LC_14_20_4/clk
Setup Constraint : 10470p
Path slack       : -4284p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12834
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         20244
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/lcout  LogicCell40_SEQ_MODE_0000   1245             13423  -5397  RISE       3
I__440/I                                           Odrv12                         0             13423  -5397  RISE       1
I__440/O                                           Odrv12                      1073             14496  -5397  RISE       1
I__443/I                                           LocalMux                       0             14496  -5397  RISE       1
I__443/O                                           LocalMux                    1099             15596  -5397  RISE       1
I__446/I                                           InMux                          0             15596  -5397  RISE       1
I__446/O                                           InMux                        662             16258  -5397  RISE       1
uart.state_RNILALH5_4_LC_14_19_3/in1               LogicCell40_SEQ_MODE_0000      0             16258  -5397  RISE       1
uart.state_RNILALH5_4_LC_14_19_3/lcout             LogicCell40_SEQ_MODE_0000   1179             17437  -5397  RISE      10
I__259/I                                           Odrv12                         0             17437  -5397  RISE       1
I__259/O                                           Odrv12                      1073             18509  -5397  RISE       1
I__261/I                                           LocalMux                       0             18509  -4284  RISE       1
I__261/O                                           LocalMux                    1099             19609  -4284  RISE       1
I__264/I                                           SRMux                          0             19609  -4284  RISE       1
I__264/O                                           SRMux                        636             20244  -4284  RISE       1
uart.timer_Count_0_LC_14_20_4/sr                   LogicCell40_SEQ_MODE_1000      0             20244  -4284  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_14_20_4/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.timer_Count_6_rep1_LC_14_20_3/sr
Capture Clock    : uart.timer_Count_6_rep1_LC_14_20_3/clk
Setup Constraint : 10470p
Path slack       : -4284p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12834
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         20244
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/lcout  LogicCell40_SEQ_MODE_0000   1245             13423  -5397  RISE       3
I__440/I                                           Odrv12                         0             13423  -5397  RISE       1
I__440/O                                           Odrv12                      1073             14496  -5397  RISE       1
I__443/I                                           LocalMux                       0             14496  -5397  RISE       1
I__443/O                                           LocalMux                    1099             15596  -5397  RISE       1
I__446/I                                           InMux                          0             15596  -5397  RISE       1
I__446/O                                           InMux                        662             16258  -5397  RISE       1
uart.state_RNILALH5_4_LC_14_19_3/in1               LogicCell40_SEQ_MODE_0000      0             16258  -5397  RISE       1
uart.state_RNILALH5_4_LC_14_19_3/lcout             LogicCell40_SEQ_MODE_0000   1179             17437  -5397  RISE      10
I__259/I                                           Odrv12                         0             17437  -5397  RISE       1
I__259/O                                           Odrv12                      1073             18509  -5397  RISE       1
I__261/I                                           LocalMux                       0             18509  -4284  RISE       1
I__261/O                                           LocalMux                    1099             19609  -4284  RISE       1
I__264/I                                           SRMux                          0             19609  -4284  RISE       1
I__264/O                                           SRMux                        636             20244  -4284  RISE       1
uart.timer_Count_6_rep1_LC_14_20_3/sr              LogicCell40_SEQ_MODE_1000      0             20244  -4284  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_rep1_LC_14_20_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.timer_Count_fast_6_LC_14_20_2/sr
Capture Clock    : uart.timer_Count_fast_6_LC_14_20_2/clk
Setup Constraint : 10470p
Path slack       : -4284p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12834
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         20244
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/lcout  LogicCell40_SEQ_MODE_0000   1245             13423  -5397  RISE       3
I__440/I                                           Odrv12                         0             13423  -5397  RISE       1
I__440/O                                           Odrv12                      1073             14496  -5397  RISE       1
I__443/I                                           LocalMux                       0             14496  -5397  RISE       1
I__443/O                                           LocalMux                    1099             15596  -5397  RISE       1
I__446/I                                           InMux                          0             15596  -5397  RISE       1
I__446/O                                           InMux                        662             16258  -5397  RISE       1
uart.state_RNILALH5_4_LC_14_19_3/in1               LogicCell40_SEQ_MODE_0000      0             16258  -5397  RISE       1
uart.state_RNILALH5_4_LC_14_19_3/lcout             LogicCell40_SEQ_MODE_0000   1179             17437  -5397  RISE      10
I__259/I                                           Odrv12                         0             17437  -5397  RISE       1
I__259/O                                           Odrv12                      1073             18509  -5397  RISE       1
I__261/I                                           LocalMux                       0             18509  -4284  RISE       1
I__261/O                                           LocalMux                    1099             19609  -4284  RISE       1
I__264/I                                           SRMux                          0             19609  -4284  RISE       1
I__264/O                                           SRMux                        636             20244  -4284  RISE       1
uart.timer_Count_fast_6_LC_14_20_2/sr              LogicCell40_SEQ_MODE_1000      0             20244  -4284  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_6_LC_14_20_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.timer_Count_6_LC_14_20_1/sr
Capture Clock    : uart.timer_Count_6_LC_14_20_1/clk
Setup Constraint : 10470p
Path slack       : -4284p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12834
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         20244
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/lcout  LogicCell40_SEQ_MODE_0000   1245             13423  -5397  RISE       3
I__440/I                                           Odrv12                         0             13423  -5397  RISE       1
I__440/O                                           Odrv12                      1073             14496  -5397  RISE       1
I__443/I                                           LocalMux                       0             14496  -5397  RISE       1
I__443/O                                           LocalMux                    1099             15596  -5397  RISE       1
I__446/I                                           InMux                          0             15596  -5397  RISE       1
I__446/O                                           InMux                        662             16258  -5397  RISE       1
uart.state_RNILALH5_4_LC_14_19_3/in1               LogicCell40_SEQ_MODE_0000      0             16258  -5397  RISE       1
uart.state_RNILALH5_4_LC_14_19_3/lcout             LogicCell40_SEQ_MODE_0000   1179             17437  -5397  RISE      10
I__259/I                                           Odrv12                         0             17437  -5397  RISE       1
I__259/O                                           Odrv12                      1073             18509  -5397  RISE       1
I__261/I                                           LocalMux                       0             18509  -4284  RISE       1
I__261/O                                           LocalMux                    1099             19609  -4284  RISE       1
I__264/I                                           SRMux                          0             19609  -4284  RISE       1
I__264/O                                           SRMux                        636             20244  -4284  RISE       1
uart.timer_Count_6_LC_14_20_1/sr                   LogicCell40_SEQ_MODE_1000      0             20244  -4284  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_14_20_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.timer_Count_7_LC_14_20_0/sr
Capture Clock    : uart.timer_Count_7_LC_14_20_0/clk
Setup Constraint : 10470p
Path slack       : -4284p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12834
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         20244
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/lcout  LogicCell40_SEQ_MODE_0000   1245             13423  -5397  RISE       3
I__440/I                                           Odrv12                         0             13423  -5397  RISE       1
I__440/O                                           Odrv12                      1073             14496  -5397  RISE       1
I__443/I                                           LocalMux                       0             14496  -5397  RISE       1
I__443/O                                           LocalMux                    1099             15596  -5397  RISE       1
I__446/I                                           InMux                          0             15596  -5397  RISE       1
I__446/O                                           InMux                        662             16258  -5397  RISE       1
uart.state_RNILALH5_4_LC_14_19_3/in1               LogicCell40_SEQ_MODE_0000      0             16258  -5397  RISE       1
uart.state_RNILALH5_4_LC_14_19_3/lcout             LogicCell40_SEQ_MODE_0000   1179             17437  -5397  RISE      10
I__259/I                                           Odrv12                         0             17437  -5397  RISE       1
I__259/O                                           Odrv12                      1073             18509  -5397  RISE       1
I__261/I                                           LocalMux                       0             18509  -4284  RISE       1
I__261/O                                           LocalMux                    1099             19609  -4284  RISE       1
I__264/I                                           SRMux                          0             19609  -4284  RISE       1
I__264/O                                           SRMux                        636             20244  -4284  RISE       1
uart.timer_Count_7_LC_14_20_0/sr                   LogicCell40_SEQ_MODE_1000      0             20244  -4284  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_15_19_1/lcout
Path End         : uart.data_Aux_esr_1_LC_15_16_2/ce
Capture Clock    : uart.data_Aux_esr_1_LC_15_16_2/clk
Setup Constraint : 10470p
Path slack       : -3728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16490

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12808
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         20218
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_15_19_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5423  RISE       8
I__241/I                                      LocalMux                       0              7410  -5423  RISE       1
I__241/O                                      LocalMux                    1099              8510  -5423  RISE       1
I__247/I                                      InMux                          0              8510  -5423  RISE       1
I__247/O                                      InMux                        662              9172  -5423  RISE       1
I__255/I                                      CascadeMux                     0              9172  -5423  RISE       1
I__255/O                                      CascadeMux                     0              9172  -5423  RISE       1
uart.timer_Count_RNIQ9BL_0_LC_14_19_4/in2     LogicCell40_SEQ_MODE_0000      0              9172  -5423  RISE       1
uart.timer_Count_RNIQ9BL_0_LC_14_19_4/ltout   LogicCell40_SEQ_MODE_0000    781              9953  -5423  FALL       1
I__160/I                                      CascadeMux                     0              9953  -5423  FALL       1
I__160/O                                      CascadeMux                     0              9953  -5423  FALL       1
uart.timer_Count_RNIICSG1_6_LC_14_19_5/in2    LogicCell40_SEQ_MODE_0000      0              9953  -5423  FALL       1
uart.timer_Count_RNIICSG1_6_LC_14_19_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11132  -5423  RISE       1
I__177/I                                      LocalMux                       0             11132  -5423  RISE       1
I__177/O                                      LocalMux                    1099             12231  -5423  RISE       1
I__178/I                                      InMux                          0             12231  -5423  RISE       1
I__178/O                                      InMux                        662             12894  -5423  RISE       1
uart.timer_Count_RNI9BTG2_6_LC_15_18_2/in3    LogicCell40_SEQ_MODE_0000      0             12894  -5423  RISE       1
uart.timer_Count_RNI9BTG2_6_LC_15_18_2/ltout  LogicCell40_SEQ_MODE_0000    609             13503  -3728  FALL       1
I__212/I                                      CascadeMux                     0             13503  -3728  FALL       1
I__212/O                                      CascadeMux                     0             13503  -3728  FALL       1
uart.data_Aux_esr_RNO_0_1_LC_15_18_3/in2      LogicCell40_SEQ_MODE_0000      0             13503  -3728  FALL       1
uart.data_Aux_esr_RNO_0_1_LC_15_18_3/lcout    LogicCell40_SEQ_MODE_0000   1179             14682  -3728  RISE       1
I__210/I                                      LocalMux                       0             14682  -3728  RISE       1
I__210/O                                      LocalMux                    1099             15781  -3728  RISE       1
I__211/I                                      InMux                          0             15781  -3728  RISE       1
I__211/O                                      InMux                        662             16443  -3728  RISE       1
uart.data_Aux_esr_RNO_1_LC_15_17_6/in3        LogicCell40_SEQ_MODE_0000      0             16443  -3728  RISE       1
uart.data_Aux_esr_RNO_1_LC_15_17_6/lcout      LogicCell40_SEQ_MODE_0000    861             17304  -3728  RISE       1
I__183/I                                      Odrv4                          0             17304  -3728  RISE       1
I__183/O                                      Odrv4                        596             17900  -3728  RISE       1
I__184/I                                      Span4Mux_h                     0             17900  -3728  RISE       1
I__184/O                                      Span4Mux_h                   517             18417  -3728  RISE       1
I__185/I                                      LocalMux                       0             18417  -3728  RISE       1
I__185/O                                      LocalMux                    1099             19516  -3728  RISE       1
I__186/I                                      CEMux                          0             19516  -3728  RISE       1
I__186/O                                      CEMux                        702             20218  -3728  RISE       1
uart.data_Aux_esr_1_LC_15_16_2/ce             LogicCell40_SEQ_MODE_1000      0             20218  -3728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__618/I                                                 ClkMux                         0              5132  RISE       1
I__618/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_1_LC_15_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_15_19_1/lcout
Path End         : uart.data_Aux_esr_2_LC_16_17_0/ce
Capture Clock    : uart.data_Aux_esr_2_LC_16_17_0/clk
Setup Constraint : 10470p
Path slack       : -3211p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16490

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12291
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19701
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_15_19_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5423  RISE       8
I__241/I                                      LocalMux                       0              7410  -5423  RISE       1
I__241/O                                      LocalMux                    1099              8510  -5423  RISE       1
I__247/I                                      InMux                          0              8510  -5423  RISE       1
I__247/O                                      InMux                        662              9172  -5423  RISE       1
I__255/I                                      CascadeMux                     0              9172  -5423  RISE       1
I__255/O                                      CascadeMux                     0              9172  -5423  RISE       1
uart.timer_Count_RNIQ9BL_0_LC_14_19_4/in2     LogicCell40_SEQ_MODE_0000      0              9172  -5423  RISE       1
uart.timer_Count_RNIQ9BL_0_LC_14_19_4/ltout   LogicCell40_SEQ_MODE_0000    781              9953  -5423  FALL       1
I__160/I                                      CascadeMux                     0              9953  -5423  FALL       1
I__160/O                                      CascadeMux                     0              9953  -5423  FALL       1
uart.timer_Count_RNIICSG1_6_LC_14_19_5/in2    LogicCell40_SEQ_MODE_0000      0              9953  -5423  FALL       1
uart.timer_Count_RNIICSG1_6_LC_14_19_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11132  -5423  RISE       1
I__177/I                                      LocalMux                       0             11132  -5423  RISE       1
I__177/O                                      LocalMux                    1099             12231  -5423  RISE       1
I__178/I                                      InMux                          0             12231  -5423  RISE       1
I__178/O                                      InMux                        662             12894  -5423  RISE       1
uart.timer_Count_RNI9BTG2_6_LC_15_18_2/in3    LogicCell40_SEQ_MODE_0000      0             12894  -5423  RISE       1
uart.timer_Count_RNI9BTG2_6_LC_15_18_2/lcout  LogicCell40_SEQ_MODE_0000    861             13755  -5423  RISE       7
I__504/I                                      LocalMux                       0             13755  -3212  RISE       1
I__504/O                                      LocalMux                    1099             14854  -3212  RISE       1
I__510/I                                      InMux                          0             14854  -3212  RISE       1
I__510/O                                      InMux                        662             15516  -3212  RISE       1
uart.data_Aux_esr_RNO_0_2_LC_15_18_6/in3      LogicCell40_SEQ_MODE_0000      0             15516  -3212  RISE       1
uart.data_Aux_esr_RNO_0_2_LC_15_18_6/ltout    LogicCell40_SEQ_MODE_0000    609             16125  -3212  FALL       1
I__208/I                                      CascadeMux                     0             16125  -3212  FALL       1
I__208/O                                      CascadeMux                     0             16125  -3212  FALL       1
uart.data_Aux_esr_RNO_2_LC_15_18_7/in2        LogicCell40_SEQ_MODE_0000      0             16125  -3212  FALL       1
uart.data_Aux_esr_RNO_2_LC_15_18_7/lcout      LogicCell40_SEQ_MODE_0000   1179             17304  -3212  RISE       1
I__459/I                                      Odrv4                          0             17304  -3212  RISE       1
I__459/O                                      Odrv4                        596             17900  -3212  RISE       1
I__460/I                                      LocalMux                       0             17900  -3212  RISE       1
I__460/O                                      LocalMux                    1099             18999  -3212  RISE       1
I__461/I                                      CEMux                          0             18999  -3212  RISE       1
I__461/O                                      CEMux                        702             19701  -3212  RISE       1
uart.data_Aux_esr_2_LC_16_17_0/ce             LogicCell40_SEQ_MODE_1000      0             19701  -3212  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__619/I                                                 ClkMux                         0              5132  RISE       1
I__619/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_2_LC_16_17_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_15_19_1/lcout
Path End         : uart.data_Aux_esr_7_LC_14_17_2/ce
Capture Clock    : uart.data_Aux_esr_7_LC_14_17_2/clk
Setup Constraint : 10470p
Path slack       : -3211p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16490

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12291
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19701
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_15_19_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5423  RISE       8
I__241/I                                      LocalMux                       0              7410  -5423  RISE       1
I__241/O                                      LocalMux                    1099              8510  -5423  RISE       1
I__247/I                                      InMux                          0              8510  -5423  RISE       1
I__247/O                                      InMux                        662              9172  -5423  RISE       1
I__255/I                                      CascadeMux                     0              9172  -5423  RISE       1
I__255/O                                      CascadeMux                     0              9172  -5423  RISE       1
uart.timer_Count_RNIQ9BL_0_LC_14_19_4/in2     LogicCell40_SEQ_MODE_0000      0              9172  -5423  RISE       1
uart.timer_Count_RNIQ9BL_0_LC_14_19_4/ltout   LogicCell40_SEQ_MODE_0000    781              9953  -5423  FALL       1
I__160/I                                      CascadeMux                     0              9953  -5423  FALL       1
I__160/O                                      CascadeMux                     0              9953  -5423  FALL       1
uart.timer_Count_RNIICSG1_6_LC_14_19_5/in2    LogicCell40_SEQ_MODE_0000      0              9953  -5423  FALL       1
uart.timer_Count_RNIICSG1_6_LC_14_19_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11132  -5423  RISE       1
I__177/I                                      LocalMux                       0             11132  -5423  RISE       1
I__177/O                                      LocalMux                    1099             12231  -5423  RISE       1
I__178/I                                      InMux                          0             12231  -5423  RISE       1
I__178/O                                      InMux                        662             12894  -5423  RISE       1
uart.timer_Count_RNI9BTG2_6_LC_15_18_2/in3    LogicCell40_SEQ_MODE_0000      0             12894  -5423  RISE       1
uart.timer_Count_RNI9BTG2_6_LC_15_18_2/lcout  LogicCell40_SEQ_MODE_0000    861             13755  -5423  RISE       7
I__506/I                                      LocalMux                       0             13755  -3212  RISE       1
I__506/O                                      LocalMux                    1099             14854  -3212  RISE       1
I__513/I                                      InMux                          0             14854  -3212  RISE       1
I__513/O                                      InMux                        662             15516  -3212  RISE       1
uart.data_Aux_esr_RNO_0_7_LC_14_17_0/in3      LogicCell40_SEQ_MODE_0000      0             15516  -3212  RISE       1
uart.data_Aux_esr_RNO_0_7_LC_14_17_0/ltout    LogicCell40_SEQ_MODE_0000    609             16125  -3212  FALL       1
I__110/I                                      CascadeMux                     0             16125  -3212  FALL       1
I__110/O                                      CascadeMux                     0             16125  -3212  FALL       1
uart.data_Aux_esr_RNO_7_LC_14_17_1/in2        LogicCell40_SEQ_MODE_0000      0             16125  -3212  FALL       1
uart.data_Aux_esr_RNO_7_LC_14_17_1/lcout      LogicCell40_SEQ_MODE_0000   1179             17304  -3212  RISE       1
I__142/I                                      Odrv4                          0             17304  -3212  RISE       1
I__142/O                                      Odrv4                        596             17900  -3212  RISE       1
I__143/I                                      LocalMux                       0             17900  -3212  RISE       1
I__143/O                                      LocalMux                    1099             18999  -3212  RISE       1
I__144/I                                      CEMux                          0             18999  -3212  RISE       1
I__144/O                                      CEMux                        702             19701  -3212  RISE       1
uart.data_Aux_esr_7_LC_14_17_2/ce             LogicCell40_SEQ_MODE_1000      0             19701  -3212  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__613/I                                                 ClkMux                         0              5132  RISE       1
I__613/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_7_LC_14_17_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_15_19_1/lcout
Path End         : uart.data_Aux_esr_3_LC_16_18_2/ce
Capture Clock    : uart.data_Aux_esr_3_LC_16_18_2/clk
Setup Constraint : 10470p
Path slack       : -3211p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16490

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12291
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19701
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_15_19_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5423  RISE       8
I__241/I                                      LocalMux                       0              7410  -5423  RISE       1
I__241/O                                      LocalMux                    1099              8510  -5423  RISE       1
I__247/I                                      InMux                          0              8510  -5423  RISE       1
I__247/O                                      InMux                        662              9172  -5423  RISE       1
I__255/I                                      CascadeMux                     0              9172  -5423  RISE       1
I__255/O                                      CascadeMux                     0              9172  -5423  RISE       1
uart.timer_Count_RNIQ9BL_0_LC_14_19_4/in2     LogicCell40_SEQ_MODE_0000      0              9172  -5423  RISE       1
uart.timer_Count_RNIQ9BL_0_LC_14_19_4/ltout   LogicCell40_SEQ_MODE_0000    781              9953  -5423  FALL       1
I__160/I                                      CascadeMux                     0              9953  -5423  FALL       1
I__160/O                                      CascadeMux                     0              9953  -5423  FALL       1
uart.timer_Count_RNIICSG1_6_LC_14_19_5/in2    LogicCell40_SEQ_MODE_0000      0              9953  -5423  FALL       1
uart.timer_Count_RNIICSG1_6_LC_14_19_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11132  -5423  RISE       1
I__177/I                                      LocalMux                       0             11132  -5423  RISE       1
I__177/O                                      LocalMux                    1099             12231  -5423  RISE       1
I__178/I                                      InMux                          0             12231  -5423  RISE       1
I__178/O                                      InMux                        662             12894  -5423  RISE       1
uart.timer_Count_RNI9BTG2_6_LC_15_18_2/in3    LogicCell40_SEQ_MODE_0000      0             12894  -5423  RISE       1
uart.timer_Count_RNI9BTG2_6_LC_15_18_2/lcout  LogicCell40_SEQ_MODE_0000    861             13755  -5423  RISE       7
I__504/I                                      LocalMux                       0             13755  -3212  RISE       1
I__504/O                                      LocalMux                    1099             14854  -3212  RISE       1
I__511/I                                      InMux                          0             14854  -3212  RISE       1
I__511/O                                      InMux                        662             15516  -3212  RISE       1
uart.data_Aux_esr_RNO_0_3_LC_15_18_4/in3      LogicCell40_SEQ_MODE_0000      0             15516  -3212  RISE       1
uart.data_Aux_esr_RNO_0_3_LC_15_18_4/ltout    LogicCell40_SEQ_MODE_0000    609             16125  -3212  FALL       1
I__209/I                                      CascadeMux                     0             16125  -3212  FALL       1
I__209/O                                      CascadeMux                     0             16125  -3212  FALL       1
uart.data_Aux_esr_RNO_3_LC_15_18_5/in2        LogicCell40_SEQ_MODE_0000      0             16125  -3212  FALL       1
uart.data_Aux_esr_RNO_3_LC_15_18_5/lcout      LogicCell40_SEQ_MODE_0000   1179             17304  -3212  RISE       1
I__456/I                                      Odrv4                          0             17304  -3212  RISE       1
I__456/O                                      Odrv4                        596             17900  -3212  RISE       1
I__457/I                                      LocalMux                       0             17900  -3212  RISE       1
I__457/O                                      LocalMux                    1099             18999  -3212  RISE       1
I__458/I                                      CEMux                          0             18999  -3212  RISE       1
I__458/O                                      CEMux                        702             19701  -3212  RISE       1
uart.data_Aux_esr_3_LC_16_18_2/ce             LogicCell40_SEQ_MODE_1000      0             19701  -3212  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__616/I                                                 ClkMux                         0              5132  RISE       1
I__616/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_3_LC_16_18_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.data_esr_4_LC_17_19_5/ce
Capture Clock    : uart.data_esr_4_LC_17_19_5/clk
Setup Constraint : 10470p
Path slack       : -2788p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16490

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11868
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19278
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/ltout  LogicCell40_SEQ_MODE_0000    901             13079  -2788  FALL       1
I__439/I                                           CascadeMux                     0             13079  -2788  FALL       1
I__439/O                                           CascadeMux                     0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in2               LogicCell40_SEQ_MODE_0000      0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14258  -2788  RISE       9
I__672/I                                           LocalMux                       0             14258  -2788  RISE       1
I__672/O                                           LocalMux                    1099             15357  -2788  RISE       1
I__674/I                                           InMux                          0             15357  -2788  RISE       1
I__674/O                                           InMux                        662             16019  -2788  RISE       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/in3         LogicCell40_SEQ_MODE_0000      0             16019  -2788  RISE       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/lcout       LogicCell40_SEQ_MODE_0000    861             16880  -2788  RISE       8
I__681/I                                           Odrv4                          0             16880  -2788  RISE       1
I__681/O                                           Odrv4                        596             17476  -2788  RISE       1
I__683/I                                           LocalMux                       0             17476  -2788  RISE       1
I__683/O                                           LocalMux                    1099             18576  -2788  RISE       1
I__685/I                                           CEMux                          0             18576  -2788  RISE       1
I__685/O                                           CEMux                        702             19278  -2788  RISE       1
uart.data_esr_4_LC_17_19_5/ce                      LogicCell40_SEQ_MODE_1000      0             19278  -2788  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__617/I                                                 ClkMux                         0              5132  RISE       1
I__617/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_17_19_5/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.data_esr_7_LC_17_18_7/ce
Capture Clock    : uart.data_esr_7_LC_17_18_7/clk
Setup Constraint : 10470p
Path slack       : -2788p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16490

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11868
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19278
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/ltout  LogicCell40_SEQ_MODE_0000    901             13079  -2788  FALL       1
I__439/I                                           CascadeMux                     0             13079  -2788  FALL       1
I__439/O                                           CascadeMux                     0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in2               LogicCell40_SEQ_MODE_0000      0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14258  -2788  RISE       9
I__672/I                                           LocalMux                       0             14258  -2788  RISE       1
I__672/O                                           LocalMux                    1099             15357  -2788  RISE       1
I__674/I                                           InMux                          0             15357  -2788  RISE       1
I__674/O                                           InMux                        662             16019  -2788  RISE       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/in3         LogicCell40_SEQ_MODE_0000      0             16019  -2788  RISE       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/lcout       LogicCell40_SEQ_MODE_0000    861             16880  -2788  RISE       8
I__682/I                                           Odrv4                          0             16880  -2788  RISE       1
I__682/O                                           Odrv4                        596             17476  -2788  RISE       1
I__684/I                                           LocalMux                       0             17476  -2788  RISE       1
I__684/O                                           LocalMux                    1099             18576  -2788  RISE       1
I__686/I                                           CEMux                          0             18576  -2788  RISE       1
I__686/O                                           CEMux                        702             19278  -2788  RISE       1
uart.data_esr_7_LC_17_18_7/ce                      LogicCell40_SEQ_MODE_1000      0             19278  -2788  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_17_18_7/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.data_esr_6_LC_17_18_6/ce
Capture Clock    : uart.data_esr_6_LC_17_18_6/clk
Setup Constraint : 10470p
Path slack       : -2788p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16490

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11868
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19278
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/ltout  LogicCell40_SEQ_MODE_0000    901             13079  -2788  FALL       1
I__439/I                                           CascadeMux                     0             13079  -2788  FALL       1
I__439/O                                           CascadeMux                     0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in2               LogicCell40_SEQ_MODE_0000      0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14258  -2788  RISE       9
I__672/I                                           LocalMux                       0             14258  -2788  RISE       1
I__672/O                                           LocalMux                    1099             15357  -2788  RISE       1
I__674/I                                           InMux                          0             15357  -2788  RISE       1
I__674/O                                           InMux                        662             16019  -2788  RISE       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/in3         LogicCell40_SEQ_MODE_0000      0             16019  -2788  RISE       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/lcout       LogicCell40_SEQ_MODE_0000    861             16880  -2788  RISE       8
I__682/I                                           Odrv4                          0             16880  -2788  RISE       1
I__682/O                                           Odrv4                        596             17476  -2788  RISE       1
I__684/I                                           LocalMux                       0             17476  -2788  RISE       1
I__684/O                                           LocalMux                    1099             18576  -2788  RISE       1
I__686/I                                           CEMux                          0             18576  -2788  RISE       1
I__686/O                                           CEMux                        702             19278  -2788  RISE       1
uart.data_esr_6_LC_17_18_6/ce                      LogicCell40_SEQ_MODE_1000      0             19278  -2788  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_17_18_6/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.data_esr_5_LC_17_18_5/ce
Capture Clock    : uart.data_esr_5_LC_17_18_5/clk
Setup Constraint : 10470p
Path slack       : -2788p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16490

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11868
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19278
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/ltout  LogicCell40_SEQ_MODE_0000    901             13079  -2788  FALL       1
I__439/I                                           CascadeMux                     0             13079  -2788  FALL       1
I__439/O                                           CascadeMux                     0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in2               LogicCell40_SEQ_MODE_0000      0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14258  -2788  RISE       9
I__672/I                                           LocalMux                       0             14258  -2788  RISE       1
I__672/O                                           LocalMux                    1099             15357  -2788  RISE       1
I__674/I                                           InMux                          0             15357  -2788  RISE       1
I__674/O                                           InMux                        662             16019  -2788  RISE       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/in3         LogicCell40_SEQ_MODE_0000      0             16019  -2788  RISE       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/lcout       LogicCell40_SEQ_MODE_0000    861             16880  -2788  RISE       8
I__682/I                                           Odrv4                          0             16880  -2788  RISE       1
I__682/O                                           Odrv4                        596             17476  -2788  RISE       1
I__684/I                                           LocalMux                       0             17476  -2788  RISE       1
I__684/O                                           LocalMux                    1099             18576  -2788  RISE       1
I__686/I                                           CEMux                          0             18576  -2788  RISE       1
I__686/O                                           CEMux                        702             19278  -2788  RISE       1
uart.data_esr_5_LC_17_18_5/ce                      LogicCell40_SEQ_MODE_1000      0             19278  -2788  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_17_18_5/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.data_esr_3_LC_17_18_3/ce
Capture Clock    : uart.data_esr_3_LC_17_18_3/clk
Setup Constraint : 10470p
Path slack       : -2788p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16490

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11868
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19278
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/ltout  LogicCell40_SEQ_MODE_0000    901             13079  -2788  FALL       1
I__439/I                                           CascadeMux                     0             13079  -2788  FALL       1
I__439/O                                           CascadeMux                     0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in2               LogicCell40_SEQ_MODE_0000      0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14258  -2788  RISE       9
I__672/I                                           LocalMux                       0             14258  -2788  RISE       1
I__672/O                                           LocalMux                    1099             15357  -2788  RISE       1
I__674/I                                           InMux                          0             15357  -2788  RISE       1
I__674/O                                           InMux                        662             16019  -2788  RISE       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/in3         LogicCell40_SEQ_MODE_0000      0             16019  -2788  RISE       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/lcout       LogicCell40_SEQ_MODE_0000    861             16880  -2788  RISE       8
I__682/I                                           Odrv4                          0             16880  -2788  RISE       1
I__682/O                                           Odrv4                        596             17476  -2788  RISE       1
I__684/I                                           LocalMux                       0             17476  -2788  RISE       1
I__684/O                                           LocalMux                    1099             18576  -2788  RISE       1
I__686/I                                           CEMux                          0             18576  -2788  RISE       1
I__686/O                                           CEMux                        702             19278  -2788  RISE       1
uart.data_esr_3_LC_17_18_3/ce                      LogicCell40_SEQ_MODE_1000      0             19278  -2788  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_17_18_3/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.data_esr_2_LC_17_18_2/ce
Capture Clock    : uart.data_esr_2_LC_17_18_2/clk
Setup Constraint : 10470p
Path slack       : -2788p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16490

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11868
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19278
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/ltout  LogicCell40_SEQ_MODE_0000    901             13079  -2788  FALL       1
I__439/I                                           CascadeMux                     0             13079  -2788  FALL       1
I__439/O                                           CascadeMux                     0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in2               LogicCell40_SEQ_MODE_0000      0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14258  -2788  RISE       9
I__672/I                                           LocalMux                       0             14258  -2788  RISE       1
I__672/O                                           LocalMux                    1099             15357  -2788  RISE       1
I__674/I                                           InMux                          0             15357  -2788  RISE       1
I__674/O                                           InMux                        662             16019  -2788  RISE       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/in3         LogicCell40_SEQ_MODE_0000      0             16019  -2788  RISE       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/lcout       LogicCell40_SEQ_MODE_0000    861             16880  -2788  RISE       8
I__682/I                                           Odrv4                          0             16880  -2788  RISE       1
I__682/O                                           Odrv4                        596             17476  -2788  RISE       1
I__684/I                                           LocalMux                       0             17476  -2788  RISE       1
I__684/O                                           LocalMux                    1099             18576  -2788  RISE       1
I__686/I                                           CEMux                          0             18576  -2788  RISE       1
I__686/O                                           CEMux                        702             19278  -2788  RISE       1
uart.data_esr_2_LC_17_18_2/ce                      LogicCell40_SEQ_MODE_1000      0             19278  -2788  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_17_18_2/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.data_esr_1_LC_17_18_1/ce
Capture Clock    : uart.data_esr_1_LC_17_18_1/clk
Setup Constraint : 10470p
Path slack       : -2788p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16490

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11868
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19278
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/ltout  LogicCell40_SEQ_MODE_0000    901             13079  -2788  FALL       1
I__439/I                                           CascadeMux                     0             13079  -2788  FALL       1
I__439/O                                           CascadeMux                     0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in2               LogicCell40_SEQ_MODE_0000      0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14258  -2788  RISE       9
I__672/I                                           LocalMux                       0             14258  -2788  RISE       1
I__672/O                                           LocalMux                    1099             15357  -2788  RISE       1
I__674/I                                           InMux                          0             15357  -2788  RISE       1
I__674/O                                           InMux                        662             16019  -2788  RISE       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/in3         LogicCell40_SEQ_MODE_0000      0             16019  -2788  RISE       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/lcout       LogicCell40_SEQ_MODE_0000    861             16880  -2788  RISE       8
I__682/I                                           Odrv4                          0             16880  -2788  RISE       1
I__682/O                                           Odrv4                        596             17476  -2788  RISE       1
I__684/I                                           LocalMux                       0             17476  -2788  RISE       1
I__684/O                                           LocalMux                    1099             18576  -2788  RISE       1
I__686/I                                           CEMux                          0             18576  -2788  RISE       1
I__686/O                                           CEMux                        702             19278  -2788  RISE       1
uart.data_esr_1_LC_17_18_1/ce                      LogicCell40_SEQ_MODE_1000      0             19278  -2788  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_1_LC_17_18_1/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.data_esr_0_LC_17_18_0/ce
Capture Clock    : uart.data_esr_0_LC_17_18_0/clk
Setup Constraint : 10470p
Path slack       : -2788p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16490

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11868
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19278
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/ltout  LogicCell40_SEQ_MODE_0000    901             13079  -2788  FALL       1
I__439/I                                           CascadeMux                     0             13079  -2788  FALL       1
I__439/O                                           CascadeMux                     0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in2               LogicCell40_SEQ_MODE_0000      0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14258  -2788  RISE       9
I__672/I                                           LocalMux                       0             14258  -2788  RISE       1
I__672/O                                           LocalMux                    1099             15357  -2788  RISE       1
I__674/I                                           InMux                          0             15357  -2788  RISE       1
I__674/O                                           InMux                        662             16019  -2788  RISE       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/in3         LogicCell40_SEQ_MODE_0000      0             16019  -2788  RISE       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/lcout       LogicCell40_SEQ_MODE_0000    861             16880  -2788  RISE       8
I__682/I                                           Odrv4                          0             16880  -2788  RISE       1
I__682/O                                           Odrv4                        596             17476  -2788  RISE       1
I__684/I                                           LocalMux                       0             17476  -2788  RISE       1
I__684/O                                           LocalMux                    1099             18576  -2788  RISE       1
I__686/I                                           CEMux                          0             18576  -2788  RISE       1
I__686/O                                           CEMux                        702             19278  -2788  RISE       1
uart.data_esr_0_LC_17_18_0/ce                      LogicCell40_SEQ_MODE_1000      0             19278  -2788  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_0_LC_17_18_0/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_15_19_1/lcout
Path End         : uart.data_Aux_esr_5_LC_16_20_3/ce
Capture Clock    : uart.data_Aux_esr_5_LC_16_20_3/clk
Setup Constraint : 10470p
Path slack       : -2615p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         16490

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11695
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19105
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_15_19_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5423  RISE       8
I__241/I                                      LocalMux                       0              7410  -5423  RISE       1
I__241/O                                      LocalMux                    1099              8510  -5423  RISE       1
I__247/I                                      InMux                          0              8510  -5423  RISE       1
I__247/O                                      InMux                        662              9172  -5423  RISE       1
I__255/I                                      CascadeMux                     0              9172  -5423  RISE       1
I__255/O                                      CascadeMux                     0              9172  -5423  RISE       1
uart.timer_Count_RNIQ9BL_0_LC_14_19_4/in2     LogicCell40_SEQ_MODE_0000      0              9172  -5423  RISE       1
uart.timer_Count_RNIQ9BL_0_LC_14_19_4/ltout   LogicCell40_SEQ_MODE_0000    781              9953  -5423  FALL       1
I__160/I                                      CascadeMux                     0              9953  -5423  FALL       1
I__160/O                                      CascadeMux                     0              9953  -5423  FALL       1
uart.timer_Count_RNIICSG1_6_LC_14_19_5/in2    LogicCell40_SEQ_MODE_0000      0              9953  -5423  FALL       1
uart.timer_Count_RNIICSG1_6_LC_14_19_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11132  -5423  RISE       1
I__177/I                                      LocalMux                       0             11132  -5423  RISE       1
I__177/O                                      LocalMux                    1099             12231  -5423  RISE       1
I__178/I                                      InMux                          0             12231  -5423  RISE       1
I__178/O                                      InMux                        662             12894  -5423  RISE       1
uart.timer_Count_RNI9BTG2_6_LC_15_18_2/in3    LogicCell40_SEQ_MODE_0000      0             12894  -5423  RISE       1
uart.timer_Count_RNI9BTG2_6_LC_15_18_2/lcout  LogicCell40_SEQ_MODE_0000    861             13755  -5423  RISE       7
I__505/I                                      LocalMux                       0             13755  -2616  RISE       1
I__505/O                                      LocalMux                    1099             14854  -2616  RISE       1
I__512/I                                      InMux                          0             14854  -2616  RISE       1
I__512/O                                      InMux                        662             15516  -2616  RISE       1
uart.data_Aux_esr_RNO_0_5_LC_16_19_2/in3      LogicCell40_SEQ_MODE_0000      0             15516  -2616  RISE       1
uart.data_Aux_esr_RNO_0_5_LC_16_19_2/ltout    LogicCell40_SEQ_MODE_0000    609             16125  -2616  FALL       1
I__501/I                                      CascadeMux                     0             16125  -2616  FALL       1
I__501/O                                      CascadeMux                     0             16125  -2616  FALL       1
uart.data_Aux_esr_RNO_5_LC_16_19_3/in2        LogicCell40_SEQ_MODE_0000      0             16125  -2616  FALL       1
uart.data_Aux_esr_RNO_5_LC_16_19_3/lcout      LogicCell40_SEQ_MODE_0000   1179             17304  -2616  RISE       1
I__495/I                                      LocalMux                       0             17304  -2616  RISE       1
I__495/O                                      LocalMux                    1099             18403  -2616  RISE       1
I__496/I                                      CEMux                          0             18403  -2616  RISE       1
I__496/O                                      CEMux                        702             19105  -2616  RISE       1
uart.data_Aux_esr_5_LC_16_20_3/ce             LogicCell40_SEQ_MODE_1000      0             19105  -2616  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__612/I                                                 ClkMux                         0              5132  RISE       1
I__612/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_5_LC_16_20_3/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.data_esr_7_LC_17_18_7/sr
Capture Clock    : uart.data_esr_7_LC_17_18_7/clk
Setup Constraint : 10470p
Path slack       : -2298p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10848
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18258
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/ltout  LogicCell40_SEQ_MODE_0000    901             13079  -2788  FALL       1
I__439/I                                           CascadeMux                     0             13079  -2788  FALL       1
I__439/O                                           CascadeMux                     0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in2               LogicCell40_SEQ_MODE_0000      0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14258  -2788  RISE       9
I__673/I                                           Odrv12                         0             14258  -2298  RISE       1
I__673/O                                           Odrv12                      1073             15331  -2298  RISE       1
I__676/I                                           Sp12to4                        0             15331  -2298  RISE       1
I__676/O                                           Sp12to4                      596             15927  -2298  RISE       1
I__678/I                                           Span4Mux_v                     0             15927  -2298  RISE       1
I__678/O                                           Span4Mux_v                   596             16523  -2298  RISE       1
I__679/I                                           LocalMux                       0             16523  -2298  RISE       1
I__679/O                                           LocalMux                    1099             17622  -2298  RISE       1
I__680/I                                           SRMux                          0             17622  -2298  RISE       1
I__680/O                                           SRMux                        636             18258  -2298  RISE       1
uart.data_esr_7_LC_17_18_7/sr                      LogicCell40_SEQ_MODE_1000      0             18258  -2298  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_17_18_7/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.data_esr_6_LC_17_18_6/sr
Capture Clock    : uart.data_esr_6_LC_17_18_6/clk
Setup Constraint : 10470p
Path slack       : -2298p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10848
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18258
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/ltout  LogicCell40_SEQ_MODE_0000    901             13079  -2788  FALL       1
I__439/I                                           CascadeMux                     0             13079  -2788  FALL       1
I__439/O                                           CascadeMux                     0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in2               LogicCell40_SEQ_MODE_0000      0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14258  -2788  RISE       9
I__673/I                                           Odrv12                         0             14258  -2298  RISE       1
I__673/O                                           Odrv12                      1073             15331  -2298  RISE       1
I__676/I                                           Sp12to4                        0             15331  -2298  RISE       1
I__676/O                                           Sp12to4                      596             15927  -2298  RISE       1
I__678/I                                           Span4Mux_v                     0             15927  -2298  RISE       1
I__678/O                                           Span4Mux_v                   596             16523  -2298  RISE       1
I__679/I                                           LocalMux                       0             16523  -2298  RISE       1
I__679/O                                           LocalMux                    1099             17622  -2298  RISE       1
I__680/I                                           SRMux                          0             17622  -2298  RISE       1
I__680/O                                           SRMux                        636             18258  -2298  RISE       1
uart.data_esr_6_LC_17_18_6/sr                      LogicCell40_SEQ_MODE_1000      0             18258  -2298  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_17_18_6/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.data_esr_5_LC_17_18_5/sr
Capture Clock    : uart.data_esr_5_LC_17_18_5/clk
Setup Constraint : 10470p
Path slack       : -2298p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10848
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18258
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/ltout  LogicCell40_SEQ_MODE_0000    901             13079  -2788  FALL       1
I__439/I                                           CascadeMux                     0             13079  -2788  FALL       1
I__439/O                                           CascadeMux                     0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in2               LogicCell40_SEQ_MODE_0000      0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14258  -2788  RISE       9
I__673/I                                           Odrv12                         0             14258  -2298  RISE       1
I__673/O                                           Odrv12                      1073             15331  -2298  RISE       1
I__676/I                                           Sp12to4                        0             15331  -2298  RISE       1
I__676/O                                           Sp12to4                      596             15927  -2298  RISE       1
I__678/I                                           Span4Mux_v                     0             15927  -2298  RISE       1
I__678/O                                           Span4Mux_v                   596             16523  -2298  RISE       1
I__679/I                                           LocalMux                       0             16523  -2298  RISE       1
I__679/O                                           LocalMux                    1099             17622  -2298  RISE       1
I__680/I                                           SRMux                          0             17622  -2298  RISE       1
I__680/O                                           SRMux                        636             18258  -2298  RISE       1
uart.data_esr_5_LC_17_18_5/sr                      LogicCell40_SEQ_MODE_1000      0             18258  -2298  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_17_18_5/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.data_esr_3_LC_17_18_3/sr
Capture Clock    : uart.data_esr_3_LC_17_18_3/clk
Setup Constraint : 10470p
Path slack       : -2298p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10848
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18258
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/ltout  LogicCell40_SEQ_MODE_0000    901             13079  -2788  FALL       1
I__439/I                                           CascadeMux                     0             13079  -2788  FALL       1
I__439/O                                           CascadeMux                     0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in2               LogicCell40_SEQ_MODE_0000      0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14258  -2788  RISE       9
I__673/I                                           Odrv12                         0             14258  -2298  RISE       1
I__673/O                                           Odrv12                      1073             15331  -2298  RISE       1
I__676/I                                           Sp12to4                        0             15331  -2298  RISE       1
I__676/O                                           Sp12to4                      596             15927  -2298  RISE       1
I__678/I                                           Span4Mux_v                     0             15927  -2298  RISE       1
I__678/O                                           Span4Mux_v                   596             16523  -2298  RISE       1
I__679/I                                           LocalMux                       0             16523  -2298  RISE       1
I__679/O                                           LocalMux                    1099             17622  -2298  RISE       1
I__680/I                                           SRMux                          0             17622  -2298  RISE       1
I__680/O                                           SRMux                        636             18258  -2298  RISE       1
uart.data_esr_3_LC_17_18_3/sr                      LogicCell40_SEQ_MODE_1000      0             18258  -2298  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_17_18_3/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.data_esr_2_LC_17_18_2/sr
Capture Clock    : uart.data_esr_2_LC_17_18_2/clk
Setup Constraint : 10470p
Path slack       : -2298p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10848
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18258
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/ltout  LogicCell40_SEQ_MODE_0000    901             13079  -2788  FALL       1
I__439/I                                           CascadeMux                     0             13079  -2788  FALL       1
I__439/O                                           CascadeMux                     0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in2               LogicCell40_SEQ_MODE_0000      0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14258  -2788  RISE       9
I__673/I                                           Odrv12                         0             14258  -2298  RISE       1
I__673/O                                           Odrv12                      1073             15331  -2298  RISE       1
I__676/I                                           Sp12to4                        0             15331  -2298  RISE       1
I__676/O                                           Sp12to4                      596             15927  -2298  RISE       1
I__678/I                                           Span4Mux_v                     0             15927  -2298  RISE       1
I__678/O                                           Span4Mux_v                   596             16523  -2298  RISE       1
I__679/I                                           LocalMux                       0             16523  -2298  RISE       1
I__679/O                                           LocalMux                    1099             17622  -2298  RISE       1
I__680/I                                           SRMux                          0             17622  -2298  RISE       1
I__680/O                                           SRMux                        636             18258  -2298  RISE       1
uart.data_esr_2_LC_17_18_2/sr                      LogicCell40_SEQ_MODE_1000      0             18258  -2298  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_17_18_2/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.data_esr_1_LC_17_18_1/sr
Capture Clock    : uart.data_esr_1_LC_17_18_1/clk
Setup Constraint : 10470p
Path slack       : -2298p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10848
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18258
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/ltout  LogicCell40_SEQ_MODE_0000    901             13079  -2788  FALL       1
I__439/I                                           CascadeMux                     0             13079  -2788  FALL       1
I__439/O                                           CascadeMux                     0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in2               LogicCell40_SEQ_MODE_0000      0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14258  -2788  RISE       9
I__673/I                                           Odrv12                         0             14258  -2298  RISE       1
I__673/O                                           Odrv12                      1073             15331  -2298  RISE       1
I__676/I                                           Sp12to4                        0             15331  -2298  RISE       1
I__676/O                                           Sp12to4                      596             15927  -2298  RISE       1
I__678/I                                           Span4Mux_v                     0             15927  -2298  RISE       1
I__678/O                                           Span4Mux_v                   596             16523  -2298  RISE       1
I__679/I                                           LocalMux                       0             16523  -2298  RISE       1
I__679/O                                           LocalMux                    1099             17622  -2298  RISE       1
I__680/I                                           SRMux                          0             17622  -2298  RISE       1
I__680/O                                           SRMux                        636             18258  -2298  RISE       1
uart.data_esr_1_LC_17_18_1/sr                      LogicCell40_SEQ_MODE_1000      0             18258  -2298  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_1_LC_17_18_1/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.data_esr_0_LC_17_18_0/sr
Capture Clock    : uart.data_esr_0_LC_17_18_0/clk
Setup Constraint : 10470p
Path slack       : -2298p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10848
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18258
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/ltout  LogicCell40_SEQ_MODE_0000    901             13079  -2788  FALL       1
I__439/I                                           CascadeMux                     0             13079  -2788  FALL       1
I__439/O                                           CascadeMux                     0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in2               LogicCell40_SEQ_MODE_0000      0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14258  -2788  RISE       9
I__673/I                                           Odrv12                         0             14258  -2298  RISE       1
I__673/O                                           Odrv12                      1073             15331  -2298  RISE       1
I__676/I                                           Sp12to4                        0             15331  -2298  RISE       1
I__676/O                                           Sp12to4                      596             15927  -2298  RISE       1
I__678/I                                           Span4Mux_v                     0             15927  -2298  RISE       1
I__678/O                                           Span4Mux_v                   596             16523  -2298  RISE       1
I__679/I                                           LocalMux                       0             16523  -2298  RISE       1
I__679/O                                           LocalMux                    1099             17622  -2298  RISE       1
I__680/I                                           SRMux                          0             17622  -2298  RISE       1
I__680/O                                           SRMux                        636             18258  -2298  RISE       1
uart.data_esr_0_LC_17_18_0/sr                      LogicCell40_SEQ_MODE_1000      0             18258  -2298  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_0_LC_17_18_0/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.data_esr_4_LC_17_19_5/sr
Capture Clock    : uart.data_esr_4_LC_17_19_5/clk
Setup Constraint : 10470p
Path slack       : -1106p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9656
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         17066
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/ltout  LogicCell40_SEQ_MODE_0000    901             13079  -2788  FALL       1
I__439/I                                           CascadeMux                     0             13079  -2788  FALL       1
I__439/O                                           CascadeMux                     0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in2               LogicCell40_SEQ_MODE_0000      0             13079  -2788  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14258  -2788  RISE       9
I__673/I                                           Odrv12                         0             14258  -2298  RISE       1
I__673/O                                           Odrv12                      1073             15331  -2298  RISE       1
I__675/I                                           LocalMux                       0             15331  -1106  RISE       1
I__675/O                                           LocalMux                    1099             16430  -1106  RISE       1
I__677/I                                           SRMux                          0             16430  -1106  RISE       1
I__677/O                                           SRMux                        636             17066  -1106  RISE       1
uart.data_esr_4_LC_17_19_5/sr                      LogicCell40_SEQ_MODE_1000      0             17066  -1106  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__617/I                                                 ClkMux                         0              5132  RISE       1
I__617/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_17_19_5/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.data_rdy_LC_15_21_3/in1
Capture Clock    : uart.data_rdy_LC_15_21_3/clk
Setup Constraint : 10470p
Path slack       : -351p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8371
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15781
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/lcout  LogicCell40_SEQ_MODE_0000   1245             13423  -5397  RISE       3
I__441/I                                           Odrv4                          0             13423   -351  RISE       1
I__441/O                                           Odrv4                        596             14019   -351  RISE       1
I__444/I                                           LocalMux                       0             14019   -351  RISE       1
I__444/O                                           LocalMux                    1099             15119   -351  RISE       1
I__447/I                                           InMux                          0             15119   -351  RISE       1
I__447/O                                           InMux                        662             15781   -351  RISE       1
uart.data_rdy_LC_15_21_3/in1                       LogicCell40_SEQ_MODE_1000      0             15781   -351  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__605/I                                                 ClkMux                         0              5132  RISE       1
I__605/O                                                 ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_15_21_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_15_19_6/lcout
Path End         : uart.state_3_LC_14_19_1/in1
Capture Clock    : uart.state_3_LC_14_19_1/clk
Setup Constraint : 10470p
Path slack       : -205p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8225
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15635
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_15_19_6/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_15_19_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5026  RISE       8
I__365/I                                      LocalMux                       0              7410  -2695  RISE       1
I__365/O                                      LocalMux                    1099              8510  -2695  RISE       1
I__372/I                                      InMux                          0              8510  -2695  RISE       1
I__372/O                                      InMux                        662              9172  -2695  RISE       1
uart.timer_Count_RNIQ1101_3_LC_14_18_1/in0    LogicCell40_SEQ_MODE_0000      0              9172  -2695  RISE       1
uart.timer_Count_RNIQ1101_3_LC_14_18_1/ltout  LogicCell40_SEQ_MODE_0000    901             10073   -205  FALL       1
I__141/I                                      CascadeMux                     0             10073   -205  FALL       1
I__141/O                                      CascadeMux                     0             10073   -205  FALL       1
uart.timer_Count_RNITC202_6_LC_14_18_2/in2    LogicCell40_SEQ_MODE_0000      0             10073   -205  FALL       1
uart.timer_Count_RNITC202_6_LC_14_18_2/lcout  LogicCell40_SEQ_MODE_0000   1179             11251   -205  RISE       1
I__139/I                                      LocalMux                       0             11251   -205  RISE       1
I__139/O                                      LocalMux                    1099             12351   -205  RISE       1
I__140/I                                      InMux                          0             12351   -205  RISE       1
I__140/O                                      InMux                        662             13013   -205  RISE       1
uart.timer_Count_RNIBAKE2_6_LC_14_18_0/in3    LogicCell40_SEQ_MODE_0000      0             13013   -205  RISE       1
uart.timer_Count_RNIBAKE2_6_LC_14_18_0/lcout  LogicCell40_SEQ_MODE_0000    861             13874   -205  RISE       2
I__179/I                                      LocalMux                       0             13874   -205  RISE       1
I__179/O                                      LocalMux                    1099             14973   -205  RISE       1
I__181/I                                      InMux                          0             14973   -205  RISE       1
I__181/O                                      InMux                        662             15635   -205  RISE       1
uart.state_3_LC_14_19_1/in1                   LogicCell40_SEQ_MODE_1000      0             15635   -205  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_15_19_6/lcout
Path End         : uart.state_4_LC_15_18_1/in1
Capture Clock    : uart.state_4_LC_15_18_1/clk
Setup Constraint : 10470p
Path slack       : -205p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8225
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15635
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_15_19_6/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_15_19_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5026  RISE       8
I__365/I                                      LocalMux                       0              7410  -2695  RISE       1
I__365/O                                      LocalMux                    1099              8510  -2695  RISE       1
I__372/I                                      InMux                          0              8510  -2695  RISE       1
I__372/O                                      InMux                        662              9172  -2695  RISE       1
uart.timer_Count_RNIQ1101_3_LC_14_18_1/in0    LogicCell40_SEQ_MODE_0000      0              9172  -2695  RISE       1
uart.timer_Count_RNIQ1101_3_LC_14_18_1/ltout  LogicCell40_SEQ_MODE_0000    901             10073   -205  FALL       1
I__141/I                                      CascadeMux                     0             10073   -205  FALL       1
I__141/O                                      CascadeMux                     0             10073   -205  FALL       1
uart.timer_Count_RNITC202_6_LC_14_18_2/in2    LogicCell40_SEQ_MODE_0000      0             10073   -205  FALL       1
uart.timer_Count_RNITC202_6_LC_14_18_2/lcout  LogicCell40_SEQ_MODE_0000   1179             11251   -205  RISE       1
I__139/I                                      LocalMux                       0             11251   -205  RISE       1
I__139/O                                      LocalMux                    1099             12351   -205  RISE       1
I__140/I                                      InMux                          0             12351   -205  RISE       1
I__140/O                                      InMux                        662             13013   -205  RISE       1
uart.timer_Count_RNIBAKE2_6_LC_14_18_0/in3    LogicCell40_SEQ_MODE_0000      0             13013   -205  RISE       1
uart.timer_Count_RNIBAKE2_6_LC_14_18_0/lcout  LogicCell40_SEQ_MODE_0000    861             13874   -205  RISE       2
I__180/I                                      LocalMux                       0             13874   -205  RISE       1
I__180/O                                      LocalMux                    1099             14973   -205  RISE       1
I__182/I                                      InMux                          0             14973   -205  RISE       1
I__182/O                                      InMux                        662             15635   -205  RISE       1
uart.state_4_LC_15_18_1/in1                   LogicCell40_SEQ_MODE_1000      0             15635   -205  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.state_4_LC_15_18_1/in0
Capture Clock    : uart.state_4_LC_15_18_1/clk
Setup Constraint : 10470p
Path slack       : 73p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15258

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__218/I                                           LocalMux                       0              7410  -5397  RISE       1
I__218/O                                           LocalMux                    1099              8510  -5397  RISE       1
I__225/I                                           InMux                          0              8510  -5397  RISE       1
I__225/O                                           InMux                        662              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/in0     LogicCell40_SEQ_MODE_0000      0              9172  -5397  RISE       1
uart.timer_Count_6_rep1_RNI1B4S_LC_15_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             10417  -5397  RISE       1
I__454/I                                           LocalMux                       0             10417  -5397  RISE       1
I__454/O                                           LocalMux                    1099             11516  -5397  RISE       1
I__455/I                                           InMux                          0             11516  -5397  RISE       1
I__455/O                                           InMux                        662             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in0    LogicCell40_SEQ_MODE_0000      0             12178  -5397  RISE       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/lcout  LogicCell40_SEQ_MODE_0000   1245             13423  -5397  RISE       3
I__442/I                                           LocalMux                       0             13423     73  RISE       1
I__442/O                                           LocalMux                    1099             14523     73  RISE       1
I__445/I                                           InMux                          0             14523     73  RISE       1
I__445/O                                           InMux                        662             15185     73  RISE       1
uart.state_4_LC_15_18_1/in0                        LogicCell40_SEQ_MODE_1000      0             15185     73  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_1_LC_13_17_2/lcout
Path End         : uart.bit_Count_2_LC_13_18_4/in1
Capture Clock    : uart.bit_Count_2_LC_13_18_4/clk
Setup Constraint : 10470p
Path slack       : 629p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7391
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14801
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__609/I                                                 ClkMux                         0              5132  RISE       1
I__609/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_13_17_2/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_1_LC_13_17_2/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   -655  RISE      12
I__392/I                                   LocalMux                       0              7410    311  RISE       1
I__392/O                                   LocalMux                    1099              8510    311  RISE       1
I__396/I                                   InMux                          0              8510    311  RISE       1
I__396/O                                   InMux                        662              9172    311  RISE       1
uart.bit_Count_RNIETHE_2_LC_14_18_6/in0    LogicCell40_SEQ_MODE_0000      0              9172    311  RISE       1
uart.bit_Count_RNIETHE_2_LC_14_18_6/lcout  LogicCell40_SEQ_MODE_0000   1245             10417    311  RISE       2
I__130/I                                   LocalMux                       0             10417    311  RISE       1
I__130/O                                   LocalMux                    1099             11516    311  RISE       1
I__132/I                                   InMux                          0             11516    629  RISE       1
I__132/O                                   InMux                        662             12178    629  RISE       1
uart.state_RNIBLJS1_3_LC_14_18_4/in3       LogicCell40_SEQ_MODE_0000      0             12178    629  RISE       1
uart.state_RNIBLJS1_3_LC_14_18_4/lcout     LogicCell40_SEQ_MODE_0000    861             13039    629  RISE       2
I__134/I                                   LocalMux                       0             13039    629  RISE       1
I__134/O                                   LocalMux                    1099             14139    629  RISE       1
I__136/I                                   InMux                          0             14139    629  RISE       1
I__136/O                                   InMux                        662             14801    629  RISE       1
uart.bit_Count_2_LC_13_18_4/in1            LogicCell40_SEQ_MODE_1000      0             14801    629  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__606/I                                                 ClkMux                         0              5132  RISE       1
I__606/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_13_18_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_1_LC_13_17_2/lcout
Path End         : uart.bit_Count_1_LC_13_17_2/in1
Capture Clock    : uart.bit_Count_1_LC_13_17_2/clk
Setup Constraint : 10470p
Path slack       : 629p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7391
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14801
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__609/I                                                 ClkMux                         0              5132  RISE       1
I__609/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_13_17_2/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_1_LC_13_17_2/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   -655  RISE      12
I__392/I                                   LocalMux                       0              7410    311  RISE       1
I__392/O                                   LocalMux                    1099              8510    311  RISE       1
I__396/I                                   InMux                          0              8510    311  RISE       1
I__396/O                                   InMux                        662              9172    311  RISE       1
uart.bit_Count_RNIETHE_2_LC_14_18_6/in0    LogicCell40_SEQ_MODE_0000      0              9172    311  RISE       1
uart.bit_Count_RNIETHE_2_LC_14_18_6/lcout  LogicCell40_SEQ_MODE_0000   1245             10417    311  RISE       2
I__130/I                                   LocalMux                       0             10417    311  RISE       1
I__130/O                                   LocalMux                    1099             11516    311  RISE       1
I__132/I                                   InMux                          0             11516    629  RISE       1
I__132/O                                   InMux                        662             12178    629  RISE       1
uart.state_RNIBLJS1_3_LC_14_18_4/in3       LogicCell40_SEQ_MODE_0000      0             12178    629  RISE       1
uart.state_RNIBLJS1_3_LC_14_18_4/lcout     LogicCell40_SEQ_MODE_0000    861             13039    629  RISE       2
I__135/I                                   LocalMux                       0             13039    629  RISE       1
I__135/O                                   LocalMux                    1099             14139    629  RISE       1
I__137/I                                   InMux                          0             14139    629  RISE       1
I__137/O                                   InMux                        662             14801    629  RISE       1
uart.bit_Count_1_LC_13_17_2/in1            LogicCell40_SEQ_MODE_1000      0             14801    629  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__609/I                                                 ClkMux                         0              5132  RISE       1
I__609/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_13_17_2/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_15_20_2/lcout
Path End         : uart.bit_Count_1_LC_13_17_2/in0
Capture Clock    : uart.bit_Count_1_LC_13_17_2/clk
Setup Constraint : 10470p
Path slack       : 1053p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15258

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6795
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14205
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_15_20_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5013  RISE      15
I__299/I                                      LocalMux                       0              7410   1053  RISE       1
I__299/O                                      LocalMux                    1099              8510   1053  RISE       1
I__308/I                                      InMux                          0              8510   1053  RISE       1
I__308/O                                      InMux                        662              9172   1053  RISE       1
uart.timer_Count_RNIHJ661_3_LC_15_20_3/in0    LogicCell40_SEQ_MODE_0000      0              9172   1053  RISE       1
uart.timer_Count_RNIHJ661_3_LC_15_20_3/ltout  LogicCell40_SEQ_MODE_0000    901             10073   1053  FALL       1
I__320/I                                      CascadeMux                     0             10073   1053  FALL       1
I__320/O                                      CascadeMux                     0             10073   1053  FALL       1
uart.timer_Count_RNI6JN12_4_LC_15_20_4/in2    LogicCell40_SEQ_MODE_0000      0             10073   1053  FALL       1
uart.timer_Count_RNI6JN12_4_LC_15_20_4/lcout  LogicCell40_SEQ_MODE_0000   1179             11251   1053  RISE       3
I__286/I                                      Odrv4                          0             11251   1053  RISE       1
I__286/O                                      Odrv4                        596             11847   1053  RISE       1
I__288/I                                      Span4Mux_v                     0             11847   1053  RISE       1
I__288/O                                      Span4Mux_v                   596             12443   1053  RISE       1
I__290/I                                      LocalMux                       0             12443   1053  RISE       1
I__290/O                                      LocalMux                    1099             13543   1053  RISE       1
I__293/I                                      InMux                          0             13543   1053  RISE       1
I__293/O                                      InMux                        662             14205   1053  RISE       1
uart.bit_Count_1_LC_13_17_2/in0               LogicCell40_SEQ_MODE_1000      0             14205   1053  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__609/I                                                 ClkMux                         0              5132  RISE       1
I__609/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_13_17_2/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_15_20_2/lcout
Path End         : uart.bit_Count_2_LC_13_18_4/in0
Capture Clock    : uart.bit_Count_2_LC_13_18_4/clk
Setup Constraint : 10470p
Path slack       : 1053p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15258

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6795
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14205
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_15_20_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5013  RISE      15
I__299/I                                      LocalMux                       0              7410   1053  RISE       1
I__299/O                                      LocalMux                    1099              8510   1053  RISE       1
I__308/I                                      InMux                          0              8510   1053  RISE       1
I__308/O                                      InMux                        662              9172   1053  RISE       1
uart.timer_Count_RNIHJ661_3_LC_15_20_3/in0    LogicCell40_SEQ_MODE_0000      0              9172   1053  RISE       1
uart.timer_Count_RNIHJ661_3_LC_15_20_3/ltout  LogicCell40_SEQ_MODE_0000    901             10073   1053  FALL       1
I__320/I                                      CascadeMux                     0             10073   1053  FALL       1
I__320/O                                      CascadeMux                     0             10073   1053  FALL       1
uart.timer_Count_RNI6JN12_4_LC_15_20_4/in2    LogicCell40_SEQ_MODE_0000      0             10073   1053  FALL       1
uart.timer_Count_RNI6JN12_4_LC_15_20_4/lcout  LogicCell40_SEQ_MODE_0000   1179             11251   1053  RISE       3
I__286/I                                      Odrv4                          0             11251   1053  RISE       1
I__286/O                                      Odrv4                        596             11847   1053  RISE       1
I__288/I                                      Span4Mux_v                     0             11847   1053  RISE       1
I__288/O                                      Span4Mux_v                   596             12443   1053  RISE       1
I__291/I                                      LocalMux                       0             12443   1053  RISE       1
I__291/O                                      LocalMux                    1099             13543   1053  RISE       1
I__294/I                                      InMux                          0             13543   1053  RISE       1
I__294/O                                      InMux                        662             14205   1053  RISE       1
uart.bit_Count_2_LC_13_18_4/in0               LogicCell40_SEQ_MODE_1000      0             14205   1053  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__606/I                                                 ClkMux                         0              5132  RISE       1
I__606/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_13_18_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_15_20_2/lcout
Path End         : uart.bit_Count_0_LC_14_18_5/in1
Capture Clock    : uart.bit_Count_0_LC_14_18_5/clk
Setup Constraint : 10470p
Path slack       : 1305p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6715
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14125
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_15_20_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5013  RISE      15
I__299/I                                      LocalMux                       0              7410   1053  RISE       1
I__299/O                                      LocalMux                    1099              8510   1053  RISE       1
I__308/I                                      InMux                          0              8510   1053  RISE       1
I__308/O                                      InMux                        662              9172   1053  RISE       1
uart.timer_Count_RNIHJ661_3_LC_15_20_3/in0    LogicCell40_SEQ_MODE_0000      0              9172   1053  RISE       1
uart.timer_Count_RNIHJ661_3_LC_15_20_3/ltout  LogicCell40_SEQ_MODE_0000    901             10073   1053  FALL       1
I__320/I                                      CascadeMux                     0             10073   1053  FALL       1
I__320/O                                      CascadeMux                     0             10073   1053  FALL       1
uart.timer_Count_RNI6JN12_4_LC_15_20_4/in2    LogicCell40_SEQ_MODE_0000      0             10073   1053  FALL       1
uart.timer_Count_RNI6JN12_4_LC_15_20_4/lcout  LogicCell40_SEQ_MODE_0000   1179             11251   1053  RISE       3
I__287/I                                      Odrv4                          0             11251   1305  RISE       1
I__287/O                                      Odrv4                        596             11847   1305  RISE       1
I__289/I                                      Span4Mux_h                     0             11847   1305  RISE       1
I__289/O                                      Span4Mux_h                   517             12364   1305  RISE       1
I__292/I                                      LocalMux                       0             12364   1305  RISE       1
I__292/O                                      LocalMux                    1099             13463   1305  RISE       1
I__295/I                                      InMux                          0             13463   1305  RISE       1
I__295/O                                      InMux                        662             14125   1305  RISE       1
uart.bit_Count_0_LC_14_18_5/in1               LogicCell40_SEQ_MODE_1000      0             14125   1305  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__610/I                                                 ClkMux                         0              5132  RISE       1
I__610/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_14_18_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_14_19_1/lcout
Path End         : uart.data_Aux_esr_5_LC_16_20_3/sr
Capture Clock    : uart.data_Aux_esr_5_LC_16_20_3/clk
Setup Constraint : 10470p
Path slack       : 1490p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7060
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14470
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_14_19_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -2192  RISE      13
I__325/I                               Odrv4                          0              7410   -973  RISE       1
I__325/O                               Odrv4                        596              8006   -973  RISE       1
I__336/I                               LocalMux                       0              8006   -973  RISE       1
I__336/O                               LocalMux                    1099              9106   -973  RISE       1
I__347/I                               InMux                          0              9106   -973  RISE       1
I__347/O                               InMux                        662              9768   -973  RISE       1
uart.state_RNID2BC_3_LC_15_17_5/in1    LogicCell40_SEQ_MODE_0000      0              9768   -973  RISE       1
uart.state_RNID2BC_3_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10947   -973  RISE      15
I__571/I                               Odrv4                          0             10947   1490  RISE       1
I__571/O                               Odrv4                        596             11543   1490  RISE       1
I__582/I                               Span4Mux_v                     0             11543   1490  RISE       1
I__582/O                               Span4Mux_v                   596             12139   1490  RISE       1
I__590/I                               Span4Mux_v                     0             12139   1490  RISE       1
I__590/O                               Span4Mux_v                   596             12735   1490  RISE       1
I__593/I                               LocalMux                       0             12735   1490  RISE       1
I__593/O                               LocalMux                    1099             13834   1490  RISE       1
I__595/I                               SRMux                          0             13834   1490  RISE       1
I__595/O                               SRMux                        636             14470   1490  RISE       1
uart.data_Aux_esr_5_LC_16_20_3/sr      LogicCell40_SEQ_MODE_1000      0             14470   1490  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__612/I                                                 ClkMux                         0              5132  RISE       1
I__612/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_5_LC_16_20_3/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_14_19_1/lcout
Path End         : uart.data_Aux_esr_6_LC_17_20_0/sr
Capture Clock    : uart.data_Aux_esr_6_LC_17_20_0/clk
Setup Constraint : 10470p
Path slack       : 1490p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7060
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14470
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_14_19_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -2192  RISE      13
I__325/I                               Odrv4                          0              7410   -973  RISE       1
I__325/O                               Odrv4                        596              8006   -973  RISE       1
I__336/I                               LocalMux                       0              8006   -973  RISE       1
I__336/O                               LocalMux                    1099              9106   -973  RISE       1
I__347/I                               InMux                          0              9106   -973  RISE       1
I__347/O                               InMux                        662              9768   -973  RISE       1
uart.state_RNID2BC_3_LC_15_17_5/in1    LogicCell40_SEQ_MODE_0000      0              9768   -973  RISE       1
uart.state_RNID2BC_3_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10947   -973  RISE      15
I__571/I                               Odrv4                          0             10947   1490  RISE       1
I__571/O                               Odrv4                        596             11543   1490  RISE       1
I__582/I                               Span4Mux_v                     0             11543   1490  RISE       1
I__582/O                               Span4Mux_v                   596             12139   1490  RISE       1
I__590/I                               Span4Mux_v                     0             12139   1490  RISE       1
I__590/O                               Span4Mux_v                   596             12735   1490  RISE       1
I__594/I                               LocalMux                       0             12735   1490  RISE       1
I__594/O                               LocalMux                    1099             13834   1490  RISE       1
I__596/I                               SRMux                          0             13834   1490  RISE       1
I__596/O                               SRMux                        636             14470   1490  RISE       1
uart.data_Aux_esr_6_LC_17_20_0/sr      LogicCell40_SEQ_MODE_1000      0             14470   1490  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__615/I                                                 ClkMux                         0              5132  RISE       1
I__615/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_6_LC_17_20_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.bit_Count_2_LC_13_18_4/in2
Capture Clock    : uart.bit_Count_2_LC_13_18_4/clk
Setup Constraint : 10470p
Path slack       : 1967p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -861
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15629

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6252
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13662
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -4642  RISE      14
I__417/I                                 Odrv4                          0              7410   1967  RISE       1
I__417/O                                 Odrv4                        596              8006   1967  RISE       1
I__425/I                                 LocalMux                       0              8006   1967  RISE       1
I__425/O                                 LocalMux                    1099              9106   1967  RISE       1
I__430/I                                 InMux                          0              9106   1967  RISE       1
I__430/O                                 InMux                        662              9768   1967  RISE       1
uart.bit_Count_RNO_2_2_LC_13_18_6/in0    LogicCell40_SEQ_MODE_0000      0              9768   1967  RISE       1
uart.bit_Count_RNO_2_2_LC_13_18_6/lcout  LogicCell40_SEQ_MODE_0000   1245             11013   1967  RISE       1
I__105/I                                 LocalMux                       0             11013   1967  RISE       1
I__105/O                                 LocalMux                    1099             12112   1967  RISE       1
I__106/I                                 InMux                          0             12112   1967  RISE       1
I__106/O                                 InMux                        662             12774   1967  RISE       1
uart.bit_Count_RNO_0_2_LC_13_18_3/in1    LogicCell40_SEQ_MODE_0000      0             12774   1967  RISE       1
uart.bit_Count_RNO_0_2_LC_13_18_3/ltout  LogicCell40_SEQ_MODE_0000    887             13662   1967  FALL       1
I__107/I                                 CascadeMux                     0             13662   1967  FALL       1
I__107/O                                 CascadeMux                     0             13662   1967  FALL       1
uart.bit_Count_2_LC_13_18_4/in2          LogicCell40_SEQ_MODE_1000      0             13662   1967  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__606/I                                                 ClkMux                         0              5132  RISE       1
I__606/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_13_18_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_LC_14_20_1/lcout
Path End         : uart.bit_Count_1_LC_13_17_2/in2
Capture Clock    : uart.bit_Count_1_LC_13_17_2/clk
Setup Constraint : 10470p
Path slack       : 1967p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -861
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15629

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6252
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13662
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_14_20_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_LC_14_20_1/lcout      LogicCell40_SEQ_MODE_1000   1391              7410  -4708  RISE       8
I__146/I                                 Odrv4                          0              7410    100  RISE       1
I__146/O                                 Odrv4                        596              8006    100  RISE       1
I__151/I                                 LocalMux                       0              8006   1967  RISE       1
I__151/O                                 LocalMux                    1099              9106   1967  RISE       1
I__158/I                                 InMux                          0              9106   1967  RISE       1
I__158/O                                 InMux                        662              9768   1967  RISE       1
uart.bit_Count_RNO_1_1_LC_13_18_7/in0    LogicCell40_SEQ_MODE_0000      0              9768   1967  RISE       1
uart.bit_Count_RNO_1_1_LC_13_18_7/lcout  LogicCell40_SEQ_MODE_0000   1245             11013   1967  RISE       1
I__103/I                                 LocalMux                       0             11013   1967  RISE       1
I__103/O                                 LocalMux                    1099             12112   1967  RISE       1
I__104/I                                 InMux                          0             12112   1967  RISE       1
I__104/O                                 InMux                        662             12774   1967  RISE       1
uart.bit_Count_RNO_0_1_LC_13_17_1/in1    LogicCell40_SEQ_MODE_0000      0             12774   1967  RISE       1
uart.bit_Count_RNO_0_1_LC_13_17_1/ltout  LogicCell40_SEQ_MODE_0000    887             13662   1967  FALL       1
I__109/I                                 CascadeMux                     0             13662   1967  FALL       1
I__109/O                                 CascadeMux                     0             13662   1967  FALL       1
uart.bit_Count_1_LC_13_17_2/in2          LogicCell40_SEQ_MODE_1000      0             13662   1967  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__609/I                                                 ClkMux                         0              5132  RISE       1
I__609/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_13_17_2/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_15_19_1/lcout
Path End         : uart.state_3_LC_14_19_1/in0
Capture Clock    : uart.state_3_LC_14_19_1/clk
Setup Constraint : 10470p
Path slack       : 2073p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15258

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_15_19_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5423  RISE       8
I__245/I                             Odrv12                         0              7410   2073  RISE       1
I__245/O                             Odrv12                      1073              8483   2073  RISE       1
I__253/I                             LocalMux                       0              8483   2073  RISE       1
I__253/O                             LocalMux                    1099              9583   2073  RISE       1
I__257/I                             InMux                          0              9583   2073  RISE       1
I__257/O                             InMux                        662             10245   2073  RISE       1
I__258/I                             CascadeMux                     0             10245   2073  RISE       1
I__258/O                             CascadeMux                     0             10245   2073  RISE       1
uart.state_RNO_0_3_LC_13_19_7/in2    LogicCell40_SEQ_MODE_0000      0             10245   2073  RISE       1
uart.state_RNO_0_3_LC_13_19_7/lcout  LogicCell40_SEQ_MODE_0000   1179             11423   2073  RISE       1
I__175/I                             LocalMux                       0             11423   2073  RISE       1
I__175/O                             LocalMux                    1099             12523   2073  RISE       1
I__176/I                             InMux                          0             12523   2073  RISE       1
I__176/O                             InMux                        662             13185   2073  RISE       1
uart.state_3_LC_14_19_1/in0          LogicCell40_SEQ_MODE_1000      0             13185   2073  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_14_19_1/lcout
Path End         : uart.data_Aux_esr_4_LC_17_16_5/sr
Capture Clock    : uart.data_Aux_esr_4_LC_17_16_5/clk
Setup Constraint : 10470p
Path slack       : 2086p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6464
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_14_19_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -2192  RISE      13
I__325/I                               Odrv4                          0              7410   -973  RISE       1
I__325/O                               Odrv4                        596              8006   -973  RISE       1
I__336/I                               LocalMux                       0              8006   -973  RISE       1
I__336/O                               LocalMux                    1099              9106   -973  RISE       1
I__347/I                               InMux                          0              9106   -973  RISE       1
I__347/O                               InMux                        662              9768   -973  RISE       1
uart.state_RNID2BC_3_LC_15_17_5/in1    LogicCell40_SEQ_MODE_0000      0              9768   -973  RISE       1
uart.state_RNID2BC_3_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10947   -973  RISE      15
I__571/I                               Odrv4                          0             10947   1490  RISE       1
I__571/O                               Odrv4                        596             11543   1490  RISE       1
I__582/I                               Span4Mux_v                     0             11543   1490  RISE       1
I__582/O                               Span4Mux_v                   596             12139   1490  RISE       1
I__589/I                               LocalMux                       0             12139   2086  RISE       1
I__589/O                               LocalMux                    1099             13238   2086  RISE       1
I__592/I                               SRMux                          0             13238   2086  RISE       1
I__592/O                               SRMux                        636             13874   2086  RISE       1
uart.data_Aux_esr_4_LC_17_16_5/sr      LogicCell40_SEQ_MODE_1000      0             13874   2086  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__622/I                                                 ClkMux                         0              5132  RISE       1
I__622/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_4_LC_17_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_14_19_1/lcout
Path End         : uart.state_3_LC_14_19_1/in2
Capture Clock    : uart.state_3_LC_14_19_1/clk
Setup Constraint : 10470p
Path slack       : 2140p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15510

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5960
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13370
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_14_19_1/lcout        LogicCell40_SEQ_MODE_1000   1391              7410  -2192  RISE      13
I__322/I                             Odrv4                          0              7410  -2192  RISE       1
I__322/O                             Odrv4                        596              8006  -2192  RISE       1
I__330/I                             LocalMux                       0              8006  -2192  RISE       1
I__330/O                             LocalMux                    1099              9106  -2192  RISE       1
I__341/I                             InMux                          0              9106   2139  RISE       1
I__341/O                             InMux                        662              9768   2139  RISE       1
uart.state_RNO_1_3_LC_13_19_0/in0    LogicCell40_SEQ_MODE_0000      0              9768   2139  RISE       1
uart.state_RNO_1_3_LC_13_19_0/lcout  LogicCell40_SEQ_MODE_0000   1245             11013   2139  RISE       1
I__171/I                             Odrv4                          0             11013   2139  RISE       1
I__171/O                             Odrv4                        596             11609   2139  RISE       1
I__172/I                             LocalMux                       0             11609   2139  RISE       1
I__172/O                             LocalMux                    1099             12708   2139  RISE       1
I__173/I                             InMux                          0             12708   2139  RISE       1
I__173/O                             InMux                        662             13370   2139  RISE       1
I__174/I                             CascadeMux                     0             13370   2139  RISE       1
I__174/O                             CascadeMux                     0             13370   2139  RISE       1
uart.state_3_LC_14_19_1/in2          LogicCell40_SEQ_MODE_1000      0             13370   2139  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_14_19_1/lcout
Path End         : uart.data_Aux_esr_0_LC_17_17_1/sr
Capture Clock    : uart.data_Aux_esr_0_LC_17_17_1/clk
Setup Constraint : 10470p
Path slack       : 2166p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6384
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13794
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_14_19_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -2192  RISE      13
I__325/I                               Odrv4                          0              7410   -973  RISE       1
I__325/O                               Odrv4                        596              8006   -973  RISE       1
I__336/I                               LocalMux                       0              8006   -973  RISE       1
I__336/O                               LocalMux                    1099              9106   -973  RISE       1
I__347/I                               InMux                          0              9106   -973  RISE       1
I__347/O                               InMux                        662              9768   -973  RISE       1
uart.state_RNID2BC_3_LC_15_17_5/in1    LogicCell40_SEQ_MODE_0000      0              9768   -973  RISE       1
uart.state_RNID2BC_3_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10947   -973  RISE      15
I__571/I                               Odrv4                          0             10947   1490  RISE       1
I__571/O                               Odrv4                        596             11543   1490  RISE       1
I__581/I                               Span4Mux_h                     0             11543   2166  RISE       1
I__581/O                               Span4Mux_h                   517             12059   2166  RISE       1
I__588/I                               LocalMux                       0             12059   2166  RISE       1
I__588/O                               LocalMux                    1099             13159   2166  RISE       1
I__591/I                               SRMux                          0             13159   2166  RISE       1
I__591/O                               SRMux                        636             13794   2166  RISE       1
uart.data_Aux_esr_0_LC_17_17_1/sr      LogicCell40_SEQ_MODE_1000      0             13794   2166  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__621/I                                                 ClkMux                         0              5132  RISE       1
I__621/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_0_LC_17_17_1/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_15_19_7/lcout
Path End         : uart.timer_Count_6_LC_14_20_1/in0
Capture Clock    : uart.timer_Count_6_LC_14_20_1/clk
Setup Constraint : 10470p
Path slack       : 2245p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15258

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5603
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13013
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_15_19_7/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_15_19_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -4960  RISE       9
I__352/I                                      LocalMux                       0              7410   1345  RISE       1
I__352/O                                      LocalMux                    1099              8510   1345  RISE       1
I__360/I                                      InMux                          0              8510   2245  RISE       1
I__360/O                                      InMux                        662              9172   2245  RISE       1
uart.timer_Count_RNIMLMA1_1_LC_15_20_0/in0    LogicCell40_SEQ_MODE_0000      0              9172   2245  RISE       1
uart.timer_Count_RNIMLMA1_1_LC_15_20_0/ltout  LogicCell40_SEQ_MODE_0000    901             10073   2245  FALL       1
I__386/I                                      CascadeMux                     0             10073   2245  FALL       1
I__386/O                                      CascadeMux                     0             10073   2245  FALL       1
uart.timer_Count_RNIH8CL1_0_LC_15_20_1/in2    LogicCell40_SEQ_MODE_0000      0             10073   2245  FALL       1
uart.timer_Count_RNIH8CL1_0_LC_15_20_1/lcout  LogicCell40_SEQ_MODE_0000   1179             11251   2245  RISE       4
I__381/I                                      LocalMux                       0             11251   2245  RISE       1
I__381/O                                      LocalMux                    1099             12351   2245  RISE       1
I__382/I                                      InMux                          0             12351   2245  RISE       1
I__382/O                                      InMux                        662             13013   2245  RISE       1
uart.timer_Count_6_LC_14_20_1/in0             LogicCell40_SEQ_MODE_1000      0             13013   2245  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_14_20_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_15_19_7/lcout
Path End         : uart.timer_Count_6_rep1_LC_14_20_3/in0
Capture Clock    : uart.timer_Count_6_rep1_LC_14_20_3/clk
Setup Constraint : 10470p
Path slack       : 2245p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15258

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5603
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13013
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_15_19_7/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_15_19_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -4960  RISE       9
I__352/I                                      LocalMux                       0              7410   1345  RISE       1
I__352/O                                      LocalMux                    1099              8510   1345  RISE       1
I__360/I                                      InMux                          0              8510   2245  RISE       1
I__360/O                                      InMux                        662              9172   2245  RISE       1
uart.timer_Count_RNIMLMA1_1_LC_15_20_0/in0    LogicCell40_SEQ_MODE_0000      0              9172   2245  RISE       1
uart.timer_Count_RNIMLMA1_1_LC_15_20_0/ltout  LogicCell40_SEQ_MODE_0000    901             10073   2245  FALL       1
I__386/I                                      CascadeMux                     0             10073   2245  FALL       1
I__386/O                                      CascadeMux                     0             10073   2245  FALL       1
uart.timer_Count_RNIH8CL1_0_LC_15_20_1/in2    LogicCell40_SEQ_MODE_0000      0             10073   2245  FALL       1
uart.timer_Count_RNIH8CL1_0_LC_15_20_1/lcout  LogicCell40_SEQ_MODE_0000   1179             11251   2245  RISE       4
I__381/I                                      LocalMux                       0             11251   2245  RISE       1
I__381/O                                      LocalMux                    1099             12351   2245  RISE       1
I__383/I                                      InMux                          0             12351   2245  RISE       1
I__383/O                                      InMux                        662             13013   2245  RISE       1
uart.timer_Count_6_rep1_LC_14_20_3/in0        LogicCell40_SEQ_MODE_1000      0             13013   2245  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_rep1_LC_14_20_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_rep1_LC_14_20_3/lcout
Path End         : uart.bit_Count_0_LC_14_18_5/in3
Capture Clock    : uart.bit_Count_0_LC_14_18_5/clk
Setup Constraint : 10470p
Path slack       : 2391p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5960
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13370
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_rep1_LC_14_20_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_rep1_LC_14_20_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5331  RISE       6
I__197/I                                  Odrv4                          0              7410   2391  RISE       1
I__197/O                                  Odrv4                        596              8006   2391  RISE       1
I__203/I                                  LocalMux                       0              8006   2391  RISE       1
I__203/O                                  LocalMux                    1099              9106   2391  RISE       1
I__206/I                                  InMux                          0              9106   2391  RISE       1
I__206/O                                  InMux                        662              9768   2391  RISE       1
uart.bit_Count_RNO_0_0_LC_14_18_7/in0     LogicCell40_SEQ_MODE_0000      0              9768   2391  RISE       1
uart.bit_Count_RNO_0_0_LC_14_18_7/lcout   LogicCell40_SEQ_MODE_0000   1245             11013   2391  RISE       1
I__127/I                                  Odrv4                          0             11013   2391  RISE       1
I__127/O                                  Odrv4                        596             11609   2391  RISE       1
I__128/I                                  LocalMux                       0             11609   2391  RISE       1
I__128/O                                  LocalMux                    1099             12708   2391  RISE       1
I__129/I                                  InMux                          0             12708   2391  RISE       1
I__129/O                                  InMux                        662             13370   2391  RISE       1
uart.bit_Count_0_LC_14_18_5/in3           LogicCell40_SEQ_MODE_1000      0             13370   2391  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__610/I                                                 ClkMux                         0              5132  RISE       1
I__610/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_14_18_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_15_19_7/lcout
Path End         : uart.timer_Count_fast_6_LC_14_20_2/in1
Capture Clock    : uart.timer_Count_fast_6_LC_14_20_2/clk
Setup Constraint : 10470p
Path slack       : 2417p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5603
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13013
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_15_19_7/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_15_19_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -4960  RISE       9
I__352/I                                      LocalMux                       0              7410   1345  RISE       1
I__352/O                                      LocalMux                    1099              8510   1345  RISE       1
I__360/I                                      InMux                          0              8510   2245  RISE       1
I__360/O                                      InMux                        662              9172   2245  RISE       1
uart.timer_Count_RNIMLMA1_1_LC_15_20_0/in0    LogicCell40_SEQ_MODE_0000      0              9172   2245  RISE       1
uart.timer_Count_RNIMLMA1_1_LC_15_20_0/ltout  LogicCell40_SEQ_MODE_0000    901             10073   2245  FALL       1
I__386/I                                      CascadeMux                     0             10073   2245  FALL       1
I__386/O                                      CascadeMux                     0             10073   2245  FALL       1
uart.timer_Count_RNIH8CL1_0_LC_15_20_1/in2    LogicCell40_SEQ_MODE_0000      0             10073   2245  FALL       1
uart.timer_Count_RNIH8CL1_0_LC_15_20_1/lcout  LogicCell40_SEQ_MODE_0000   1179             11251   2245  RISE       4
I__381/I                                      LocalMux                       0             11251   2245  RISE       1
I__381/O                                      LocalMux                    1099             12351   2245  RISE       1
I__384/I                                      InMux                          0             12351   2417  RISE       1
I__384/O                                      InMux                        662             13013   2417  RISE       1
uart.timer_Count_fast_6_LC_14_20_2/in1        LogicCell40_SEQ_MODE_1000      0             13013   2417  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_6_LC_14_20_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_15_19_7/lcout
Path End         : uart.timer_Count_7_LC_14_20_0/in1
Capture Clock    : uart.timer_Count_7_LC_14_20_0/clk
Setup Constraint : 10470p
Path slack       : 2417p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5603
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13013
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_15_19_7/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_15_19_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -4960  RISE       9
I__352/I                                      LocalMux                       0              7410   1345  RISE       1
I__352/O                                      LocalMux                    1099              8510   1345  RISE       1
I__360/I                                      InMux                          0              8510   2245  RISE       1
I__360/O                                      InMux                        662              9172   2245  RISE       1
uart.timer_Count_RNIMLMA1_1_LC_15_20_0/in0    LogicCell40_SEQ_MODE_0000      0              9172   2245  RISE       1
uart.timer_Count_RNIMLMA1_1_LC_15_20_0/ltout  LogicCell40_SEQ_MODE_0000    901             10073   2245  FALL       1
I__386/I                                      CascadeMux                     0             10073   2245  FALL       1
I__386/O                                      CascadeMux                     0             10073   2245  FALL       1
uart.timer_Count_RNIH8CL1_0_LC_15_20_1/in2    LogicCell40_SEQ_MODE_0000      0             10073   2245  FALL       1
uart.timer_Count_RNIH8CL1_0_LC_15_20_1/lcout  LogicCell40_SEQ_MODE_0000   1179             11251   2245  RISE       4
I__381/I                                      LocalMux                       0             11251   2245  RISE       1
I__381/O                                      LocalMux                    1099             12351   2245  RISE       1
I__385/I                                      InMux                          0             12351   2417  RISE       1
I__385/O                                      InMux                        662             13013   2417  RISE       1
uart.timer_Count_7_LC_14_20_0/in1             LogicCell40_SEQ_MODE_1000      0             13013   2417  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_15_19_6/lcout
Path End         : uart.state_2_LC_13_19_5/in2
Capture Clock    : uart.state_2_LC_13_19_5/clk
Setup Constraint : 10470p
Path slack       : 2563p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -861
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15629

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5656
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13066
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_15_19_6/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_15_19_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5026  RISE       8
I__365/I                                      LocalMux                       0              7410  -2695  RISE       1
I__365/O                                      LocalMux                    1099              8510  -2695  RISE       1
I__372/I                                      InMux                          0              8510  -2695  RISE       1
I__372/O                                      InMux                        662              9172  -2695  RISE       1
uart.timer_Count_RNIQ1101_3_LC_14_18_1/in0    LogicCell40_SEQ_MODE_0000      0              9172  -2695  RISE       1
uart.timer_Count_RNIQ1101_3_LC_14_18_1/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -2695  RISE       2
I__166/I                                      LocalMux                       0             10417   2563  RISE       1
I__166/O                                      LocalMux                    1099             11516   2563  RISE       1
I__168/I                                      InMux                          0             11516   2563  RISE       1
I__168/O                                      InMux                        662             12178   2563  RISE       1
uart.state_RNO_0_2_LC_13_19_4/in1             LogicCell40_SEQ_MODE_0000      0             12178   2563  RISE       1
uart.state_RNO_0_2_LC_13_19_4/ltout           LogicCell40_SEQ_MODE_0000    887             13066   2563  FALL       1
I__123/I                                      CascadeMux                     0             13066   2563  FALL       1
I__123/O                                      CascadeMux                     0             13066   2563  FALL       1
uart.state_2_LC_13_19_5/in2                   LogicCell40_SEQ_MODE_1000      0             13066   2563  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_2_LC_13_19_5/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_1_LC_13_17_2/lcout
Path End         : uart.bit_Count_0_LC_14_18_5/in2
Capture Clock    : uart.bit_Count_0_LC_14_18_5/clk
Setup Constraint : 10470p
Path slack       : 2749p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15510

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5351
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12761
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__609/I                                                 ClkMux                         0              5132  RISE       1
I__609/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_13_17_2/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_1_LC_13_17_2/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   -655  RISE      12
I__392/I                                   LocalMux                       0              7410    311  RISE       1
I__392/O                                   LocalMux                    1099              8510    311  RISE       1
I__396/I                                   InMux                          0              8510    311  RISE       1
I__396/O                                   InMux                        662              9172    311  RISE       1
uart.bit_Count_RNIETHE_2_LC_14_18_6/in0    LogicCell40_SEQ_MODE_0000      0              9172    311  RISE       1
uart.bit_Count_RNIETHE_2_LC_14_18_6/lcout  LogicCell40_SEQ_MODE_0000   1245             10417    311  RISE       2
I__130/I                                   LocalMux                       0             10417    311  RISE       1
I__130/O                                   LocalMux                    1099             11516    311  RISE       1
I__132/I                                   InMux                          0             11516    629  RISE       1
I__132/O                                   InMux                        662             12178    629  RISE       1
uart.state_RNIBLJS1_3_LC_14_18_4/in3       LogicCell40_SEQ_MODE_0000      0             12178    629  RISE       1
uart.state_RNIBLJS1_3_LC_14_18_4/ltout     LogicCell40_SEQ_MODE_0000    583             12761   2748  RISE       1
I__133/I                                   CascadeMux                     0             12761   2748  RISE       1
I__133/O                                   CascadeMux                     0             12761   2748  RISE       1
uart.bit_Count_0_LC_14_18_5/in2            LogicCell40_SEQ_MODE_1000      0             12761   2748  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__610/I                                                 ClkMux                         0              5132  RISE       1
I__610/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_14_18_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_14_19_1/lcout
Path End         : uart.data_Aux_esr_7_LC_14_17_2/sr
Capture Clock    : uart.data_Aux_esr_7_LC_14_17_2/clk
Setup Constraint : 10470p
Path slack       : 3278p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5272
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_14_19_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -2192  RISE      13
I__325/I                               Odrv4                          0              7410   -973  RISE       1
I__325/O                               Odrv4                        596              8006   -973  RISE       1
I__336/I                               LocalMux                       0              8006   -973  RISE       1
I__336/O                               LocalMux                    1099              9106   -973  RISE       1
I__347/I                               InMux                          0              9106   -973  RISE       1
I__347/O                               InMux                        662              9768   -973  RISE       1
uart.state_RNID2BC_3_LC_15_17_5/in1    LogicCell40_SEQ_MODE_0000      0              9768   -973  RISE       1
uart.state_RNID2BC_3_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10947   -973  RISE      15
I__567/I                               LocalMux                       0             10947    523  RISE       1
I__567/O                               LocalMux                    1099             12046    523  RISE       1
I__576/I                               SRMux                          0             12046   3278  RISE       1
I__576/O                               SRMux                        636             12682   3278  RISE       1
uart.data_Aux_esr_7_LC_14_17_2/sr      LogicCell40_SEQ_MODE_1000      0             12682   3278  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__613/I                                                 ClkMux                         0              5132  RISE       1
I__613/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_7_LC_14_17_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_14_19_1/lcout
Path End         : uart.data_Aux_esr_1_LC_15_16_2/sr
Capture Clock    : uart.data_Aux_esr_1_LC_15_16_2/clk
Setup Constraint : 10470p
Path slack       : 3278p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5272
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_14_19_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -2192  RISE      13
I__325/I                               Odrv4                          0              7410   -973  RISE       1
I__325/O                               Odrv4                        596              8006   -973  RISE       1
I__336/I                               LocalMux                       0              8006   -973  RISE       1
I__336/O                               LocalMux                    1099              9106   -973  RISE       1
I__347/I                               InMux                          0              9106   -973  RISE       1
I__347/O                               InMux                        662              9768   -973  RISE       1
uart.state_RNID2BC_3_LC_15_17_5/in1    LogicCell40_SEQ_MODE_0000      0              9768   -973  RISE       1
uart.state_RNID2BC_3_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10947   -973  RISE      15
I__569/I                               LocalMux                       0             10947   3278  RISE       1
I__569/O                               LocalMux                    1099             12046   3278  RISE       1
I__579/I                               SRMux                          0             12046   3278  RISE       1
I__579/O                               SRMux                        636             12682   3278  RISE       1
uart.data_Aux_esr_1_LC_15_16_2/sr      LogicCell40_SEQ_MODE_1000      0             12682   3278  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__618/I                                                 ClkMux                         0              5132  RISE       1
I__618/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_1_LC_15_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_14_19_1/lcout
Path End         : uart.data_Aux_esr_2_LC_16_17_0/sr
Capture Clock    : uart.data_Aux_esr_2_LC_16_17_0/clk
Setup Constraint : 10470p
Path slack       : 3278p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5272
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_14_19_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -2192  RISE      13
I__325/I                               Odrv4                          0              7410   -973  RISE       1
I__325/O                               Odrv4                        596              8006   -973  RISE       1
I__336/I                               LocalMux                       0              8006   -973  RISE       1
I__336/O                               LocalMux                    1099              9106   -973  RISE       1
I__347/I                               InMux                          0              9106   -973  RISE       1
I__347/O                               InMux                        662              9768   -973  RISE       1
uart.state_RNID2BC_3_LC_15_17_5/in1    LogicCell40_SEQ_MODE_0000      0              9768   -973  RISE       1
uart.state_RNID2BC_3_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10947   -973  RISE      15
I__570/I                               LocalMux                       0             10947   3278  RISE       1
I__570/O                               LocalMux                    1099             12046   3278  RISE       1
I__580/I                               SRMux                          0             12046   3278  RISE       1
I__580/O                               SRMux                        636             12682   3278  RISE       1
uart.data_Aux_esr_2_LC_16_17_0/sr      LogicCell40_SEQ_MODE_1000      0             12682   3278  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__619/I                                                 ClkMux                         0              5132  RISE       1
I__619/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_2_LC_16_17_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_14_19_1/lcout
Path End         : uart.data_Aux_esr_3_LC_16_18_2/sr
Capture Clock    : uart.data_Aux_esr_3_LC_16_18_2/clk
Setup Constraint : 10470p
Path slack       : 3278p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5272
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_14_19_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -2192  RISE      13
I__325/I                               Odrv4                          0              7410   -973  RISE       1
I__325/O                               Odrv4                        596              8006   -973  RISE       1
I__336/I                               LocalMux                       0              8006   -973  RISE       1
I__336/O                               LocalMux                    1099              9106   -973  RISE       1
I__347/I                               InMux                          0              9106   -973  RISE       1
I__347/O                               InMux                        662              9768   -973  RISE       1
uart.state_RNID2BC_3_LC_15_17_5/in1    LogicCell40_SEQ_MODE_0000      0              9768   -973  RISE       1
uart.state_RNID2BC_3_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10947   -973  RISE      15
I__572/I                               LocalMux                       0             10947   3278  RISE       1
I__572/O                               LocalMux                    1099             12046   3278  RISE       1
I__583/I                               SRMux                          0             12046   3278  RISE       1
I__583/O                               SRMux                        636             12682   3278  RISE       1
uart.data_Aux_esr_3_LC_16_18_2/sr      LogicCell40_SEQ_MODE_1000      0             12682   3278  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__616/I                                                 ClkMux                         0              5132  RISE       1
I__616/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_3_LC_16_18_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_15_20_5/lcout
Path End         : uart.timer_Count_2_LC_15_19_7/in1
Capture Clock    : uart.timer_Count_2_LC_15_19_7/clk
Setup Constraint : 10470p
Path slack       : 3318p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4702
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12112
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_15_20_5/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_15_20_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -4642  RISE       5
I__271/I                                     LocalMux                       0              7410  -1503  RISE       1
I__271/O                                     LocalMux                    1099              8510  -1503  RISE       1
I__275/I                                     InMux                          0              8510   3318  RISE       1
I__275/O                                     InMux                        662              9172   3318  RISE       1
uart.timer_Count_RNIN6BL_0_LC_14_19_6/in1    LogicCell40_SEQ_MODE_0000      0              9172   3318  RISE       1
uart.timer_Count_RNIN6BL_0_LC_14_19_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10351   3318  RISE       3
I__387/I                                     LocalMux                       0             10351   3318  RISE       1
I__387/O                                     LocalMux                    1099             11450   3318  RISE       1
I__388/I                                     InMux                          0             11450   3318  RISE       1
I__388/O                                     InMux                        662             12112   3318  RISE       1
uart.timer_Count_2_LC_15_19_7/in1            LogicCell40_SEQ_MODE_1000      0             12112   3318  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_15_19_7/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_15_20_5/lcout
Path End         : uart.timer_Count_4_LC_15_19_1/in1
Capture Clock    : uart.timer_Count_4_LC_15_19_1/clk
Setup Constraint : 10470p
Path slack       : 3318p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4702
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12112
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_15_20_5/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_15_20_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -4642  RISE       5
I__271/I                                     LocalMux                       0              7410  -1503  RISE       1
I__271/O                                     LocalMux                    1099              8510  -1503  RISE       1
I__275/I                                     InMux                          0              8510   3318  RISE       1
I__275/O                                     InMux                        662              9172   3318  RISE       1
uart.timer_Count_RNIN6BL_0_LC_14_19_6/in1    LogicCell40_SEQ_MODE_0000      0              9172   3318  RISE       1
uart.timer_Count_RNIN6BL_0_LC_14_19_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10351   3318  RISE       3
I__387/I                                     LocalMux                       0             10351   3318  RISE       1
I__387/O                                     LocalMux                    1099             11450   3318  RISE       1
I__390/I                                     InMux                          0             11450   3318  RISE       1
I__390/O                                     InMux                        662             12112   3318  RISE       1
uart.timer_Count_4_LC_15_19_1/in1            LogicCell40_SEQ_MODE_1000      0             12112   3318  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_15_20_5/lcout
Path End         : uart.timer_Count_3_LC_15_19_6/in2
Capture Clock    : uart.timer_Count_3_LC_15_19_6/clk
Setup Constraint : 10470p
Path slack       : 3398p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15510

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4702
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12112
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_15_20_5/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_15_20_5/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -4642  RISE       5
I__271/I                                     LocalMux                       0              7410  -1503  RISE       1
I__271/O                                     LocalMux                    1099              8510  -1503  RISE       1
I__275/I                                     InMux                          0              8510   3318  RISE       1
I__275/O                                     InMux                        662              9172   3318  RISE       1
uart.timer_Count_RNIN6BL_0_LC_14_19_6/in1    LogicCell40_SEQ_MODE_0000      0              9172   3318  RISE       1
uart.timer_Count_RNIN6BL_0_LC_14_19_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10351   3318  RISE       3
I__387/I                                     LocalMux                       0             10351   3318  RISE       1
I__387/O                                     LocalMux                    1099             11450   3318  RISE       1
I__389/I                                     InMux                          0             11450   3397  RISE       1
I__389/O                                     InMux                        662             12112   3397  RISE       1
I__391/I                                     CascadeMux                     0             12112   3397  RISE       1
I__391/O                                     CascadeMux                     0             12112   3397  RISE       1
uart.timer_Count_3_LC_15_19_6/in2            LogicCell40_SEQ_MODE_1000      0             12112   3397  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_15_19_6/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_15_19_7/lcout
Path End         : uart.timer_Count_5_LC_15_20_2/in2
Capture Clock    : uart.timer_Count_5_LC_15_20_2/clk
Setup Constraint : 10470p
Path slack       : 4735p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15510

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3365
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10775
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_15_19_7/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_15_19_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -4960  RISE       9
I__352/I                                      LocalMux                       0              7410   1345  RISE       1
I__352/O                                      LocalMux                    1099              8510   1345  RISE       1
I__360/I                                      InMux                          0              8510   2245  RISE       1
I__360/O                                      InMux                        662              9172   2245  RISE       1
uart.timer_Count_RNIMLMA1_1_LC_15_20_0/in0    LogicCell40_SEQ_MODE_0000      0              9172   2245  RISE       1
uart.timer_Count_RNIMLMA1_1_LC_15_20_0/ltout  LogicCell40_SEQ_MODE_0000    901             10073   2245  FALL       1
I__386/I                                      CascadeMux                     0             10073   2245  FALL       1
I__386/O                                      CascadeMux                     0             10073   2245  FALL       1
uart.timer_Count_RNIH8CL1_0_LC_15_20_1/in2    LogicCell40_SEQ_MODE_0000      0             10073   2245  FALL       1
uart.timer_Count_RNIH8CL1_0_LC_15_20_1/ltout  LogicCell40_SEQ_MODE_0000    702             10775   4735  RISE       1
I__380/I                                      CascadeMux                     0             10775   4735  RISE       1
I__380/O                                      CascadeMux                     0             10775   4735  RISE       1
uart.timer_Count_5_LC_15_20_2/in2             LogicCell40_SEQ_MODE_1000      0             10775   4735  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_1_LC_15_16_2/lcout
Path End         : uart.data_esr_1_LC_17_18_1/in0
Capture Clock    : uart.data_esr_1_LC_17_18_1/clk
Setup Constraint : 10470p
Path slack       : 4894p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15258

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2954
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10364
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__618/I                                                 ClkMux                         0              5132  RISE       1
I__618/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_1_LC_15_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_1_LC_15_16_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   4894  RISE       1
I__479/I                              Odrv4                          0              7410   4894  RISE       1
I__479/O                              Odrv4                        596              8006   4894  RISE       1
I__480/I                              Span4Mux_v                     0              8006   4894  RISE       1
I__480/O                              Span4Mux_v                   596              8602   4894  RISE       1
I__481/I                              LocalMux                       0              8602   4894  RISE       1
I__481/O                              LocalMux                    1099              9702   4894  RISE       1
I__482/I                              InMux                          0              9702   4894  RISE       1
I__482/O                              InMux                        662             10364   4894  RISE       1
uart.data_esr_1_LC_17_18_1/in0        LogicCell40_SEQ_MODE_1000      0             10364   4894  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_1_LC_17_18_1/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.state_1_LC_13_19_6/in3
Capture Clock    : uart.state_1_LC_13_19_6/clk
Setup Constraint : 10470p
Path slack       : 5397p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2954
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10364
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4642  RISE      14
I__417/I                       Odrv4                          0              7410   1967  RISE       1
I__417/O                       Odrv4                        596              8006   1967  RISE       1
I__427/I                       Span4Mux_v                     0              8006   5397  RISE       1
I__427/O                       Span4Mux_v                   596              8602   5397  RISE       1
I__436/I                       LocalMux                       0              8602   5397  RISE       1
I__436/O                       LocalMux                    1099              9702   5397  RISE       1
I__438/I                       InMux                          0              9702   5397  RISE       1
I__438/O                       InMux                        662             10364   5397  RISE       1
uart.state_1_LC_13_19_6/in3    LogicCell40_SEQ_MODE_1000      0             10364   5397  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_1_LC_13_19_6/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_7_LC_14_17_2/lcout
Path End         : uart.data_esr_7_LC_17_18_7/in3
Capture Clock    : uart.data_esr_7_LC_17_18_7/clk
Setup Constraint : 10470p
Path slack       : 5477p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2874
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10284
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__613/I                                                 ClkMux                         0              5132  RISE       1
I__613/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_7_LC_14_17_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_7_LC_14_17_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   5477  RISE       1
I__702/I                              Odrv4                          0              7410   5477  RISE       1
I__702/O                              Odrv4                        596              8006   5477  RISE       1
I__703/I                              Span4Mux_h                     0              8006   5477  RISE       1
I__703/O                              Span4Mux_h                   517              8523   5477  RISE       1
I__704/I                              LocalMux                       0              8523   5477  RISE       1
I__704/O                              LocalMux                    1099              9622   5477  RISE       1
I__705/I                              InMux                          0              9622   5477  RISE       1
I__705/O                              InMux                        662             10284   5477  RISE       1
uart.data_esr_7_LC_17_18_7/in3        LogicCell40_SEQ_MODE_1000      0             10284   5477  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_17_18_7/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_14_19_1/lcout
Path End         : uart.state_1_LC_13_19_6/in0
Capture Clock    : uart.state_1_LC_13_19_6/clk
Setup Constraint : 10470p
Path slack       : 5490p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15258

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_14_19_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2192  RISE      13
I__322/I                       Odrv4                          0              7410  -2192  RISE       1
I__322/O                       Odrv4                        596              8006  -2192  RISE       1
I__330/I                       LocalMux                       0              8006  -2192  RISE       1
I__330/O                       LocalMux                    1099              9106  -2192  RISE       1
I__342/I                       InMux                          0              9106   5490  RISE       1
I__342/O                       InMux                        662              9768   5490  RISE       1
uart.state_1_LC_13_19_6/in0    LogicCell40_SEQ_MODE_1000      0              9768   5490  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_1_LC_13_19_6/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_6_LC_17_20_0/lcout
Path End         : uart.data_esr_6_LC_17_18_6/in0
Capture Clock    : uart.data_esr_6_LC_17_18_6/clk
Setup Constraint : 10470p
Path slack       : 5490p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15258

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__615/I                                                 ClkMux                         0              5132  RISE       1
I__615/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_6_LC_17_20_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_6_LC_17_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   5490  RISE       1
I__623/I                              Odrv4                          0              7410   5490  RISE       1
I__623/O                              Odrv4                        596              8006   5490  RISE       1
I__624/I                              LocalMux                       0              8006   5490  RISE       1
I__624/O                              LocalMux                    1099              9106   5490  RISE       1
I__625/I                              InMux                          0              9106   5490  RISE       1
I__625/O                              InMux                        662              9768   5490  RISE       1
uart.data_esr_6_LC_17_18_6/in0        LogicCell40_SEQ_MODE_1000      0              9768   5490  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_17_18_6/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_rdy_LC_15_21_3/in3
Capture Clock    : uart.data_rdy_LC_15_21_3/clk
Setup Constraint : 10470p
Path slack       : 5516p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2835
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10245
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4642  RISE      14
I__418/I                       Odrv12                         0              7410   5517  RISE       1
I__418/O                       Odrv12                      1073              8483   5517  RISE       1
I__428/I                       LocalMux                       0              8483   5517  RISE       1
I__428/O                       LocalMux                    1099              9583   5517  RISE       1
I__437/I                       InMux                          0              9583   5517  RISE       1
I__437/O                       InMux                        662             10245   5517  RISE       1
uart.data_rdy_LC_15_21_3/in3   LogicCell40_SEQ_MODE_1000      0             10245   5517  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__605/I                                                 ClkMux                         0              5132  RISE       1
I__605/O                                                 ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_15_21_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_4_LC_17_16_5/lcout
Path End         : uart.data_esr_4_LC_17_19_5/in3
Capture Clock    : uart.data_esr_4_LC_17_19_5/clk
Setup Constraint : 10470p
Path slack       : 5993p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__622/I                                                 ClkMux                         0              5132  RISE       1
I__622/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_4_LC_17_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_4_LC_17_16_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   5993  RISE       1
I__693/I                              Odrv4                          0              7410   5993  RISE       1
I__693/O                              Odrv4                        596              8006   5993  RISE       1
I__694/I                              LocalMux                       0              8006   5993  RISE       1
I__694/O                              LocalMux                    1099              9106   5993  RISE       1
I__695/I                              InMux                          0              9106   5993  RISE       1
I__695/O                              InMux                        662              9768   5993  RISE       1
uart.data_esr_4_LC_17_19_5/in3        LogicCell40_SEQ_MODE_1000      0              9768   5993  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__617/I                                                 ClkMux                         0              5132  RISE       1
I__617/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_17_19_5/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_5_LC_16_20_3/lcout
Path End         : uart.data_esr_5_LC_17_18_5/in3
Capture Clock    : uart.data_esr_5_LC_17_18_5/clk
Setup Constraint : 10470p
Path slack       : 5993p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__612/I                                                 ClkMux                         0              5132  RISE       1
I__612/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_5_LC_16_20_3/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_5_LC_16_20_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   5993  RISE       1
I__718/I                              Odrv4                          0              7410   5993  RISE       1
I__718/O                              Odrv4                        596              8006   5993  RISE       1
I__719/I                              LocalMux                       0              8006   5993  RISE       1
I__719/O                              LocalMux                    1099              9106   5993  RISE       1
I__720/I                              InMux                          0              9106   5993  RISE       1
I__720/O                              InMux                        662              9768   5993  RISE       1
uart.data_esr_5_LC_17_18_5/in3        LogicCell40_SEQ_MODE_1000      0              9768   5993  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_17_18_5/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_14_19_1/lcout
Path End         : uart.state_3_LC_14_19_1/in3
Capture Clock    : uart.state_3_LC_14_19_1/clk
Setup Constraint : 10470p
Path slack       : 5993p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_14_19_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2192  RISE      13
I__322/I                       Odrv4                          0              7410  -2192  RISE       1
I__322/O                       Odrv4                        596              8006  -2192  RISE       1
I__331/I                       LocalMux                       0              8006   5993  RISE       1
I__331/O                       LocalMux                    1099              9106   5993  RISE       1
I__343/I                       InMux                          0              9106   5993  RISE       1
I__343/O                       InMux                        662              9768   5993  RISE       1
uart.state_3_LC_14_19_1/in3    LogicCell40_SEQ_MODE_1000      0              9768   5993  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_14_18_5/lcout
Path End         : uart.bit_Count_0_LC_14_18_5/in0
Capture Clock    : uart.bit_Count_0_LC_14_18_5/clk
Setup Constraint : 10470p
Path slack       : 6086p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15258

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__610/I                                                 ClkMux                         0              5132  RISE       1
I__610/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_14_18_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_14_18_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410      7  RISE      13
I__542/I                           LocalMux                       0              7410    696  RISE       1
I__542/O                           LocalMux                    1099              8510    696  RISE       1
I__551/I                           InMux                          0              8510   6086  RISE       1
I__551/O                           InMux                        662              9172   6086  RISE       1
uart.bit_Count_0_LC_14_18_5/in0    LogicCell40_SEQ_MODE_1000      0              9172   6086  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__610/I                                                 ClkMux                         0              5132  RISE       1
I__610/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_14_18_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_1_LC_13_19_6/lcout
Path End         : uart.state_2_LC_13_19_5/in0
Capture Clock    : uart.state_2_LC_13_19_5/clk
Setup Constraint : 10470p
Path slack       : 6086p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15258

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_1_LC_13_19_6/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_1_LC_13_19_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2815  RISE       3
I__111/I                       LocalMux                       0              7410   2815  RISE       1
I__111/O                       LocalMux                    1099              8510   2815  RISE       1
I__114/I                       InMux                          0              8510   6086  RISE       1
I__114/O                       InMux                        662              9172   6086  RISE       1
uart.state_2_LC_13_19_5/in0    LogicCell40_SEQ_MODE_1000      0              9172   6086  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_2_LC_13_19_5/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_15_19_1/lcout
Path End         : uart.timer_Count_4_LC_15_19_1/in0
Capture Clock    : uart.timer_Count_4_LC_15_19_1/clk
Setup Constraint : 10470p
Path slack       : 6086p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15258

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_15_19_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5423  RISE       8
I__246/I                             LocalMux                       0              7410   6086  RISE       1
I__246/O                             LocalMux                    1099              8510   6086  RISE       1
I__254/I                             InMux                          0              8510   6086  RISE       1
I__254/O                             InMux                        662              9172   6086  RISE       1
uart.timer_Count_4_LC_15_19_1/in0    LogicCell40_SEQ_MODE_1000      0              9172   6086  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_15_20_5/lcout
Path End         : uart.timer_Count_1_LC_15_20_5/in0
Capture Clock    : uart.timer_Count_1_LC_15_20_5/clk
Setup Constraint : 10470p
Path slack       : 6086p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15258

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_15_20_5/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_15_20_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4642  RISE       5
I__272/I                             LocalMux                       0              7410   2537  RISE       1
I__272/O                             LocalMux                    1099              8510   2537  RISE       1
I__277/I                             InMux                          0              8510   6086  RISE       1
I__277/O                             InMux                        662              9172   6086  RISE       1
uart.timer_Count_1_LC_15_20_5/in0    LogicCell40_SEQ_MODE_1000      0              9172   6086  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_15_20_5/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_15_20_2/lcout
Path End         : uart.timer_Count_7_LC_14_20_0/in0
Capture Clock    : uart.timer_Count_7_LC_14_20_0/clk
Setup Constraint : 10470p
Path slack       : 6086p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15258

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_15_20_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5013  RISE      15
I__301/I                             LocalMux                       0              7410   6086  RISE       1
I__301/O                             LocalMux                    1099              8510   6086  RISE       1
I__312/I                             InMux                          0              8510   6086  RISE       1
I__312/O                             InMux                        662              9172   6086  RISE       1
uart.timer_Count_7_LC_14_20_0/in0    LogicCell40_SEQ_MODE_1000      0              9172   6086  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_15_20_2/lcout
Path End         : uart.timer_Count_fast_6_LC_14_20_2/in0
Capture Clock    : uart.timer_Count_fast_6_LC_14_20_2/clk
Setup Constraint : 10470p
Path slack       : 6086p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15258

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_15_20_2/lcout     LogicCell40_SEQ_MODE_1000   1391              7410  -5013  RISE      15
I__301/I                                LocalMux                       0              7410   6086  RISE       1
I__301/O                                LocalMux                    1099              8510   6086  RISE       1
I__313/I                                InMux                          0              8510   6086  RISE       1
I__313/O                                InMux                        662              9172   6086  RISE       1
uart.timer_Count_fast_6_LC_14_20_2/in0  LogicCell40_SEQ_MODE_1000      0              9172   6086  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_6_LC_14_20_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_15_19_7/lcout
Path End         : uart.timer_Count_3_LC_15_19_6/in0
Capture Clock    : uart.timer_Count_3_LC_15_19_6/clk
Setup Constraint : 10470p
Path slack       : 6086p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15258

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_15_19_7/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_15_19_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4960  RISE       9
I__349/I                             LocalMux                       0              7410  -4960  RISE       1
I__349/O                             LocalMux                    1099              8510  -4960  RISE       1
I__356/I                             InMux                          0              8510   6086  RISE       1
I__356/O                             InMux                        662              9172   6086  RISE       1
uart.timer_Count_3_LC_15_19_6/in0    LogicCell40_SEQ_MODE_1000      0              9172   6086  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_15_19_6/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_0_LC_17_17_1/lcout
Path End         : uart.data_esr_0_LC_17_18_0/in1
Capture Clock    : uart.data_esr_0_LC_17_18_0/clk
Setup Constraint : 10470p
Path slack       : 6258p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__621/I                                                 ClkMux                         0              5132  RISE       1
I__621/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_0_LC_17_17_1/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_0_LC_17_17_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6258  RISE       1
I__488/I                              LocalMux                       0              7410   6258  RISE       1
I__488/O                              LocalMux                    1099              8510   6258  RISE       1
I__489/I                              InMux                          0              8510   6258  RISE       1
I__489/O                              InMux                        662              9172   6258  RISE       1
uart.data_esr_0_LC_17_18_0/in1        LogicCell40_SEQ_MODE_1000      0              9172   6258  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_0_LC_17_18_0/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_LC_14_20_1/lcout
Path End         : uart.timer_Count_6_LC_14_20_1/in1
Capture Clock    : uart.timer_Count_6_LC_14_20_1/clk
Setup Constraint : 10470p
Path slack       : 6258p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_14_20_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_LC_14_20_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4708  RISE       8
I__148/I                             LocalMux                       0              7410   6258  RISE       1
I__148/O                             LocalMux                    1099              8510   6258  RISE       1
I__154/I                             InMux                          0              8510   6258  RISE       1
I__154/O                             InMux                        662              9172   6258  RISE       1
uart.timer_Count_6_LC_14_20_1/in1    LogicCell40_SEQ_MODE_1000      0              9172   6258  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_14_20_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_rep1_LC_14_20_3/lcout
Path End         : uart.timer_Count_6_rep1_LC_14_20_3/in1
Capture Clock    : uart.timer_Count_6_rep1_LC_14_20_3/clk
Setup Constraint : 10470p
Path slack       : 6258p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_rep1_LC_14_20_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_rep1_LC_14_20_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5331  RISE       6
I__199/I                                  LocalMux                       0              7410   6258  RISE       1
I__199/O                                  LocalMux                    1099              8510   6258  RISE       1
I__205/I                                  InMux                          0              8510   6258  RISE       1
I__205/O                                  InMux                        662              9172   6258  RISE       1
uart.timer_Count_6_rep1_LC_14_20_3/in1    LogicCell40_SEQ_MODE_1000      0              9172   6258  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_rep1_LC_14_20_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_LC_14_20_1/lcout
Path End         : uart.timer_Count_7_LC_14_20_0/in2
Capture Clock    : uart.timer_Count_7_LC_14_20_0/clk
Setup Constraint : 10470p
Path slack       : 6338p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15510

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_14_20_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_LC_14_20_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4708  RISE       8
I__148/I                             LocalMux                       0              7410   6258  RISE       1
I__148/O                             LocalMux                    1099              8510   6258  RISE       1
I__155/I                             InMux                          0              8510   6338  RISE       1
I__155/O                             InMux                        662              9172   6338  RISE       1
I__159/I                             CascadeMux                     0              9172   6338  RISE       1
I__159/O                             CascadeMux                     0              9172   6338  RISE       1
uart.timer_Count_7_LC_14_20_0/in2    LogicCell40_SEQ_MODE_1000      0              9172   6338  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_2_LC_13_19_5/lcout
Path End         : uart.state_1_LC_13_19_6/in2
Capture Clock    : uart.state_1_LC_13_19_6/clk
Setup Constraint : 10470p
Path slack       : 6338p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15510

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_2_LC_13_19_5/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_2_LC_13_19_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1914  RISE       4
I__116/I                       LocalMux                       0              7410  -1914  RISE       1
I__116/O                       LocalMux                    1099              8510  -1914  RISE       1
I__119/I                       InMux                          0              8510   6338  RISE       1
I__119/O                       InMux                        662              9172   6338  RISE       1
I__122/I                       CascadeMux                     0              9172   6338  RISE       1
I__122/O                       CascadeMux                     0              9172   6338  RISE       1
uart.state_1_LC_13_19_6/in2    LogicCell40_SEQ_MODE_1000      0              9172   6338  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_1_LC_13_19_6/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_14_19_1/lcout
Path End         : uart.state_4_LC_15_18_1/in2
Capture Clock    : uart.state_4_LC_15_18_1/clk
Setup Constraint : 10470p
Path slack       : 6338p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15510

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_14_19_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2192  RISE      13
I__327/I                       LocalMux                       0              7410   6338  RISE       1
I__327/O                       LocalMux                    1099              8510   6338  RISE       1
I__338/I                       InMux                          0              8510   6338  RISE       1
I__338/O                       InMux                        662              9172   6338  RISE       1
I__348/I                       CascadeMux                     0              9172   6338  RISE       1
I__348/O                       CascadeMux                     0              9172   6338  RISE       1
uart.state_4_LC_15_18_1/in2    LogicCell40_SEQ_MODE_1000      0              9172   6338  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_15_19_6/lcout
Path End         : uart.timer_Count_4_LC_15_19_1/in2
Capture Clock    : uart.timer_Count_4_LC_15_19_1/clk
Setup Constraint : 10470p
Path slack       : 6338p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15510

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_15_19_6/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_15_19_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5026  RISE       8
I__364/I                             LocalMux                       0              7410  -5026  RISE       1
I__364/O                             LocalMux                    1099              8510  -5026  RISE       1
I__371/I                             InMux                          0              8510   6338  RISE       1
I__371/O                             InMux                        662              9172   6338  RISE       1
I__377/I                             CascadeMux                     0              9172   6338  RISE       1
I__377/O                             CascadeMux                     0              9172   6338  RISE       1
uart.timer_Count_4_LC_15_19_1/in2    LogicCell40_SEQ_MODE_1000      0              9172   6338  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_2_LC_13_19_5/lcout
Path End         : uart.state_2_LC_13_19_5/in3
Capture Clock    : uart.state_2_LC_13_19_5/clk
Setup Constraint : 10470p
Path slack       : 6589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_2_LC_13_19_5/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_2_LC_13_19_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1914  RISE       4
I__116/I                       LocalMux                       0              7410  -1914  RISE       1
I__116/O                       LocalMux                    1099              8510  -1914  RISE       1
I__120/I                       InMux                          0              8510   6589  RISE       1
I__120/O                       InMux                        662              9172   6589  RISE       1
uart.state_2_LC_13_19_5/in3    LogicCell40_SEQ_MODE_1000      0              9172   6589  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_2_LC_13_19_5/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_15_20_2/lcout
Path End         : uart.timer_Count_5_LC_15_20_2/in3
Capture Clock    : uart.timer_Count_5_LC_15_20_2/clk
Setup Constraint : 10470p
Path slack       : 6589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_15_20_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5013  RISE      15
I__299/I                             LocalMux                       0              7410   1053  RISE       1
I__299/O                             LocalMux                    1099              8510   1053  RISE       1
I__310/I                             InMux                          0              8510   6589  RISE       1
I__310/O                             InMux                        662              9172   6589  RISE       1
uart.timer_Count_5_LC_15_20_2/in3    LogicCell40_SEQ_MODE_1000      0              9172   6589  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_15_20_2/lcout
Path End         : uart.timer_Count_6_LC_14_20_1/in3
Capture Clock    : uart.timer_Count_6_LC_14_20_1/clk
Setup Constraint : 10470p
Path slack       : 6589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_15_20_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5013  RISE      15
I__301/I                             LocalMux                       0              7410   6086  RISE       1
I__301/O                             LocalMux                    1099              8510   6086  RISE       1
I__314/I                             InMux                          0              8510   6589  RISE       1
I__314/O                             InMux                        662              9172   6589  RISE       1
uart.timer_Count_6_LC_14_20_1/in3    LogicCell40_SEQ_MODE_1000      0              9172   6589  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_14_20_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_15_20_2/lcout
Path End         : uart.timer_Count_6_rep1_LC_14_20_3/in3
Capture Clock    : uart.timer_Count_6_rep1_LC_14_20_3/clk
Setup Constraint : 10470p
Path slack       : 6589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_15_20_2/lcout     LogicCell40_SEQ_MODE_1000   1391              7410  -5013  RISE      15
I__301/I                                LocalMux                       0              7410   6086  RISE       1
I__301/O                                LocalMux                    1099              8510   6086  RISE       1
I__315/I                                InMux                          0              8510   6589  RISE       1
I__315/O                                InMux                        662              9172   6589  RISE       1
uart.timer_Count_6_rep1_LC_14_20_3/in3  LogicCell40_SEQ_MODE_1000      0              9172   6589  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_rep1_LC_14_20_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_15_19_7/lcout
Path End         : uart.timer_Count_2_LC_15_19_7/in3
Capture Clock    : uart.timer_Count_2_LC_15_19_7/clk
Setup Constraint : 10470p
Path slack       : 6589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_15_19_7/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_15_19_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4960  RISE       9
I__349/I                             LocalMux                       0              7410  -4960  RISE       1
I__349/O                             LocalMux                    1099              8510  -4960  RISE       1
I__355/I                             InMux                          0              8510   6589  RISE       1
I__355/O                             InMux                        662              9172   6589  RISE       1
uart.timer_Count_2_LC_15_19_7/in3    LogicCell40_SEQ_MODE_1000      0              9172   6589  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_15_19_7/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_15_19_7/lcout
Path End         : uart.timer_Count_4_LC_15_19_1/in3
Capture Clock    : uart.timer_Count_4_LC_15_19_1/clk
Setup Constraint : 10470p
Path slack       : 6589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_15_19_7/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_15_19_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4960  RISE       9
I__349/I                             LocalMux                       0              7410  -4960  RISE       1
I__349/O                             LocalMux                    1099              8510  -4960  RISE       1
I__357/I                             InMux                          0              8510   6589  RISE       1
I__357/O                             InMux                        662              9172   6589  RISE       1
uart.timer_Count_4_LC_15_19_1/in3    LogicCell40_SEQ_MODE_1000      0              9172   6589  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_15_19_6/lcout
Path End         : uart.timer_Count_3_LC_15_19_6/in3
Capture Clock    : uart.timer_Count_3_LC_15_19_6/clk
Setup Constraint : 10470p
Path slack       : 6589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_15_19_6/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_15_19_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5026  RISE       8
I__364/I                             LocalMux                       0              7410  -5026  RISE       1
I__364/O                             LocalMux                    1099              8510  -5026  RISE       1
I__370/I                             InMux                          0              8510   6589  RISE       1
I__370/O                             InMux                        662              9172   6589  RISE       1
uart.timer_Count_3_LC_15_19_6/in3    LogicCell40_SEQ_MODE_1000      0              9172   6589  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_15_19_6/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_3_LC_16_18_2/lcout
Path End         : uart.data_esr_3_LC_17_18_3/in3
Capture Clock    : uart.data_esr_3_LC_17_18_3/clk
Setup Constraint : 10470p
Path slack       : 6589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__616/I                                                 ClkMux                         0              5132  RISE       1
I__616/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_3_LC_16_18_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_3_LC_16_18_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6589  RISE       1
I__729/I                              LocalMux                       0              7410   6589  RISE       1
I__729/O                              LocalMux                    1099              8510   6589  RISE       1
I__730/I                              InMux                          0              8510   6589  RISE       1
I__730/O                              InMux                        662              9172   6589  RISE       1
uart.data_esr_3_LC_17_18_3/in3        LogicCell40_SEQ_MODE_1000      0              9172   6589  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_17_18_3/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_2_LC_16_17_0/lcout
Path End         : uart.data_esr_2_LC_17_18_2/in3
Capture Clock    : uart.data_esr_2_LC_17_18_2/clk
Setup Constraint : 10470p
Path slack       : 6589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__619/I                                                 ClkMux                         0              5132  RISE       1
I__619/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_2_LC_16_17_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_2_LC_16_17_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   6589  RISE       1
I__738/I                              LocalMux                       0              7410   6589  RISE       1
I__738/O                              LocalMux                    1099              8510   6589  RISE       1
I__739/I                              InMux                          0              8510   6589  RISE       1
I__739/O                              InMux                        662              9172   6589  RISE       1
uart.data_esr_2_LC_17_18_2/in3        LogicCell40_SEQ_MODE_1000      0              9172   6589  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_17_18_2/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_14_20_4/lcout
Path End         : uart.timer_Count_1_LC_15_20_5/in3
Capture Clock    : uart.timer_Count_1_LC_15_20_5/clk
Setup Constraint : 10470p
Path slack       : 6589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_14_20_4/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_14_20_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5251  RISE       5
I__279/I                             LocalMux                       0              7410   3464  RISE       1
I__279/O                             LocalMux                    1099              8510   3464  RISE       1
I__284/I                             InMux                          0              8510   6589  RISE       1
I__284/O                             InMux                        662              9172   6589  RISE       1
uart.timer_Count_1_LC_15_20_5/in3    LogicCell40_SEQ_MODE_1000      0              9172   6589  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_15_20_5/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_fast_6_LC_14_20_2/lcout
Path End         : uart.timer_Count_fast_6_LC_14_20_2/in3
Capture Clock    : uart.timer_Count_fast_6_LC_14_20_2/clk
Setup Constraint : 10470p
Path slack       : 6589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_6_LC_14_20_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_fast_6_LC_14_20_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2139  RISE       3
I__190/I                                  LocalMux                       0              7410   6589  RISE       1
I__190/O                                  LocalMux                    1099              8510   6589  RISE       1
I__193/I                                  InMux                          0              8510   6589  RISE       1
I__193/O                                  InMux                        662              9172   6589  RISE       1
uart.timer_Count_fast_6_LC_14_20_2/in3    LogicCell40_SEQ_MODE_1000      0              9172   6589  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_6_LC_14_20_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_2_LC_13_18_4/lcout
Path End         : uart.bit_Count_2_LC_13_18_4/in3
Capture Clock    : uart.bit_Count_2_LC_13_18_4/clk
Setup Constraint : 10470p
Path slack       : 6589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__606/I                                                 ClkMux                         0              5132  RISE       1
I__606/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_13_18_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_2_LC_13_18_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410      7  RISE      10
I__519/I                           LocalMux                       0              7410   6589  RISE       1
I__519/O                           LocalMux                    1099              8510   6589  RISE       1
I__526/I                           InMux                          0              8510   6589  RISE       1
I__526/O                           InMux                        662              9172   6589  RISE       1
uart.bit_Count_2_LC_13_18_4/in3    LogicCell40_SEQ_MODE_1000      0              9172   6589  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__606/I                                                 ClkMux                         0              5132  RISE       1
I__606/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_13_18_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.timer_Count_7_LC_14_20_0/in3
Capture Clock    : uart.timer_Count_7_LC_14_20_0/clk
Setup Constraint : 10470p
Path slack       : 6589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5397  RISE      14
I__223/I                             LocalMux                       0              7410   6589  RISE       1
I__223/O                             LocalMux                    1099              8510   6589  RISE       1
I__234/I                             InMux                          0              8510   6589  RISE       1
I__234/O                             InMux                        662              9172   6589  RISE       1
uart.timer_Count_7_LC_14_20_0/in3    LogicCell40_SEQ_MODE_1000      0              9172   6589  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_14_20_4/lcout
Path End         : uart.timer_Count_0_LC_14_20_4/in3
Capture Clock    : uart.timer_Count_0_LC_14_20_4/clk
Setup Constraint : 10470p
Path slack       : 6589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_14_20_4/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_14_20_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5251  RISE       5
I__280/I                             LocalMux                       0              7410   6589  RISE       1
I__280/O                             LocalMux                    1099              8510   6589  RISE       1
I__285/I                             InMux                          0              8510   6589  RISE       1
I__285/O                             InMux                        662              9172   6589  RISE       1
uart.timer_Count_0_LC_14_20_4/in3    LogicCell40_SEQ_MODE_1000      0              9172   6589  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_14_20_4/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_1_LC_13_17_2/lcout
Path End         : uart.bit_Count_1_LC_13_17_2/in3
Capture Clock    : uart.bit_Count_1_LC_13_17_2/clk
Setup Constraint : 10470p
Path slack       : 6589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__609/I                                                 ClkMux                         0              5132  RISE       1
I__609/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_13_17_2/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_1_LC_13_17_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   -655  RISE      12
I__395/I                           LocalMux                       0              7410   6589  RISE       1
I__395/O                           LocalMux                    1099              8510   6589  RISE       1
I__402/I                           InMux                          0              8510   6589  RISE       1
I__402/O                           InMux                        662              9172   6589  RISE       1
uart.bit_Count_1_LC_13_17_2/in3    LogicCell40_SEQ_MODE_1000      0              9172   6589  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__609/I                                                 ClkMux                         0              5132  RISE       1
I__609/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_13_17_2/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.state_4_LC_15_18_1/in3
Capture Clock    : uart.state_4_LC_15_18_1/clk
Setup Constraint : 10470p
Path slack       : 6589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)   10470
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15761

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4642  RISE      14
I__419/I                       LocalMux                       0              7410   6589  RISE       1
I__419/O                       LocalMux                    1099              8510   6589  RISE       1
I__429/I                       InMux                          0              8510   6589  RISE       1
I__429/O                       InMux                        662              9172   6589  RISE       1
uart.state_4_LC_15_18_1/in3    LogicCell40_SEQ_MODE_1000      0              9172   6589  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart_input_debug
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5777
---------------------------------------   ---- 
End-of-path arrival time (ps)             5777
 
Data path
pin name                                    model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
uart_input                                  Pc2Drone                    0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in         IO_PAD                      0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT                  IO_PAD                    510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001    490              1000   +INF  FALL       1
I__626/I                                    Odrv4                       0              1000   +INF  FALL       1
I__626/O                                    Odrv4                     649              1649   +INF  FALL       1
I__630/I                                    LocalMux                    0              1649   +INF  FALL       1
I__630/O                                    LocalMux                  768              2417   +INF  FALL       1
I__634/I                                    IoInMux                     0              2417   +INF  FALL       1
I__634/O                                    IoInMux                   503              2921   +INF  FALL       1
uart_input_debug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              2921   +INF  FALL       1
uart_input_debug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001    768              3689   +INF  FALL       1
uart_input_debug_obuf_iopad/DIN             IO_PAD                      0              3689   +INF  FALL       1
uart_input_debug_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2088              5777   +INF  FALL       1
uart_input_debug                            Pc2Drone                    0              5777   +INF  FALL       1


++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_1_LC_15_16_2/in0
Capture Clock    : uart.data_Aux_esr_1_LC_15_16_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7304
---------------------------------------   ---- 
End-of-path arrival time (ps)             7304
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__627/I                             Odrv12                         0              1000   +INF  FALL       1
I__627/O                             Odrv12                      1232              2232   +INF  FALL       1
I__631/I                             Span12Mux_v                    0              2232   +INF  FALL       1
I__631/O                             Span12Mux_v                 1073              3305   +INF  FALL       1
I__635/I                             Span12Mux_h                    0              3305   +INF  FALL       1
I__635/O                             Span12Mux_h                 1232              4536   +INF  FALL       1
I__639/I                             Sp12to4                        0              4536   +INF  FALL       1
I__639/O                             Sp12to4                      848              5384   +INF  FALL       1
I__646/I                             Span4Mux_v                     0              5384   +INF  FALL       1
I__646/O                             Span4Mux_v                   649              6033   +INF  FALL       1
I__653/I                             LocalMux                       0              6033   +INF  FALL       1
I__653/O                             LocalMux                     768              6801   +INF  FALL       1
I__660/I                             InMux                          0              6801   +INF  FALL       1
I__660/O                             InMux                        503              7304   +INF  FALL       1
uart.data_Aux_esr_1_LC_15_16_2/in0   LogicCell40_SEQ_MODE_1000      0              7304   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__618/I                                                 ClkMux                         0              5132  RISE       1
I__618/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_1_LC_15_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_3_LC_16_18_2/in0
Capture Clock    : uart.data_Aux_esr_3_LC_16_18_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7903
---------------------------------------   ---- 
End-of-path arrival time (ps)             7903
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  FALL       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490               950   +INF  FALL       1
I__627/I                             Odrv12                         0               950   +INF  FALL       1
I__627/O                             Odrv12                      1232              2182   +INF  FALL       1
I__631/I                             Span12Mux_v                    0              2182   +INF  FALL       1
I__631/O                             Span12Mux_v                 1073              3255   +INF  FALL       1
I__635/I                             Span12Mux_h                    0              3255   +INF  FALL       1
I__635/O                             Span12Mux_h                 1232              4486   +INF  FALL       1
I__639/I                             Sp12to4                        0              4486   +INF  FALL       1
I__639/O                             Sp12to4                      848              5334   +INF  FALL       1
I__646/I                             Span4Mux_v                     0              5334   +INF  FALL       1
I__646/O                             Span4Mux_v                   649              5983   +INF  FALL       1
I__654/I                             Span4Mux_v                     0              5983   +INF  FALL       1
I__654/O                             Span4Mux_v                   649              6632   +INF  FALL       1
I__661/I                             LocalMux                       0              6632   +INF  FALL       1
I__661/O                             LocalMux                     768              7400   +INF  FALL       1
I__668/I                             InMux                          0              7400   +INF  FALL       1
I__668/O                             InMux                        503              7903   +INF  FALL       1
uart.data_Aux_esr_3_LC_16_18_2/in0   LogicCell40_SEQ_MODE_1000      0              7903   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__616/I                                                 ClkMux                         0              5132  RISE       1
I__616/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_3_LC_16_18_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_4_LC_17_19_5/lcout
Path End         : data[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6949
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14359
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__617/I                                                 ClkMux                         0              5132  RISE       1
I__617/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_17_19_5/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_4_LC_17_19_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       1
I__687/I                          Odrv4                          0              7410   +INF  RISE       1
I__687/O                          Odrv4                        596              8006   +INF  RISE       1
I__688/I                          Span4Mux_v                     0              8006   +INF  RISE       1
I__688/O                          Span4Mux_v                   596              8602   +INF  RISE       1
I__689/I                          Span4Mux_v                     0              8602   +INF  RISE       1
I__689/O                          Span4Mux_v                   596              9198   +INF  RISE       1
I__690/I                          Span4Mux_s3_v                  0              9198   +INF  RISE       1
I__690/O                          Span4Mux_s3_v                543              9741   +INF  RISE       1
I__691/I                          LocalMux                       0              9741   +INF  RISE       1
I__691/O                          LocalMux                    1099             10841   +INF  RISE       1
I__692/I                          IoInMux                        0             10841   +INF  RISE       1
I__692/O                          IoInMux                      662             11503   +INF  RISE       1
data_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             11503   +INF  RISE       1
data_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             12271   +INF  FALL       1
data_obuf_4_iopad/DIN             IO_PAD                         0             12271   +INF  FALL       1
data_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                      2088             14359   +INF  FALL       1
data[4]                           Pc2Drone                       0             14359   +INF  FALL       1


++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_7_LC_17_18_7/lcout
Path End         : data[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7890
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15300
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_17_18_7/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_7_LC_17_18_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       1
I__696/I                          Odrv12                         0              7410   +INF  RISE       1
I__696/O                          Odrv12                      1073              8483   +INF  RISE       1
I__697/I                          Span12Mux_v                    0              8483   +INF  RISE       1
I__697/O                          Span12Mux_v                  980              9463   +INF  RISE       1
I__698/I                          Sp12to4                        0              9463   +INF  RISE       1
I__698/O                          Sp12to4                      596             10059   +INF  RISE       1
I__699/I                          IoSpan4Mux                     0             10059   +INF  RISE       1
I__699/O                          IoSpan4Mux                   622             10682   +INF  RISE       1
I__700/I                          LocalMux                       0             10682   +INF  RISE       1
I__700/O                          LocalMux                    1099             11781   +INF  RISE       1
I__701/I                          IoInMux                        0             11781   +INF  RISE       1
I__701/O                          IoInMux                      662             12443   +INF  RISE       1
data_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             12443   +INF  RISE       1
data_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             13212   +INF  FALL       1
data_obuf_7_iopad/DIN             IO_PAD                         0             13212   +INF  FALL       1
data_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                      2088             15300   +INF  FALL       1
data[7]                           Pc2Drone                       0             15300   +INF  FALL       1


++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_6_LC_17_18_6/lcout
Path End         : data[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8234
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15644
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_17_18_6/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_6_LC_17_18_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       1
I__706/I                          Odrv12                         0              7410   +INF  RISE       1
I__706/O                          Odrv12                      1073              8483   +INF  RISE       1
I__707/I                          Span12Mux_v                    0              8483   +INF  RISE       1
I__707/O                          Span12Mux_v                  980              9463   +INF  RISE       1
I__708/I                          Sp12to4                        0              9463   +INF  RISE       1
I__708/O                          Sp12to4                      596             10059   +INF  RISE       1
I__709/I                          Span4Mux_s0_v                  0             10059   +INF  RISE       1
I__709/O                          Span4Mux_s0_v                344             10404   +INF  RISE       1
I__710/I                          IoSpan4Mux                     0             10404   +INF  RISE       1
I__710/O                          IoSpan4Mux                   622             11026   +INF  RISE       1
I__711/I                          LocalMux                       0             11026   +INF  RISE       1
I__711/O                          LocalMux                    1099             12125   +INF  RISE       1
I__712/I                          IoInMux                        0             12125   +INF  RISE       1
I__712/O                          IoInMux                      662             12788   +INF  RISE       1
data_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             12788   +INF  RISE       1
data_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             13556   +INF  FALL       1
data_obuf_6_iopad/DIN             IO_PAD                         0             13556   +INF  FALL       1
data_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2088             15644   +INF  FALL       1
data[6]                           Pc2Drone                       0             15644   +INF  FALL       1


++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_5_LC_17_18_5/lcout
Path End         : data[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7267
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14677
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_17_18_5/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_5_LC_17_18_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       1
I__713/I                          Odrv12                         0              7410   +INF  RISE       1
I__713/O                          Odrv12                      1073              8483   +INF  RISE       1
I__714/I                          Span12Mux_v                    0              8483   +INF  RISE       1
I__714/O                          Span12Mux_v                  980              9463   +INF  RISE       1
I__715/I                          Sp12to4                        0              9463   +INF  RISE       1
I__715/O                          Sp12to4                      596             10059   +INF  RISE       1
I__716/I                          LocalMux                       0             10059   +INF  RISE       1
I__716/O                          LocalMux                    1099             11159   +INF  RISE       1
I__717/I                          IoInMux                        0             11159   +INF  RISE       1
I__717/O                          IoInMux                      662             11821   +INF  RISE       1
data_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             11821   +INF  RISE       1
data_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             12589   +INF  FALL       1
data_obuf_5_iopad/DIN             IO_PAD                         0             12589   +INF  FALL       1
data_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                      2088             14677   +INF  FALL       1
data[5]                           Pc2Drone                       0             14677   +INF  FALL       1


++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_3_LC_17_18_3/lcout
Path End         : data[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8843
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16253
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_17_18_3/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_3_LC_17_18_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       1
I__721/I                          Odrv12                         0              7410   +INF  RISE       1
I__721/O                          Odrv12                      1073              8483   +INF  RISE       1
I__722/I                          Span12Mux_v                    0              8483   +INF  RISE       1
I__722/O                          Span12Mux_v                  980              9463   +INF  RISE       1
I__723/I                          Sp12to4                        0              9463   +INF  RISE       1
I__723/O                          Sp12to4                      596             10059   +INF  RISE       1
I__724/I                          Span4Mux_h                     0             10059   +INF  RISE       1
I__724/O                          Span4Mux_h                   517             10576   +INF  RISE       1
I__725/I                          Span4Mux_h                     0             10576   +INF  RISE       1
I__725/O                          Span4Mux_h                   517             11092   +INF  RISE       1
I__726/I                          Span4Mux_s3_v                  0             11092   +INF  RISE       1
I__726/O                          Span4Mux_s3_v                543             11635   +INF  RISE       1
I__727/I                          LocalMux                       0             11635   +INF  RISE       1
I__727/O                          LocalMux                    1099             12735   +INF  RISE       1
I__728/I                          IoInMux                        0             12735   +INF  RISE       1
I__728/O                          IoInMux                      662             13397   +INF  RISE       1
data_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             13397   +INF  RISE       1
data_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             14165   +INF  FALL       1
data_obuf_3_iopad/DIN             IO_PAD                         0             14165   +INF  FALL       1
data_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2088             16253   +INF  FALL       1
data[3]                           Pc2Drone                       0             16253   +INF  FALL       1


++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_2_LC_17_18_2/lcout
Path End         : data[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8565
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15975
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_17_18_2/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_2_LC_17_18_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       1
I__731/I                          Odrv12                         0              7410   +INF  RISE       1
I__731/O                          Odrv12                      1073              8483   +INF  RISE       1
I__732/I                          Span12Mux_v                    0              8483   +INF  RISE       1
I__732/O                          Span12Mux_v                  980              9463   +INF  RISE       1
I__733/I                          Span12Mux_s8_h                 0              9463   +INF  RISE       1
I__733/O                          Span12Mux_s8_h               755             10218   +INF  RISE       1
I__734/I                          Sp12to4                        0             10218   +INF  RISE       1
I__734/O                          Sp12to4                      596             10814   +INF  RISE       1
I__735/I                          Span4Mux_s3_v                  0             10814   +INF  RISE       1
I__735/O                          Span4Mux_s3_v                543             11357   +INF  RISE       1
I__736/I                          LocalMux                       0             11357   +INF  RISE       1
I__736/O                          LocalMux                    1099             12457   +INF  RISE       1
I__737/I                          IoInMux                        0             12457   +INF  RISE       1
I__737/O                          IoInMux                      662             13119   +INF  RISE       1
data_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             13119   +INF  RISE       1
data_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             13887   +INF  FALL       1
data_obuf_2_iopad/DIN             IO_PAD                         0             13887   +INF  FALL       1
data_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2088             15975   +INF  FALL       1
data[2]                           Pc2Drone                       0             15975   +INF  FALL       1


++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_1_LC_17_18_1/lcout
Path End         : data[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8433
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15843
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_1_LC_17_18_1/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_1_LC_17_18_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       1
I__472/I                          Odrv12                         0              7410   +INF  RISE       1
I__472/O                          Odrv12                      1073              8483   +INF  RISE       1
I__473/I                          Span12Mux_v                    0              8483   +INF  RISE       1
I__473/O                          Span12Mux_v                  980              9463   +INF  RISE       1
I__474/I                          Sp12to4                        0              9463   +INF  RISE       1
I__474/O                          Sp12to4                      596             10059   +INF  RISE       1
I__475/I                          Span4Mux_s3_v                  0             10059   +INF  RISE       1
I__475/O                          Span4Mux_s3_v                543             10602   +INF  RISE       1
I__476/I                          IoSpan4Mux                     0             10602   +INF  RISE       1
I__476/O                          IoSpan4Mux                   622             11225   +INF  RISE       1
I__477/I                          LocalMux                       0             11225   +INF  RISE       1
I__477/O                          LocalMux                    1099             12324   +INF  RISE       1
I__478/I                          IoInMux                        0             12324   +INF  RISE       1
I__478/O                          IoInMux                      662             12986   +INF  RISE       1
data_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             12986   +INF  RISE       1
data_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             13755   +INF  FALL       1
data_obuf_1_iopad/DIN             IO_PAD                         0             13755   +INF  FALL       1
data_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2088             15843   +INF  FALL       1
data[1]                           Pc2Drone                       0             15843   +INF  FALL       1


++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_0_LC_17_18_0/lcout
Path End         : data[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7135
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14545
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_0_LC_17_18_0/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_0_LC_17_18_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       1
I__483/I                          Odrv12                         0              7410   +INF  RISE       1
I__483/O                          Odrv12                      1073              8483   +INF  RISE       1
I__484/I                          Span12Mux_v                    0              8483   +INF  RISE       1
I__484/O                          Span12Mux_v                  980              9463   +INF  RISE       1
I__485/I                          Span12Mux_s5_v                 0              9463   +INF  RISE       1
I__485/O                          Span12Mux_s5_v               464              9927   +INF  RISE       1
I__486/I                          LocalMux                       0              9927   +INF  RISE       1
I__486/O                          LocalMux                    1099             11026   +INF  RISE       1
I__487/I                          IoInMux                        0             11026   +INF  RISE       1
I__487/O                          IoInMux                      662             11688   +INF  RISE       1
data_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             11688   +INF  RISE       1
data_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             12457   +INF  FALL       1
data_obuf_0_iopad/DIN             IO_PAD                         0             12457   +INF  FALL       1
data_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2088             14545   +INF  FALL       1
data[0]                           Pc2Drone                       0             14545   +INF  FALL       1


++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_15_21_3/lcout
Path End         : data_rdy
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7452
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14862
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__605/I                                                 ClkMux                         0              5132  RISE       1
I__605/O                                                 ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_15_21_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_15_21_3/lcout      LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       1
I__466/I                            Odrv12                         0              7410   +INF  RISE       1
I__466/O                            Odrv12                      1073              8483   +INF  RISE       1
I__467/I                            Sp12to4                        0              8483   +INF  RISE       1
I__467/O                            Sp12to4                      596              9079   +INF  RISE       1
I__468/I                            Span4Mux_s3_v                  0              9079   +INF  RISE       1
I__468/O                            Span4Mux_s3_v                543              9622   +INF  RISE       1
I__469/I                            IoSpan4Mux                     0              9622   +INF  RISE       1
I__469/O                            IoSpan4Mux                   622             10245   +INF  RISE       1
I__470/I                            LocalMux                       0             10245   +INF  RISE       1
I__470/O                            LocalMux                    1099             11344   +INF  RISE       1
I__471/I                            IoInMux                        0             11344   +INF  RISE       1
I__471/O                            IoInMux                      662             12006   +INF  RISE       1
data_rdy_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             12006   +INF  RISE       1
data_rdy_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             12774   +INF  FALL       1
data_rdy_obuf_iopad/DIN             IO_PAD                         0             12774   +INF  FALL       1
data_rdy_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             14862   +INF  FALL       1
data_rdy                            Pc2Drone                       0             14862   +INF  FALL       1


++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_7_LC_14_17_2/in0
Capture Clock    : uart.data_Aux_esr_7_LC_14_17_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             5808
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__628/I                             Odrv12                         0              1000   +INF  FALL       1
I__628/O                             Odrv12                      1232              2232   +INF  FALL       1
I__632/I                             Span12Mux_v                    0              2232   +INF  FALL       1
I__632/O                             Span12Mux_v                 1073              3305   +INF  FALL       1
I__636/I                             Span12Mux_h                    0              3305   +INF  FALL       1
I__636/O                             Span12Mux_h                 1232              4536   +INF  FALL       1
I__641/I                             LocalMux                       0              4536   +INF  FALL       1
I__641/O                             LocalMux                     768              5305   +INF  FALL       1
I__648/I                             InMux                          0              5305   +INF  FALL       1
I__648/O                             InMux                        503              5808   +INF  FALL       1
uart.data_Aux_esr_7_LC_14_17_2/in0   LogicCell40_SEQ_MODE_1000      0              5808   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__613/I                                                 ClkMux                         0              5132  RISE       1
I__613/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_7_LC_14_17_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_2_LC_16_17_0/in0
Capture Clock    : uart.data_Aux_esr_2_LC_16_17_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5758
---------------------------------------   ---- 
End-of-path arrival time (ps)             5758
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  FALL       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490               950   +INF  FALL       1
I__628/I                             Odrv12                         0               950   +INF  FALL       1
I__628/O                             Odrv12                      1232              2182   +INF  FALL       1
I__632/I                             Span12Mux_v                    0              2182   +INF  FALL       1
I__632/O                             Span12Mux_v                 1073              3255   +INF  FALL       1
I__636/I                             Span12Mux_h                    0              3255   +INF  FALL       1
I__636/O                             Span12Mux_h                 1232              4486   +INF  FALL       1
I__642/I                             LocalMux                       0              4486   +INF  FALL       1
I__642/O                             LocalMux                     768              5255   +INF  FALL       1
I__649/I                             InMux                          0              5255   +INF  FALL       1
I__649/O                             InMux                        503              5758   +INF  FALL       1
uart.data_Aux_esr_2_LC_16_17_0/in0   LogicCell40_SEQ_MODE_1000      0              5758   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__619/I                                                 ClkMux                         0              5132  RISE       1
I__619/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_2_LC_16_17_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_rdy_LC_15_21_3/in0
Capture Clock    : uart.data_rdy_LC_15_21_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             5808
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__629/I                             Odrv12                         0              1000   +INF  FALL       1
I__629/O                             Odrv12                      1232              2232   +INF  FALL       1
I__633/I                             Span12Mux_v                    0              2232   +INF  FALL       1
I__633/O                             Span12Mux_v                 1073              3305   +INF  FALL       1
I__638/I                             Span12Mux_h                    0              3305   +INF  FALL       1
I__638/O                             Span12Mux_h                 1232              4536   +INF  FALL       1
I__645/I                             LocalMux                       0              4536   +INF  FALL       1
I__645/O                             LocalMux                     768              5305   +INF  FALL       1
I__652/I                             InMux                          0              5305   +INF  FALL       1
I__652/O                             InMux                        503              5808   +INF  FALL       1
uart.data_rdy_LC_15_21_3/in0         LogicCell40_SEQ_MODE_1000      0              5808   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__605/I                                                 ClkMux                         0              5132  RISE       1
I__605/O                                                 ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_15_21_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.state_1_LC_13_19_6/in1
Capture Clock    : uart.state_1_LC_13_19_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1007
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6616
---------------------------------------   ---- 
End-of-path arrival time (ps)             6616
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__628/I                             Odrv12                         0              1000   +INF  FALL       1
I__628/O                             Odrv12                      1232              2232   +INF  FALL       1
I__632/I                             Span12Mux_v                    0              2232   +INF  FALL       1
I__632/O                             Span12Mux_v                 1073              3305   +INF  FALL       1
I__637/I                             Sp12to4                        0              3305   +INF  FALL       1
I__637/O                             Sp12to4                      848              4152   +INF  FALL       1
I__644/I                             Span4Mux_h                     0              4152   +INF  FALL       1
I__644/O                             Span4Mux_h                   543              4695   +INF  FALL       1
I__651/I                             Span4Mux_v                     0              4695   +INF  FALL       1
I__651/O                             Span4Mux_v                   649              5344   +INF  FALL       1
I__657/I                             LocalMux                       0              5344   +INF  FALL       1
I__657/O                             LocalMux                     768              6112   +INF  FALL       1
I__665/I                             InMux                          0              6112   +INF  FALL       1
I__665/O                             InMux                        503              6616   +INF  FALL       1
uart.state_1_LC_13_19_6/in1          LogicCell40_SEQ_MODE_1000      0              6616   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_1_LC_13_19_6/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.state_2_LC_13_19_5/in1
Capture Clock    : uart.state_2_LC_13_19_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1007
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6566
---------------------------------------   ---- 
End-of-path arrival time (ps)             6566
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  FALL       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490               950   +INF  FALL       1
I__628/I                             Odrv12                         0               950   +INF  FALL       1
I__628/O                             Odrv12                      1232              2182   +INF  FALL       1
I__632/I                             Span12Mux_v                    0              2182   +INF  FALL       1
I__632/O                             Span12Mux_v                 1073              3255   +INF  FALL       1
I__637/I                             Sp12to4                        0              3255   +INF  FALL       1
I__637/O                             Sp12to4                      848              4102   +INF  FALL       1
I__644/I                             Span4Mux_h                     0              4102   +INF  FALL       1
I__644/O                             Span4Mux_h                   543              4645   +INF  FALL       1
I__651/I                             Span4Mux_v                     0              4645   +INF  FALL       1
I__651/O                             Span4Mux_v                   649              5294   +INF  FALL       1
I__658/I                             LocalMux                       0              5294   +INF  FALL       1
I__658/O                             LocalMux                     768              6062   +INF  FALL       1
I__666/I                             InMux                          0              6062   +INF  FALL       1
I__666/O                             InMux                        503              6566   +INF  FALL       1
uart.state_2_LC_13_19_5/in1          LogicCell40_SEQ_MODE_1000      0              6566   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_2_LC_13_19_5/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_4_LC_17_16_5/in0
Capture Clock    : uart.data_Aux_esr_4_LC_17_16_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7304
---------------------------------------   ---- 
End-of-path arrival time (ps)             7304
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__627/I                             Odrv12                         0              1000   +INF  FALL       1
I__627/O                             Odrv12                      1232              2232   +INF  FALL       1
I__631/I                             Span12Mux_v                    0              2232   +INF  FALL       1
I__631/O                             Span12Mux_v                 1073              3305   +INF  FALL       1
I__635/I                             Span12Mux_h                    0              3305   +INF  FALL       1
I__635/O                             Span12Mux_h                 1232              4536   +INF  FALL       1
I__640/I                             Sp12to4                        0              4536   +INF  FALL       1
I__640/O                             Sp12to4                      848              5384   +INF  FALL       1
I__647/I                             Span4Mux_v                     0              5384   +INF  FALL       1
I__647/O                             Span4Mux_v                   649              6033   +INF  FALL       1
I__655/I                             LocalMux                       0              6033   +INF  FALL       1
I__655/O                             LocalMux                     768              6801   +INF  FALL       1
I__663/I                             InMux                          0              6801   +INF  FALL       1
I__663/O                             InMux                        503              7304   +INF  FALL       1
uart.data_Aux_esr_4_LC_17_16_5/in0   LogicCell40_SEQ_MODE_1000      0              7304   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__622/I                                                 ClkMux                         0              5132  RISE       1
I__622/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_4_LC_17_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_6_LC_17_20_0/in0
Capture Clock    : uart.data_Aux_esr_6_LC_17_20_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7903
---------------------------------------   ---- 
End-of-path arrival time (ps)             7903
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  FALL       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490               950   +INF  FALL       1
I__627/I                             Odrv12                         0               950   +INF  FALL       1
I__627/O                             Odrv12                      1232              2182   +INF  FALL       1
I__631/I                             Span12Mux_v                    0              2182   +INF  FALL       1
I__631/O                             Span12Mux_v                 1073              3255   +INF  FALL       1
I__635/I                             Span12Mux_h                    0              3255   +INF  FALL       1
I__635/O                             Span12Mux_h                 1232              4486   +INF  FALL       1
I__640/I                             Sp12to4                        0              4486   +INF  FALL       1
I__640/O                             Sp12to4                      848              5334   +INF  FALL       1
I__647/I                             Span4Mux_v                     0              5334   +INF  FALL       1
I__647/O                             Span4Mux_v                   649              5983   +INF  FALL       1
I__656/I                             Span4Mux_v                     0              5983   +INF  FALL       1
I__656/O                             Span4Mux_v                   649              6632   +INF  FALL       1
I__664/I                             LocalMux                       0              6632   +INF  FALL       1
I__664/O                             LocalMux                     768              7400   +INF  FALL       1
I__670/I                             InMux                          0              7400   +INF  FALL       1
I__670/O                             InMux                        503              7903   +INF  FALL       1
uart.data_Aux_esr_6_LC_17_20_0/in0   LogicCell40_SEQ_MODE_1000      0              7903   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__615/I                                                 ClkMux                         0              5132  RISE       1
I__615/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_6_LC_17_20_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_0_LC_17_17_1/in0
Capture Clock    : uart.data_Aux_esr_0_LC_17_17_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             5808
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__628/I                             Odrv12                         0              1000   +INF  FALL       1
I__628/O                             Odrv12                      1232              2232   +INF  FALL       1
I__632/I                             Span12Mux_v                    0              2232   +INF  FALL       1
I__632/O                             Span12Mux_v                 1073              3305   +INF  FALL       1
I__636/I                             Span12Mux_h                    0              3305   +INF  FALL       1
I__636/O                             Span12Mux_h                 1232              4536   +INF  FALL       1
I__643/I                             LocalMux                       0              4536   +INF  FALL       1
I__643/O                             LocalMux                     768              5305   +INF  FALL       1
I__650/I                             InMux                          0              5305   +INF  FALL       1
I__650/O                             InMux                        503              5808   +INF  FALL       1
uart.data_Aux_esr_0_LC_17_17_1/in0   LogicCell40_SEQ_MODE_1000      0              5808   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__621/I                                                 ClkMux                         0              5132  RISE       1
I__621/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_0_LC_17_17_1/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_5_LC_16_20_3/in3
Capture Clock    : uart.data_Aux_esr_5_LC_16_20_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -583
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7953
---------------------------------------   ---- 
End-of-path arrival time (ps)             7953
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__627/I                             Odrv12                         0              1000   +INF  FALL       1
I__627/O                             Odrv12                      1232              2232   +INF  FALL       1
I__631/I                             Span12Mux_v                    0              2232   +INF  FALL       1
I__631/O                             Span12Mux_v                 1073              3305   +INF  FALL       1
I__635/I                             Span12Mux_h                    0              3305   +INF  FALL       1
I__635/O                             Span12Mux_h                 1232              4536   +INF  FALL       1
I__639/I                             Sp12to4                        0              4536   +INF  FALL       1
I__639/O                             Sp12to4                      848              5384   +INF  FALL       1
I__646/I                             Span4Mux_v                     0              5384   +INF  FALL       1
I__646/O                             Span4Mux_v                   649              6033   +INF  FALL       1
I__654/I                             Span4Mux_v                     0              6033   +INF  FALL       1
I__654/O                             Span4Mux_v                   649              6682   +INF  FALL       1
I__662/I                             LocalMux                       0              6682   +INF  FALL       1
I__662/O                             LocalMux                     768              7450   +INF  FALL       1
I__669/I                             InMux                          0              7450   +INF  FALL       1
I__669/O                             InMux                        503              7953   +INF  FALL       1
uart.data_Aux_esr_5_LC_16_20_3/in3   LogicCell40_SEQ_MODE_1000      0              7953   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__612/I                                                 ClkMux                         0              5132  RISE       1
I__612/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_5_LC_16_20_3/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_0_LC_17_17_1/lcout
Path End         : uart.data_esr_0_LC_17_18_0/in1
Capture Clock    : uart.data_esr_0_LC_17_18_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__621/I                                                 ClkMux                         0              5132  RISE       1
I__621/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_0_LC_17_17_1/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_0_LC_17_17_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       1
I__488/I                              LocalMux                       0              7410   2662  FALL       1
I__488/O                              LocalMux                     768              8179   2662  FALL       1
I__489/I                              InMux                          0              8179   2662  FALL       1
I__489/O                              InMux                        503              8682   2662  FALL       1
uart.data_esr_0_LC_17_18_0/in1        LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_0_LC_17_18_0/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_3_LC_16_18_2/lcout
Path End         : uart.data_esr_3_LC_17_18_3/in3
Capture Clock    : uart.data_esr_3_LC_17_18_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__616/I                                                 ClkMux                         0              5132  RISE       1
I__616/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_3_LC_16_18_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_3_LC_16_18_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       1
I__729/I                              LocalMux                       0              7410   2662  FALL       1
I__729/O                              LocalMux                     768              8179   2662  FALL       1
I__730/I                              InMux                          0              8179   2662  FALL       1
I__730/O                              InMux                        503              8682   2662  FALL       1
uart.data_esr_3_LC_17_18_3/in3        LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_17_18_3/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_2_LC_16_17_0/lcout
Path End         : uart.data_esr_2_LC_17_18_2/in3
Capture Clock    : uart.data_esr_2_LC_17_18_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__619/I                                                 ClkMux                         0              5132  RISE       1
I__619/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_2_LC_16_17_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_2_LC_16_17_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       1
I__738/I                              LocalMux                       0              7410   2662  FALL       1
I__738/O                              LocalMux                     768              8179   2662  FALL       1
I__739/I                              InMux                          0              8179   2662  FALL       1
I__739/O                              InMux                        503              8682   2662  FALL       1
uart.data_esr_2_LC_17_18_2/in3        LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_17_18_2/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_15_20_5/lcout
Path End         : uart.timer_Count_1_LC_15_20_5/in0
Capture Clock    : uart.timer_Count_1_LC_15_20_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_15_20_5/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_15_20_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__272/I                             LocalMux                       0              7410   2662  FALL       1
I__272/O                             LocalMux                     768              8179   2662  FALL       1
I__277/I                             InMux                          0              8179   2662  FALL       1
I__277/O                             InMux                        503              8682   2662  FALL       1
uart.timer_Count_1_LC_15_20_5/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_15_20_5/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_15_20_2/lcout
Path End         : uart.timer_Count_5_LC_15_20_2/in3
Capture Clock    : uart.timer_Count_5_LC_15_20_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_15_20_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      15
I__299/I                             LocalMux                       0              7410   2662  FALL       1
I__299/O                             LocalMux                     768              8179   2662  FALL       1
I__310/I                             InMux                          0              8179   2662  FALL       1
I__310/O                             InMux                        503              8682   2662  FALL       1
uart.timer_Count_5_LC_15_20_2/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_15_19_7/lcout
Path End         : uart.timer_Count_2_LC_15_19_7/in3
Capture Clock    : uart.timer_Count_2_LC_15_19_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_15_19_7/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_15_19_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       9
I__349/I                             LocalMux                       0              7410   2662  FALL       1
I__349/O                             LocalMux                     768              8179   2662  FALL       1
I__355/I                             InMux                          0              8179   2662  FALL       1
I__355/O                             InMux                        503              8682   2662  FALL       1
uart.timer_Count_2_LC_15_19_7/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_15_19_7/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_15_19_7/lcout
Path End         : uart.timer_Count_3_LC_15_19_6/in0
Capture Clock    : uart.timer_Count_3_LC_15_19_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_15_19_7/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_15_19_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       9
I__349/I                             LocalMux                       0              7410   2662  FALL       1
I__349/O                             LocalMux                     768              8179   2662  FALL       1
I__356/I                             InMux                          0              8179   2662  FALL       1
I__356/O                             InMux                        503              8682   2662  FALL       1
uart.timer_Count_3_LC_15_19_6/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_15_19_6/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_15_19_7/lcout
Path End         : uart.timer_Count_4_LC_15_19_1/in3
Capture Clock    : uart.timer_Count_4_LC_15_19_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_15_19_7/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_15_19_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       9
I__349/I                             LocalMux                       0              7410   2662  FALL       1
I__349/O                             LocalMux                     768              8179   2662  FALL       1
I__357/I                             InMux                          0              8179   2662  FALL       1
I__357/O                             InMux                        503              8682   2662  FALL       1
uart.timer_Count_4_LC_15_19_1/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_15_19_6/lcout
Path End         : uart.timer_Count_3_LC_15_19_6/in3
Capture Clock    : uart.timer_Count_3_LC_15_19_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_15_19_6/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_15_19_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__364/I                             LocalMux                       0              7410   2662  FALL       1
I__364/O                             LocalMux                     768              8179   2662  FALL       1
I__370/I                             InMux                          0              8179   2662  FALL       1
I__370/O                             InMux                        503              8682   2662  FALL       1
uart.timer_Count_3_LC_15_19_6/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_15_19_6/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_15_19_6/lcout
Path End         : uart.timer_Count_4_LC_15_19_1/in2
Capture Clock    : uart.timer_Count_4_LC_15_19_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_15_19_6/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_15_19_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__364/I                             LocalMux                       0              7410   2662  FALL       1
I__364/O                             LocalMux                     768              8179   2662  FALL       1
I__371/I                             InMux                          0              8179   2662  FALL       1
I__371/O                             InMux                        503              8682   2662  FALL       1
I__377/I                             CascadeMux                     0              8682   2662  FALL       1
I__377/O                             CascadeMux                     0              8682   2662  FALL       1
uart.timer_Count_4_LC_15_19_1/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_15_19_1/lcout
Path End         : uart.timer_Count_4_LC_15_19_1/in0
Capture Clock    : uart.timer_Count_4_LC_15_19_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_15_19_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__246/I                             LocalMux                       0              7410   2662  FALL       1
I__246/O                             LocalMux                     768              8179   2662  FALL       1
I__254/I                             InMux                          0              8179   2662  FALL       1
I__254/O                             InMux                        503              8682   2662  FALL       1
uart.timer_Count_4_LC_15_19_1/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.state_4_LC_15_18_1/in3
Capture Clock    : uart.state_4_LC_15_18_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__419/I                       LocalMux                       0              7410   2662  FALL       1
I__419/O                       LocalMux                     768              8179   2662  FALL       1
I__429/I                       InMux                          0              8179   2662  FALL       1
I__429/O                       InMux                        503              8682   2662  FALL       1
uart.state_4_LC_15_18_1/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_14_20_4/lcout
Path End         : uart.timer_Count_1_LC_15_20_5/in3
Capture Clock    : uart.timer_Count_1_LC_15_20_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_14_20_4/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_14_20_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__279/I                             LocalMux                       0              7410   2662  FALL       1
I__279/O                             LocalMux                     768              8179   2662  FALL       1
I__284/I                             InMux                          0              8179   2662  FALL       1
I__284/O                             InMux                        503              8682   2662  FALL       1
uart.timer_Count_1_LC_15_20_5/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_15_20_5/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_rep1_LC_14_20_3/lcout
Path End         : uart.timer_Count_6_rep1_LC_14_20_3/in1
Capture Clock    : uart.timer_Count_6_rep1_LC_14_20_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_rep1_LC_14_20_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_rep1_LC_14_20_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       6
I__199/I                                  LocalMux                       0              7410   2662  FALL       1
I__199/O                                  LocalMux                     768              8179   2662  FALL       1
I__205/I                                  InMux                          0              8179   2662  FALL       1
I__205/O                                  InMux                        503              8682   2662  FALL       1
uart.timer_Count_6_rep1_LC_14_20_3/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_rep1_LC_14_20_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_fast_6_LC_14_20_2/lcout
Path End         : uart.timer_Count_fast_6_LC_14_20_2/in3
Capture Clock    : uart.timer_Count_fast_6_LC_14_20_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_6_LC_14_20_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_fast_6_LC_14_20_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__190/I                                  LocalMux                       0              7410   2662  FALL       1
I__190/O                                  LocalMux                     768              8179   2662  FALL       1
I__193/I                                  InMux                          0              8179   2662  FALL       1
I__193/O                                  InMux                        503              8682   2662  FALL       1
uart.timer_Count_fast_6_LC_14_20_2/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_6_LC_14_20_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_LC_14_20_1/lcout
Path End         : uart.timer_Count_6_LC_14_20_1/in1
Capture Clock    : uart.timer_Count_6_LC_14_20_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_14_20_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_LC_14_20_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__148/I                             LocalMux                       0              7410   2662  FALL       1
I__148/O                             LocalMux                     768              8179   2662  FALL       1
I__154/I                             InMux                          0              8179   2662  FALL       1
I__154/O                             InMux                        503              8682   2662  FALL       1
uart.timer_Count_6_LC_14_20_1/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_14_20_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_LC_14_20_1/lcout
Path End         : uart.timer_Count_7_LC_14_20_0/in2
Capture Clock    : uart.timer_Count_7_LC_14_20_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_14_20_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_LC_14_20_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__148/I                             LocalMux                       0              7410   2662  FALL       1
I__148/O                             LocalMux                     768              8179   2662  FALL       1
I__155/I                             InMux                          0              8179   2662  FALL       1
I__155/O                             InMux                        503              8682   2662  FALL       1
I__159/I                             CascadeMux                     0              8682   2662  FALL       1
I__159/O                             CascadeMux                     0              8682   2662  FALL       1
uart.timer_Count_7_LC_14_20_0/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.timer_Count_7_LC_14_20_0/in3
Capture Clock    : uart.timer_Count_7_LC_14_20_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__223/I                             LocalMux                       0              7410   2662  FALL       1
I__223/O                             LocalMux                     768              8179   2662  FALL       1
I__234/I                             InMux                          0              8179   2662  FALL       1
I__234/O                             InMux                        503              8682   2662  FALL       1
uart.timer_Count_7_LC_14_20_0/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_14_19_1/lcout
Path End         : uart.state_4_LC_15_18_1/in2
Capture Clock    : uart.state_4_LC_15_18_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_14_19_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__327/I                       LocalMux                       0              7410   2662  FALL       1
I__327/O                       LocalMux                     768              8179   2662  FALL       1
I__338/I                       InMux                          0              8179   2662  FALL       1
I__338/O                       InMux                        503              8682   2662  FALL       1
I__348/I                       CascadeMux                     0              8682   2662  FALL       1
I__348/O                       CascadeMux                     0              8682   2662  FALL       1
uart.state_4_LC_15_18_1/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_14_18_5/lcout
Path End         : uart.bit_Count_0_LC_14_18_5/in0
Capture Clock    : uart.bit_Count_0_LC_14_18_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__610/I                                                 ClkMux                         0              5132  RISE       1
I__610/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_14_18_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_14_18_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__542/I                           LocalMux                       0              7410   2662  FALL       1
I__542/O                           LocalMux                     768              8179   2662  FALL       1
I__551/I                           InMux                          0              8179   2662  FALL       1
I__551/O                           InMux                        503              8682   2662  FALL       1
uart.bit_Count_0_LC_14_18_5/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__610/I                                                 ClkMux                         0              5132  RISE       1
I__610/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_14_18_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_1_LC_13_19_6/lcout
Path End         : uart.state_2_LC_13_19_5/in0
Capture Clock    : uart.state_2_LC_13_19_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_1_LC_13_19_6/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_1_LC_13_19_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__111/I                       LocalMux                       0              7410   2662  FALL       1
I__111/O                       LocalMux                     768              8179   2662  FALL       1
I__114/I                       InMux                          0              8179   2662  FALL       1
I__114/O                       InMux                        503              8682   2662  FALL       1
uart.state_2_LC_13_19_5/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_2_LC_13_19_5/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_2_LC_13_19_5/lcout
Path End         : uart.state_1_LC_13_19_6/in2
Capture Clock    : uart.state_1_LC_13_19_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_2_LC_13_19_5/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_2_LC_13_19_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__116/I                       LocalMux                       0              7410   2662  FALL       1
I__116/O                       LocalMux                     768              8179   2662  FALL       1
I__119/I                       InMux                          0              8179   2662  FALL       1
I__119/O                       InMux                        503              8682   2662  FALL       1
I__122/I                       CascadeMux                     0              8682   2662  FALL       1
I__122/O                       CascadeMux                     0              8682   2662  FALL       1
uart.state_1_LC_13_19_6/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_1_LC_13_19_6/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_2_LC_13_19_5/lcout
Path End         : uart.state_2_LC_13_19_5/in3
Capture Clock    : uart.state_2_LC_13_19_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_2_LC_13_19_5/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_2_LC_13_19_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__116/I                       LocalMux                       0              7410   2662  FALL       1
I__116/O                       LocalMux                     768              8179   2662  FALL       1
I__120/I                       InMux                          0              8179   2662  FALL       1
I__120/O                       InMux                        503              8682   2662  FALL       1
uart.state_2_LC_13_19_5/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_2_LC_13_19_5/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_2_LC_13_18_4/lcout
Path End         : uart.bit_Count_2_LC_13_18_4/in3
Capture Clock    : uart.bit_Count_2_LC_13_18_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__606/I                                                 ClkMux                         0              5132  RISE       1
I__606/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_13_18_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_2_LC_13_18_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      10
I__519/I                           LocalMux                       0              7410   2662  FALL       1
I__519/O                           LocalMux                     768              8179   2662  FALL       1
I__526/I                           InMux                          0              8179   2662  FALL       1
I__526/O                           InMux                        503              8682   2662  FALL       1
uart.bit_Count_2_LC_13_18_4/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__606/I                                                 ClkMux                         0              5132  RISE       1
I__606/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_13_18_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_1_LC_13_17_2/lcout
Path End         : uart.bit_Count_1_LC_13_17_2/in3
Capture Clock    : uart.bit_Count_1_LC_13_17_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__609/I                                                 ClkMux                         0              5132  RISE       1
I__609/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_13_17_2/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_1_LC_13_17_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__395/I                           LocalMux                       0              7410   2662  FALL       1
I__395/O                           LocalMux                     768              8179   2662  FALL       1
I__402/I                           InMux                          0              8179   2662  FALL       1
I__402/O                           InMux                        503              8682   2662  FALL       1
uart.bit_Count_1_LC_13_17_2/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__609/I                                                 ClkMux                         0              5132  RISE       1
I__609/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_13_17_2/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_14_20_4/lcout
Path End         : uart.timer_Count_0_LC_14_20_4/in3
Capture Clock    : uart.timer_Count_0_LC_14_20_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_14_20_4/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_14_20_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__280/I                             LocalMux                       0              7410   2662  FALL       1
I__280/O                             LocalMux                     768              8179   2662  FALL       1
I__285/I                             InMux                          0              8179   2662  FALL       1
I__285/O                             InMux                        503              8682   2662  FALL       1
uart.timer_Count_0_LC_14_20_4/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_14_20_4/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_15_20_2/lcout
Path End         : uart.timer_Count_7_LC_14_20_0/in0
Capture Clock    : uart.timer_Count_7_LC_14_20_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_15_20_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      15
I__301/I                             LocalMux                       0              7410   2662  FALL       1
I__301/O                             LocalMux                     768              8179   2662  FALL       1
I__312/I                             InMux                          0              8179   2662  FALL       1
I__312/O                             InMux                        503              8682   2662  FALL       1
uart.timer_Count_7_LC_14_20_0/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_15_20_2/lcout
Path End         : uart.timer_Count_fast_6_LC_14_20_2/in0
Capture Clock    : uart.timer_Count_fast_6_LC_14_20_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_15_20_2/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      15
I__301/I                                LocalMux                       0              7410   2662  FALL       1
I__301/O                                LocalMux                     768              8179   2662  FALL       1
I__313/I                                InMux                          0              8179   2662  FALL       1
I__313/O                                InMux                        503              8682   2662  FALL       1
uart.timer_Count_fast_6_LC_14_20_2/in0  LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_6_LC_14_20_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_15_20_2/lcout
Path End         : uart.timer_Count_6_LC_14_20_1/in3
Capture Clock    : uart.timer_Count_6_LC_14_20_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_15_20_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      15
I__301/I                             LocalMux                       0              7410   2662  FALL       1
I__301/O                             LocalMux                     768              8179   2662  FALL       1
I__314/I                             InMux                          0              8179   2662  FALL       1
I__314/O                             InMux                        503              8682   2662  FALL       1
uart.timer_Count_6_LC_14_20_1/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_14_20_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_15_20_2/lcout
Path End         : uart.timer_Count_6_rep1_LC_14_20_3/in3
Capture Clock    : uart.timer_Count_6_rep1_LC_14_20_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_15_20_2/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      15
I__301/I                                LocalMux                       0              7410   2662  FALL       1
I__301/O                                LocalMux                     768              8179   2662  FALL       1
I__315/I                                InMux                          0              8179   2662  FALL       1
I__315/O                                InMux                        503              8682   2662  FALL       1
uart.timer_Count_6_rep1_LC_14_20_3/in3  LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_rep1_LC_14_20_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_14_20_4/lcout
Path End         : uart.timer_Count_5_LC_15_20_2/in2
Capture Clock    : uart.timer_Count_5_LC_15_20_2/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1855
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9265
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_14_20_4/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_14_20_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__279/I                                      LocalMux                       0              7410   2662  FALL       1
I__279/O                                      LocalMux                     768              8179   2662  FALL       1
I__283/I                                      InMux                          0              8179   3245  FALL       1
I__283/O                                      InMux                        503              8682   3245  FALL       1
uart.timer_Count_RNIH8CL1_0_LC_15_20_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
uart.timer_Count_RNIH8CL1_0_LC_15_20_1/ltout  LogicCell40_SEQ_MODE_0000    583              9265   3245  RISE       1
I__380/I                                      CascadeMux                     0              9265   3245  RISE       1
I__380/O                                      CascadeMux                     0              9265   3245  RISE       1
uart.timer_Count_5_LC_15_20_2/in2             LogicCell40_SEQ_MODE_1000      0              9265   3245  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_14_18_5/lcout
Path End         : uart.bit_Count_1_LC_13_17_2/in2
Capture Clock    : uart.bit_Count_1_LC_13_17_2/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1855
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9265
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__610/I                                                 ClkMux                         0              5132  RISE       1
I__610/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_14_18_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_14_18_5/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__549/I                                 LocalMux                       0              7410   3245  FALL       1
I__549/O                                 LocalMux                     768              8179   3245  FALL       1
I__562/I                                 InMux                          0              8179   3245  FALL       1
I__562/O                                 InMux                        503              8682   3245  FALL       1
uart.bit_Count_RNO_0_1_LC_13_17_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
uart.bit_Count_RNO_0_1_LC_13_17_1/ltout  LogicCell40_SEQ_MODE_0000    583              9265   3245  RISE       1
I__109/I                                 CascadeMux                     0              9265   3245  RISE       1
I__109/O                                 CascadeMux                     0              9265   3245  RISE       1
uart.bit_Count_1_LC_13_17_2/in2          LogicCell40_SEQ_MODE_1000      0              9265   3245  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__609/I                                                 ClkMux                         0              5132  RISE       1
I__609/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_13_17_2/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_6_LC_17_20_0/lcout
Path End         : uart.data_esr_6_LC_17_18_6/in0
Capture Clock    : uart.data_esr_6_LC_17_18_6/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__615/I                                                 ClkMux                         0              5132  RISE       1
I__615/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_6_LC_17_20_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_6_LC_17_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL       1
I__623/I                              Odrv4                          0              7410   3311  FALL       1
I__623/O                              Odrv4                        649              8059   3311  FALL       1
I__624/I                              LocalMux                       0              8059   3311  FALL       1
I__624/O                              LocalMux                     768              8828   3311  FALL       1
I__625/I                              InMux                          0              8828   3311  FALL       1
I__625/O                              InMux                        503              9331   3311  FALL       1
uart.data_esr_6_LC_17_18_6/in0        LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_17_18_6/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_4_LC_17_16_5/lcout
Path End         : uart.data_esr_4_LC_17_19_5/in3
Capture Clock    : uart.data_esr_4_LC_17_19_5/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__622/I                                                 ClkMux                         0              5132  RISE       1
I__622/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_4_LC_17_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_4_LC_17_16_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL       1
I__693/I                              Odrv4                          0              7410   3311  FALL       1
I__693/O                              Odrv4                        649              8059   3311  FALL       1
I__694/I                              LocalMux                       0              8059   3311  FALL       1
I__694/O                              LocalMux                     768              8828   3311  FALL       1
I__695/I                              InMux                          0              8828   3311  FALL       1
I__695/O                              InMux                        503              9331   3311  FALL       1
uart.data_esr_4_LC_17_19_5/in3        LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__617/I                                                 ClkMux                         0              5132  RISE       1
I__617/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_17_19_5/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_5_LC_16_20_3/lcout
Path End         : uart.data_esr_5_LC_17_18_5/in3
Capture Clock    : uart.data_esr_5_LC_17_18_5/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__612/I                                                 ClkMux                         0              5132  RISE       1
I__612/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_5_LC_16_20_3/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_5_LC_16_20_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL       1
I__718/I                              Odrv4                          0              7410   3311  FALL       1
I__718/O                              Odrv4                        649              8059   3311  FALL       1
I__719/I                              LocalMux                       0              8059   3311  FALL       1
I__719/O                              LocalMux                     768              8828   3311  FALL       1
I__720/I                              InMux                          0              8828   3311  FALL       1
I__720/O                              InMux                        503              9331   3311  FALL       1
uart.data_esr_5_LC_17_18_5/in3        LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_17_18_5/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_14_19_1/lcout
Path End         : uart.state_1_LC_13_19_6/in0
Capture Clock    : uart.state_1_LC_13_19_6/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_14_19_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__322/I                       Odrv4                          0              7410   3311  FALL       1
I__322/O                       Odrv4                        649              8059   3311  FALL       1
I__330/I                       LocalMux                       0              8059   3311  FALL       1
I__330/O                       LocalMux                     768              8828   3311  FALL       1
I__342/I                       InMux                          0              8828   3311  FALL       1
I__342/O                       InMux                        503              9331   3311  FALL       1
uart.state_1_LC_13_19_6/in0    LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_1_LC_13_19_6/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_14_19_1/lcout
Path End         : uart.state_3_LC_14_19_1/in3
Capture Clock    : uart.state_3_LC_14_19_1/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_14_19_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__322/I                       Odrv4                          0              7410   3311  FALL       1
I__322/O                       Odrv4                        649              8059   3311  FALL       1
I__331/I                       LocalMux                       0              8059   3311  FALL       1
I__331/O                       LocalMux                     768              8828   3311  FALL       1
I__343/I                       InMux                          0              8828   3311  FALL       1
I__343/O                       InMux                        503              9331   3311  FALL       1
uart.state_3_LC_14_19_1/in3    LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_14_19_1/lcout
Path End         : uart.bit_Count_0_LC_14_18_5/in2
Capture Clock    : uart.bit_Count_0_LC_14_18_5/clk
Hold Constraint  : 0p
Path slack       : 3404p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2014
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9424
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_14_19_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__324/I                                LocalMux                       0              7410   3404  FALL       1
I__324/O                                LocalMux                     768              8179   3404  FALL       1
I__335/I                                InMux                          0              8179   3404  FALL       1
I__335/O                                InMux                        503              8682   3404  FALL       1
uart.state_RNIBLJS1_3_LC_14_18_4/in1    LogicCell40_SEQ_MODE_0000      0              8682   3404  FALL       1
uart.state_RNIBLJS1_3_LC_14_18_4/ltout  LogicCell40_SEQ_MODE_0000    742              9424   3404  RISE       1
I__133/I                                CascadeMux                     0              9424   3404  RISE       1
I__133/O                                CascadeMux                     0              9424   3404  RISE       1
uart.bit_Count_0_LC_14_18_5/in2         LogicCell40_SEQ_MODE_1000      0              9424   3404  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__610/I                                                 ClkMux                         0              5132  RISE       1
I__610/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_14_18_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_7_LC_14_17_2/lcout
Path End         : uart.data_esr_7_LC_17_18_7/in3
Capture Clock    : uart.data_esr_7_LC_17_18_7/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2464
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__613/I                                                 ClkMux                         0              5132  RISE       1
I__613/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_7_LC_14_17_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_7_LC_14_17_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3854  FALL       1
I__702/I                              Odrv4                          0              7410   3854  FALL       1
I__702/O                              Odrv4                        649              8059   3854  FALL       1
I__703/I                              Span4Mux_h                     0              8059   3854  FALL       1
I__703/O                              Span4Mux_h                   543              8602   3854  FALL       1
I__704/I                              LocalMux                       0              8602   3854  FALL       1
I__704/O                              LocalMux                     768              9371   3854  FALL       1
I__705/I                              InMux                          0              9371   3854  FALL       1
I__705/O                              InMux                        503              9874   3854  FALL       1
uart.data_esr_7_LC_17_18_7/in3        LogicCell40_SEQ_MODE_1000      0              9874   3854  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_17_18_7/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_rdy_LC_15_21_3/in3
Capture Clock    : uart.data_rdy_LC_15_21_3/clk
Hold Constraint  : 0p
Path slack       : 3894p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2504
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9914
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__418/I                       Odrv12                         0              7410   3894  FALL       1
I__418/O                       Odrv12                      1232              8642   3894  FALL       1
I__428/I                       LocalMux                       0              8642   3894  FALL       1
I__428/O                       LocalMux                     768              9410   3894  FALL       1
I__437/I                       InMux                          0              9410   3894  FALL       1
I__437/O                       InMux                        503              9914   3894  FALL       1
uart.data_rdy_LC_15_21_3/in3   LogicCell40_SEQ_MODE_1000      0              9914   3894  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__605/I                                                 ClkMux                         0              5132  RISE       1
I__605/O                                                 ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_15_21_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_rep1_LC_14_20_3/lcout
Path End         : uart.bit_Count_2_LC_13_18_4/in2
Capture Clock    : uart.bit_Count_2_LC_13_18_4/clk
Hold Constraint  : 0p
Path slack       : 3894p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2504
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9914
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_rep1_LC_14_20_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_rep1_LC_14_20_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       6
I__198/I                                  Odrv4                          0              7410   3894  FALL       1
I__198/O                                  Odrv4                        649              8059   3894  FALL       1
I__204/I                                  LocalMux                       0              8059   3894  FALL       1
I__204/O                                  LocalMux                     768              8828   3894  FALL       1
I__207/I                                  InMux                          0              8828   3894  FALL       1
I__207/O                                  InMux                        503              9331   3894  FALL       1
uart.bit_Count_RNO_0_2_LC_13_18_3/in3     LogicCell40_SEQ_MODE_0000      0              9331   3894  FALL       1
uart.bit_Count_RNO_0_2_LC_13_18_3/ltout   LogicCell40_SEQ_MODE_0000    583              9914   3894  RISE       1
I__107/I                                  CascadeMux                     0              9914   3894  RISE       1
I__107/O                                  CascadeMux                     0              9914   3894  RISE       1
uart.bit_Count_2_LC_13_18_4/in2           LogicCell40_SEQ_MODE_1000      0              9914   3894  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__606/I                                                 ClkMux                         0              5132  RISE       1
I__606/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_13_18_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_1_LC_15_16_2/lcout
Path End         : uart.data_esr_1_LC_17_18_1/in0
Capture Clock    : uart.data_esr_1_LC_17_18_1/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2570
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9980
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__618/I                                                 ClkMux                         0              5132  RISE       1
I__618/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_1_LC_15_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_1_LC_15_16_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3960  FALL       1
I__479/I                              Odrv4                          0              7410   3960  FALL       1
I__479/O                              Odrv4                        649              8059   3960  FALL       1
I__480/I                              Span4Mux_v                     0              8059   3960  FALL       1
I__480/O                              Span4Mux_v                   649              8708   3960  FALL       1
I__481/I                              LocalMux                       0              8708   3960  FALL       1
I__481/O                              LocalMux                     768              9477   3960  FALL       1
I__482/I                              InMux                          0              9477   3960  FALL       1
I__482/O                              InMux                        503              9980   3960  FALL       1
uart.data_esr_1_LC_17_18_1/in0        LogicCell40_SEQ_MODE_1000      0              9980   3960  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_1_LC_17_18_1/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.state_1_LC_13_19_6/in3
Capture Clock    : uart.state_1_LC_13_19_6/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2570
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9980
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__417/I                       Odrv4                          0              7410   3960  FALL       1
I__417/O                       Odrv4                        649              8059   3960  FALL       1
I__427/I                       Span4Mux_v                     0              8059   3960  FALL       1
I__427/O                       Span4Mux_v                   649              8708   3960  FALL       1
I__436/I                       LocalMux                       0              8708   3960  FALL       1
I__436/O                       LocalMux                     768              9477   3960  FALL       1
I__438/I                       InMux                          0              9477   3960  FALL       1
I__438/O                       InMux                        503              9980   3960  FALL       1
uart.state_1_LC_13_19_6/in3    LogicCell40_SEQ_MODE_1000      0              9980   3960  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_1_LC_13_19_6/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_1_LC_13_19_6/lcout
Path End         : uart.state_2_LC_13_19_5/in2
Capture Clock    : uart.state_2_LC_13_19_5/clk
Hold Constraint  : 0p
Path slack       : 4066p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2676
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10086
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_1_LC_13_19_6/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_1_LC_13_19_6/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__111/I                             LocalMux                       0              7410   2662  FALL       1
I__111/O                             LocalMux                     768              8179   2662  FALL       1
I__113/I                             InMux                          0              8179   4066  FALL       1
I__113/O                             InMux                        503              8682   4066  FALL       1
I__115/I                             CascadeMux                     0              8682   4066  FALL       1
I__115/O                             CascadeMux                     0              8682   4066  FALL       1
uart.state_RNO_1_2_LC_13_19_3/in2    LogicCell40_SEQ_MODE_0000      0              8682   4066  FALL       1
uart.state_RNO_1_2_LC_13_19_3/ltout  LogicCell40_SEQ_MODE_0000    702              9384   4066  RISE       1
I__126/I                             CascadeMux                     0              9384   4066  RISE       1
I__126/O                             CascadeMux                     0              9384   4066  RISE       1
uart.state_RNO_0_2_LC_13_19_4/in2    LogicCell40_SEQ_MODE_0000      0              9384   4066  RISE       1
uart.state_RNO_0_2_LC_13_19_4/ltout  LogicCell40_SEQ_MODE_0000    702             10086   4066  RISE       1
I__123/I                             CascadeMux                     0             10086   4066  RISE       1
I__123/O                             CascadeMux                     0             10086   4066  RISE       1
uart.state_2_LC_13_19_5/in2          LogicCell40_SEQ_MODE_1000      0             10086   4066  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_2_LC_13_19_5/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_14_20_4/lcout
Path End         : uart.timer_Count_6_LC_14_20_1/in0
Capture Clock    : uart.timer_Count_6_LC_14_20_1/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_14_20_4/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_14_20_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__279/I                                      LocalMux                       0              7410   2662  FALL       1
I__279/O                                      LocalMux                     768              8179   2662  FALL       1
I__283/I                                      InMux                          0              8179   3245  FALL       1
I__283/O                                      InMux                        503              8682   3245  FALL       1
uart.timer_Count_RNIH8CL1_0_LC_15_20_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
uart.timer_Count_RNIH8CL1_0_LC_15_20_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       4
I__381/I                                      LocalMux                       0              9556   4808  FALL       1
I__381/O                                      LocalMux                     768             10324   4808  FALL       1
I__382/I                                      InMux                          0             10324   4808  FALL       1
I__382/O                                      InMux                        503             10827   4808  FALL       1
uart.timer_Count_6_LC_14_20_1/in0             LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_14_20_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_14_20_4/lcout
Path End         : uart.timer_Count_2_LC_15_19_7/in1
Capture Clock    : uart.timer_Count_2_LC_15_19_7/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_14_20_4/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_14_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__278/I                                     LocalMux                       0              7410   4808  FALL       1
I__278/O                                     LocalMux                     768              8179   4808  FALL       1
I__282/I                                     InMux                          0              8179   4808  FALL       1
I__282/O                                     InMux                        503              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_14_19_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_14_19_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       3
I__387/I                                     LocalMux                       0              9556   4808  FALL       1
I__387/O                                     LocalMux                     768             10324   4808  FALL       1
I__388/I                                     InMux                          0             10324   4808  FALL       1
I__388/O                                     InMux                        503             10827   4808  FALL       1
uart.timer_Count_2_LC_15_19_7/in1            LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_15_19_7/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_14_20_4/lcout
Path End         : uart.timer_Count_6_rep1_LC_14_20_3/in0
Capture Clock    : uart.timer_Count_6_rep1_LC_14_20_3/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_14_20_4/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_14_20_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__279/I                                      LocalMux                       0              7410   2662  FALL       1
I__279/O                                      LocalMux                     768              8179   2662  FALL       1
I__283/I                                      InMux                          0              8179   3245  FALL       1
I__283/O                                      InMux                        503              8682   3245  FALL       1
uart.timer_Count_RNIH8CL1_0_LC_15_20_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
uart.timer_Count_RNIH8CL1_0_LC_15_20_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       4
I__381/I                                      LocalMux                       0              9556   4808  FALL       1
I__381/O                                      LocalMux                     768             10324   4808  FALL       1
I__383/I                                      InMux                          0             10324   4808  FALL       1
I__383/O                                      InMux                        503             10827   4808  FALL       1
uart.timer_Count_6_rep1_LC_14_20_3/in0        LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_rep1_LC_14_20_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_14_20_4/lcout
Path End         : uart.timer_Count_fast_6_LC_14_20_2/in1
Capture Clock    : uart.timer_Count_fast_6_LC_14_20_2/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_14_20_4/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_14_20_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__279/I                                      LocalMux                       0              7410   2662  FALL       1
I__279/O                                      LocalMux                     768              8179   2662  FALL       1
I__283/I                                      InMux                          0              8179   3245  FALL       1
I__283/O                                      InMux                        503              8682   3245  FALL       1
uart.timer_Count_RNIH8CL1_0_LC_15_20_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
uart.timer_Count_RNIH8CL1_0_LC_15_20_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       4
I__381/I                                      LocalMux                       0              9556   4808  FALL       1
I__381/O                                      LocalMux                     768             10324   4808  FALL       1
I__384/I                                      InMux                          0             10324   4808  FALL       1
I__384/O                                      InMux                        503             10827   4808  FALL       1
uart.timer_Count_fast_6_LC_14_20_2/in1        LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_6_LC_14_20_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_14_20_4/lcout
Path End         : uart.timer_Count_7_LC_14_20_0/in1
Capture Clock    : uart.timer_Count_7_LC_14_20_0/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_14_20_4/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_14_20_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__279/I                                      LocalMux                       0              7410   2662  FALL       1
I__279/O                                      LocalMux                     768              8179   2662  FALL       1
I__283/I                                      InMux                          0              8179   3245  FALL       1
I__283/O                                      InMux                        503              8682   3245  FALL       1
uart.timer_Count_RNIH8CL1_0_LC_15_20_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
uart.timer_Count_RNIH8CL1_0_LC_15_20_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       4
I__381/I                                      LocalMux                       0              9556   4808  FALL       1
I__381/O                                      LocalMux                     768             10324   4808  FALL       1
I__385/I                                      InMux                          0             10324   4808  FALL       1
I__385/O                                      InMux                        503             10827   4808  FALL       1
uart.timer_Count_7_LC_14_20_0/in1             LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_14_20_4/lcout
Path End         : uart.timer_Count_3_LC_15_19_6/in2
Capture Clock    : uart.timer_Count_3_LC_15_19_6/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_14_20_4/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_14_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__278/I                                     LocalMux                       0              7410   4808  FALL       1
I__278/O                                     LocalMux                     768              8179   4808  FALL       1
I__282/I                                     InMux                          0              8179   4808  FALL       1
I__282/O                                     InMux                        503              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_14_19_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_14_19_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       3
I__387/I                                     LocalMux                       0              9556   4808  FALL       1
I__387/O                                     LocalMux                     768             10324   4808  FALL       1
I__389/I                                     InMux                          0             10324   4808  FALL       1
I__389/O                                     InMux                        503             10827   4808  FALL       1
I__391/I                                     CascadeMux                     0             10827   4808  FALL       1
I__391/O                                     CascadeMux                     0             10827   4808  FALL       1
uart.timer_Count_3_LC_15_19_6/in2            LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_15_19_6/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_14_20_4/lcout
Path End         : uart.timer_Count_4_LC_15_19_1/in1
Capture Clock    : uart.timer_Count_4_LC_15_19_1/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_14_20_4/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_14_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__278/I                                     LocalMux                       0              7410   4808  FALL       1
I__278/O                                     LocalMux                     768              8179   4808  FALL       1
I__282/I                                     InMux                          0              8179   4808  FALL       1
I__282/O                                     InMux                        503              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_14_19_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_14_19_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       3
I__387/I                                     LocalMux                       0              9556   4808  FALL       1
I__387/O                                     LocalMux                     768             10324   4808  FALL       1
I__390/I                                     InMux                          0             10324   4808  FALL       1
I__390/O                                     InMux                        503             10827   4808  FALL       1
uart.timer_Count_4_LC_15_19_1/in1            LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_14_19_1/lcout
Path End         : uart.bit_Count_2_LC_13_18_4/in1
Capture Clock    : uart.bit_Count_2_LC_13_18_4/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_14_19_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__324/I                                LocalMux                       0              7410   3404  FALL       1
I__324/O                                LocalMux                     768              8179   3404  FALL       1
I__335/I                                InMux                          0              8179   3404  FALL       1
I__335/O                                InMux                        503              8682   3404  FALL       1
uart.state_RNIBLJS1_3_LC_14_18_4/in1    LogicCell40_SEQ_MODE_0000      0              8682   3404  FALL       1
uart.state_RNIBLJS1_3_LC_14_18_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       2
I__134/I                                LocalMux                       0              9914   5165  FALL       1
I__134/O                                LocalMux                     768             10682   5165  FALL       1
I__136/I                                InMux                          0             10682   5165  FALL       1
I__136/O                                InMux                        503             11185   5165  FALL       1
uart.bit_Count_2_LC_13_18_4/in1         LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__606/I                                                 ClkMux                         0              5132  RISE       1
I__606/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_13_18_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_14_19_1/lcout
Path End         : uart.bit_Count_1_LC_13_17_2/in1
Capture Clock    : uart.bit_Count_1_LC_13_17_2/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_14_19_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__324/I                                LocalMux                       0              7410   3404  FALL       1
I__324/O                                LocalMux                     768              8179   3404  FALL       1
I__335/I                                InMux                          0              8179   3404  FALL       1
I__335/O                                InMux                        503              8682   3404  FALL       1
uart.state_RNIBLJS1_3_LC_14_18_4/in1    LogicCell40_SEQ_MODE_0000      0              8682   3404  FALL       1
uart.state_RNIBLJS1_3_LC_14_18_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       2
I__135/I                                LocalMux                       0              9914   5165  FALL       1
I__135/O                                LocalMux                     768             10682   5165  FALL       1
I__137/I                                InMux                          0             10682   5165  FALL       1
I__137/O                                InMux                        503             11185   5165  FALL       1
uart.bit_Count_1_LC_13_17_2/in1         LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__609/I                                                 ClkMux                         0              5132  RISE       1
I__609/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_13_17_2/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_Aux_esr_7_LC_14_17_2/sr
Capture Clock    : uart.data_Aux_esr_7_LC_14_17_2/clk
Hold Constraint  : 0p
Path slack       : 5351p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3444
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10854
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__415/I                               LocalMux                       0              7410   5351  FALL       1
I__415/O                               LocalMux                     768              8179   5351  FALL       1
I__423/I                               InMux                          0              8179   5351  FALL       1
I__423/O                               InMux                        503              8682   5351  FALL       1
uart.state_RNID2BC_3_LC_15_17_5/in3    LogicCell40_SEQ_MODE_0000      0              8682   5351  FALL       1
uart.state_RNID2BC_3_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5351  FALL      15
I__567/I                               LocalMux                       0              9556   5351  FALL       1
I__567/O                               LocalMux                     768             10324   5351  FALL       1
I__576/I                               SRMux                          0             10324   5351  FALL       1
I__576/O                               SRMux                        530             10854   5351  FALL       1
uart.data_Aux_esr_7_LC_14_17_2/sr      LogicCell40_SEQ_MODE_1000      0             10854   5351  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__613/I                                                 ClkMux                         0              5132  RISE       1
I__613/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_7_LC_14_17_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_Aux_esr_1_LC_15_16_2/sr
Capture Clock    : uart.data_Aux_esr_1_LC_15_16_2/clk
Hold Constraint  : 0p
Path slack       : 5351p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3444
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10854
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__415/I                               LocalMux                       0              7410   5351  FALL       1
I__415/O                               LocalMux                     768              8179   5351  FALL       1
I__423/I                               InMux                          0              8179   5351  FALL       1
I__423/O                               InMux                        503              8682   5351  FALL       1
uart.state_RNID2BC_3_LC_15_17_5/in3    LogicCell40_SEQ_MODE_0000      0              8682   5351  FALL       1
uart.state_RNID2BC_3_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5351  FALL      15
I__569/I                               LocalMux                       0              9556   5351  FALL       1
I__569/O                               LocalMux                     768             10324   5351  FALL       1
I__579/I                               SRMux                          0             10324   5351  FALL       1
I__579/O                               SRMux                        530             10854   5351  FALL       1
uart.data_Aux_esr_1_LC_15_16_2/sr      LogicCell40_SEQ_MODE_1000      0             10854   5351  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__618/I                                                 ClkMux                         0              5132  RISE       1
I__618/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_1_LC_15_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_Aux_esr_2_LC_16_17_0/sr
Capture Clock    : uart.data_Aux_esr_2_LC_16_17_0/clk
Hold Constraint  : 0p
Path slack       : 5351p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3444
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10854
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__415/I                               LocalMux                       0              7410   5351  FALL       1
I__415/O                               LocalMux                     768              8179   5351  FALL       1
I__423/I                               InMux                          0              8179   5351  FALL       1
I__423/O                               InMux                        503              8682   5351  FALL       1
uart.state_RNID2BC_3_LC_15_17_5/in3    LogicCell40_SEQ_MODE_0000      0              8682   5351  FALL       1
uart.state_RNID2BC_3_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5351  FALL      15
I__570/I                               LocalMux                       0              9556   5351  FALL       1
I__570/O                               LocalMux                     768             10324   5351  FALL       1
I__580/I                               SRMux                          0             10324   5351  FALL       1
I__580/O                               SRMux                        530             10854   5351  FALL       1
uart.data_Aux_esr_2_LC_16_17_0/sr      LogicCell40_SEQ_MODE_1000      0             10854   5351  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__619/I                                                 ClkMux                         0              5132  RISE       1
I__619/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_2_LC_16_17_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_Aux_esr_3_LC_16_18_2/sr
Capture Clock    : uart.data_Aux_esr_3_LC_16_18_2/clk
Hold Constraint  : 0p
Path slack       : 5351p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3444
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10854
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__415/I                               LocalMux                       0              7410   5351  FALL       1
I__415/O                               LocalMux                     768              8179   5351  FALL       1
I__423/I                               InMux                          0              8179   5351  FALL       1
I__423/O                               InMux                        503              8682   5351  FALL       1
uart.state_RNID2BC_3_LC_15_17_5/in3    LogicCell40_SEQ_MODE_0000      0              8682   5351  FALL       1
uart.state_RNID2BC_3_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5351  FALL      15
I__572/I                               LocalMux                       0              9556   5351  FALL       1
I__572/O                               LocalMux                     768             10324   5351  FALL       1
I__583/I                               SRMux                          0             10324   5351  FALL       1
I__583/O                               SRMux                        530             10854   5351  FALL       1
uart.data_Aux_esr_3_LC_16_18_2/sr      LogicCell40_SEQ_MODE_1000      0             10854   5351  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__616/I                                                 ClkMux                         0              5132  RISE       1
I__616/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_3_LC_16_18_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_14_20_0/lcout
Path End         : uart.state_3_LC_14_19_1/in2
Capture Clock    : uart.state_3_LC_14_19_1/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4066
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11476
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_14_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__221/I                             LocalMux                       0              7410   4212  FALL       1
I__221/O                             LocalMux                     768              8179   4212  FALL       1
I__232/I                             InMux                          0              8179   5457  FALL       1
I__232/O                             InMux                        503              8682   5457  FALL       1
uart.state_RNO_1_3_LC_13_19_0/in3    LogicCell40_SEQ_MODE_0000      0              8682   5457  FALL       1
uart.state_RNO_1_3_LC_13_19_0/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5457  FALL       1
I__171/I                             Odrv4                          0              9556   5457  FALL       1
I__171/O                             Odrv4                        649             10205   5457  FALL       1
I__172/I                             LocalMux                       0             10205   5457  FALL       1
I__172/O                             LocalMux                     768             10973   5457  FALL       1
I__173/I                             InMux                          0             10973   5457  FALL       1
I__173/O                             InMux                        503             11476   5457  FALL       1
I__174/I                             CascadeMux                     0             11476   5457  FALL       1
I__174/O                             CascadeMux                     0             11476   5457  FALL       1
uart.state_3_LC_14_19_1/in2          LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_14_19_1/lcout
Path End         : uart.bit_Count_0_LC_14_18_5/in3
Capture Clock    : uart.bit_Count_0_LC_14_18_5/clk
Hold Constraint  : 0p
Path slack       : 5788p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4398
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11808
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_14_19_1/lcout            LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__324/I                                 LocalMux                       0              7410   3404  FALL       1
I__324/O                                 LocalMux                     768              8179   3404  FALL       1
I__334/I                                 InMux                          0              8179   5788  FALL       1
I__334/O                                 InMux                        503              8682   5788  FALL       1
I__346/I                                 CascadeMux                     0              8682   5788  FALL       1
I__346/O                                 CascadeMux                     0              8682   5788  FALL       1
uart.bit_Count_RNO_0_0_LC_14_18_7/in2    LogicCell40_SEQ_MODE_0000      0              8682   5788  FALL       1
uart.bit_Count_RNO_0_0_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000   1205              9887   5788  FALL       1
I__127/I                                 Odrv4                          0              9887   5788  FALL       1
I__127/O                                 Odrv4                        649             10536   5788  FALL       1
I__128/I                                 LocalMux                       0             10536   5788  FALL       1
I__128/O                                 LocalMux                     768             11304   5788  FALL       1
I__129/I                                 InMux                          0             11304   5788  FALL       1
I__129/O                                 InMux                        503             11808   5788  FALL       1
uart.bit_Count_0_LC_14_18_5/in3          LogicCell40_SEQ_MODE_1000      0             11808   5788  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__610/I                                                 ClkMux                         0              5132  RISE       1
I__610/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_14_18_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_15_19_7/lcout
Path End         : uart.state_3_LC_14_19_1/in0
Capture Clock    : uart.state_3_LC_14_19_1/clk
Hold Constraint  : 0p
Path slack       : 5814p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4424
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11834
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_15_19_7/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_15_19_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       9
I__353/I                             Odrv4                          0              7410   5814  FALL       1
I__353/O                             Odrv4                        649              8059   5814  FALL       1
I__362/I                             LocalMux                       0              8059   5814  FALL       1
I__362/O                             LocalMux                     768              8828   5814  FALL       1
I__363/I                             InMux                          0              8828   5814  FALL       1
I__363/O                             InMux                        503              9331   5814  FALL       1
uart.state_RNO_0_3_LC_13_19_7/in1    LogicCell40_SEQ_MODE_0000      0              9331   5814  FALL       1
uart.state_RNO_0_3_LC_13_19_7/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   5814  FALL       1
I__175/I                             LocalMux                       0             10563   5814  FALL       1
I__175/O                             LocalMux                     768             11331   5814  FALL       1
I__176/I                             InMux                          0             11331   5814  FALL       1
I__176/O                             InMux                        503             11834   5814  FALL       1
uart.state_3_LC_14_19_1/in0          LogicCell40_SEQ_MODE_1000      0             11834   5814  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_15_20_2/lcout
Path End         : uart.bit_Count_0_LC_14_18_5/in1
Capture Clock    : uart.bit_Count_0_LC_14_18_5/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4610
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12020
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_15_20_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      15
I__299/I                                      LocalMux                       0              7410   2662  FALL       1
I__299/O                                      LocalMux                     768              8179   2662  FALL       1
I__309/I                                      InMux                          0              8179   6000  FALL       1
I__309/O                                      InMux                        503              8682   6000  FALL       1
uart.timer_Count_RNI6JN12_4_LC_15_20_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   6000  FALL       1
uart.timer_Count_RNI6JN12_4_LC_15_20_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6000  FALL       3
I__287/I                                      Odrv4                          0              9556   6000  FALL       1
I__287/O                                      Odrv4                        649             10205   6000  FALL       1
I__289/I                                      Span4Mux_h                     0             10205   6000  FALL       1
I__289/O                                      Span4Mux_h                   543             10748   6000  FALL       1
I__292/I                                      LocalMux                       0             10748   6000  FALL       1
I__292/O                                      LocalMux                     768             11516   6000  FALL       1
I__295/I                                      InMux                          0             11516   6000  FALL       1
I__295/O                                      InMux                        503             12020   6000  FALL       1
uart.bit_Count_0_LC_14_18_5/in1               LogicCell40_SEQ_MODE_1000      0             12020   6000  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__610/I                                                 ClkMux                         0              5132  RISE       1
I__610/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_14_18_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_15_20_2/lcout
Path End         : uart.bit_Count_1_LC_13_17_2/in0
Capture Clock    : uart.bit_Count_1_LC_13_17_2/clk
Hold Constraint  : 0p
Path slack       : 6105p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4715
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12125
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_15_20_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      15
I__299/I                                      LocalMux                       0              7410   2662  FALL       1
I__299/O                                      LocalMux                     768              8179   2662  FALL       1
I__309/I                                      InMux                          0              8179   6000  FALL       1
I__309/O                                      InMux                        503              8682   6000  FALL       1
uart.timer_Count_RNI6JN12_4_LC_15_20_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   6000  FALL       1
uart.timer_Count_RNI6JN12_4_LC_15_20_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6000  FALL       3
I__286/I                                      Odrv4                          0              9556   6106  FALL       1
I__286/O                                      Odrv4                        649             10205   6106  FALL       1
I__288/I                                      Span4Mux_v                     0             10205   6106  FALL       1
I__288/O                                      Span4Mux_v                   649             10854   6106  FALL       1
I__290/I                                      LocalMux                       0             10854   6106  FALL       1
I__290/O                                      LocalMux                     768             11622   6106  FALL       1
I__293/I                                      InMux                          0             11622   6106  FALL       1
I__293/O                                      InMux                        503             12125   6106  FALL       1
uart.bit_Count_1_LC_13_17_2/in0               LogicCell40_SEQ_MODE_1000      0             12125   6106  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__609/I                                                 ClkMux                         0              5132  RISE       1
I__609/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_13_17_2/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_15_20_2/lcout
Path End         : uart.bit_Count_2_LC_13_18_4/in0
Capture Clock    : uart.bit_Count_2_LC_13_18_4/clk
Hold Constraint  : 0p
Path slack       : 6105p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4715
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12125
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_15_20_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      15
I__299/I                                      LocalMux                       0              7410   2662  FALL       1
I__299/O                                      LocalMux                     768              8179   2662  FALL       1
I__309/I                                      InMux                          0              8179   6000  FALL       1
I__309/O                                      InMux                        503              8682   6000  FALL       1
uart.timer_Count_RNI6JN12_4_LC_15_20_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   6000  FALL       1
uart.timer_Count_RNI6JN12_4_LC_15_20_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6000  FALL       3
I__286/I                                      Odrv4                          0              9556   6106  FALL       1
I__286/O                                      Odrv4                        649             10205   6106  FALL       1
I__288/I                                      Span4Mux_v                     0             10205   6106  FALL       1
I__288/O                                      Span4Mux_v                   649             10854   6106  FALL       1
I__291/I                                      LocalMux                       0             10854   6106  FALL       1
I__291/O                                      LocalMux                     768             11622   6106  FALL       1
I__294/I                                      InMux                          0             11622   6106  FALL       1
I__294/O                                      InMux                        503             12125   6106  FALL       1
uart.bit_Count_2_LC_13_18_4/in0               LogicCell40_SEQ_MODE_1000      0             12125   6106  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__606/I                                                 ClkMux                         0              5132  RISE       1
I__606/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_13_18_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_2_LC_13_18_4/lcout
Path End         : uart.data_Aux_esr_7_LC_14_17_2/ce
Capture Clock    : uart.data_Aux_esr_7_LC_14_17_2/clk
Hold Constraint  : 0p
Path slack       : 6476p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5086
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12496
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__606/I                                                 ClkMux                         0              5132  RISE       1
I__606/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_13_18_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_2_LC_13_18_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      10
I__516/I                                    LocalMux                       0              7410   6477  FALL       1
I__516/O                                    LocalMux                     768              8179   6477  FALL       1
I__521/I                                    InMux                          0              8179   6477  FALL       1
I__521/O                                    InMux                        503              8682   6477  FALL       1
I__527/I                                    CascadeMux                     0              8682   6477  FALL       1
I__527/O                                    CascadeMux                     0              8682   6477  FALL       1
uart.data_Aux_esr_RNO_0_7_LC_14_17_0/in2    LogicCell40_SEQ_MODE_0000      0              8682   6477  FALL       1
uart.data_Aux_esr_RNO_0_7_LC_14_17_0/ltout  LogicCell40_SEQ_MODE_0000    702              9384   6477  RISE       1
I__110/I                                    CascadeMux                     0              9384   6477  RISE       1
I__110/O                                    CascadeMux                     0              9384   6477  RISE       1
uart.data_Aux_esr_RNO_7_LC_14_17_1/in2      LogicCell40_SEQ_MODE_0000      0              9384   6477  RISE       1
uart.data_Aux_esr_RNO_7_LC_14_17_1/lcout    LogicCell40_SEQ_MODE_0000   1205             10589   6477  FALL       1
I__142/I                                    Odrv4                          0             10589   6477  FALL       1
I__142/O                                    Odrv4                        649             11238   6477  FALL       1
I__143/I                                    LocalMux                       0             11238   6477  FALL       1
I__143/O                                    LocalMux                     768             12006   6477  FALL       1
I__144/I                                    CEMux                          0             12006   6477  FALL       1
I__144/O                                    CEMux                        490             12496   6477  FALL       1
uart.data_Aux_esr_7_LC_14_17_2/ce           LogicCell40_SEQ_MODE_1000      0             12496   6477  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__613/I                                                 ClkMux                         0              5132  RISE       1
I__613/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_7_LC_14_17_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_Aux_esr_0_LC_17_17_1/sr
Capture Clock    : uart.data_Aux_esr_0_LC_17_17_1/clk
Hold Constraint  : 0p
Path slack       : 6543p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4636
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12046
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__415/I                               LocalMux                       0              7410   5351  FALL       1
I__415/O                               LocalMux                     768              8179   5351  FALL       1
I__423/I                               InMux                          0              8179   5351  FALL       1
I__423/O                               InMux                        503              8682   5351  FALL       1
uart.state_RNID2BC_3_LC_15_17_5/in3    LogicCell40_SEQ_MODE_0000      0              8682   5351  FALL       1
uart.state_RNID2BC_3_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5351  FALL      15
I__571/I                               Odrv4                          0              9556   6543  FALL       1
I__571/O                               Odrv4                        649             10205   6543  FALL       1
I__581/I                               Span4Mux_h                     0             10205   6543  FALL       1
I__581/O                               Span4Mux_h                   543             10748   6543  FALL       1
I__588/I                               LocalMux                       0             10748   6543  FALL       1
I__588/O                               LocalMux                     768             11516   6543  FALL       1
I__591/I                               SRMux                          0             11516   6543  FALL       1
I__591/O                               SRMux                        530             12046   6543  FALL       1
uart.data_Aux_esr_0_LC_17_17_1/sr      LogicCell40_SEQ_MODE_1000      0             12046   6543  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__621/I                                                 ClkMux                         0              5132  RISE       1
I__621/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_0_LC_17_17_1/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.timer_Count_0_LC_14_20_4/sr
Capture Clock    : uart.timer_Count_0_LC_14_20_4/clk
Hold Constraint  : 0p
Path slack       : 6583p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4676
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12086
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__414/I                                LocalMux                       0              7410   6583  FALL       1
I__414/O                                LocalMux                     768              8179   6583  FALL       1
I__422/I                                InMux                          0              8179   6583  FALL       1
I__422/O                                InMux                        503              8682   6583  FALL       1
uart.state_RNILALH5_4_LC_14_19_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNILALH5_4_LC_14_19_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL      10
I__259/I                                Odrv12                         0              9556   6583  FALL       1
I__259/O                                Odrv12                      1232             10788   6583  FALL       1
I__261/I                                LocalMux                       0             10788   6583  FALL       1
I__261/O                                LocalMux                     768             11556   6583  FALL       1
I__264/I                                SRMux                          0             11556   6583  FALL       1
I__264/O                                SRMux                        530             12086   6583  FALL       1
uart.timer_Count_0_LC_14_20_4/sr        LogicCell40_SEQ_MODE_1000      0             12086   6583  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_14_20_4/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_esr_4_LC_17_19_5/sr
Capture Clock    : uart.data_esr_4_LC_17_19_5/clk
Hold Constraint  : 0p
Path slack       : 6583p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4676
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12086
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__416/I                                LocalMux                       0              7410   6583  FALL       1
I__416/O                                LocalMux                     768              8179   6583  FALL       1
I__424/I                                InMux                          0              8179   6583  FALL       1
I__424/O                                InMux                        503              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL       9
I__673/I                                Odrv12                         0              9556   6583  FALL       1
I__673/O                                Odrv12                      1232             10788   6583  FALL       1
I__675/I                                LocalMux                       0             10788   6583  FALL       1
I__675/O                                LocalMux                     768             11556   6583  FALL       1
I__677/I                                SRMux                          0             11556   6583  FALL       1
I__677/O                                SRMux                        530             12086   6583  FALL       1
uart.data_esr_4_LC_17_19_5/sr           LogicCell40_SEQ_MODE_1000      0             12086   6583  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__617/I                                                 ClkMux                         0              5132  RISE       1
I__617/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_17_19_5/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.timer_Count_6_rep1_LC_14_20_3/sr
Capture Clock    : uart.timer_Count_6_rep1_LC_14_20_3/clk
Hold Constraint  : 0p
Path slack       : 6583p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4676
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12086
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__414/I                                LocalMux                       0              7410   6583  FALL       1
I__414/O                                LocalMux                     768              8179   6583  FALL       1
I__422/I                                InMux                          0              8179   6583  FALL       1
I__422/O                                InMux                        503              8682   6583  FALL       1
uart.state_RNILALH5_4_LC_14_19_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNILALH5_4_LC_14_19_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL      10
I__259/I                                Odrv12                         0              9556   6583  FALL       1
I__259/O                                Odrv12                      1232             10788   6583  FALL       1
I__261/I                                LocalMux                       0             10788   6583  FALL       1
I__261/O                                LocalMux                     768             11556   6583  FALL       1
I__264/I                                SRMux                          0             11556   6583  FALL       1
I__264/O                                SRMux                        530             12086   6583  FALL       1
uart.timer_Count_6_rep1_LC_14_20_3/sr   LogicCell40_SEQ_MODE_1000      0             12086   6583  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_rep1_LC_14_20_3/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.timer_Count_fast_6_LC_14_20_2/sr
Capture Clock    : uart.timer_Count_fast_6_LC_14_20_2/clk
Hold Constraint  : 0p
Path slack       : 6583p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4676
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12086
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__414/I                                LocalMux                       0              7410   6583  FALL       1
I__414/O                                LocalMux                     768              8179   6583  FALL       1
I__422/I                                InMux                          0              8179   6583  FALL       1
I__422/O                                InMux                        503              8682   6583  FALL       1
uart.state_RNILALH5_4_LC_14_19_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNILALH5_4_LC_14_19_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL      10
I__259/I                                Odrv12                         0              9556   6583  FALL       1
I__259/O                                Odrv12                      1232             10788   6583  FALL       1
I__261/I                                LocalMux                       0             10788   6583  FALL       1
I__261/O                                LocalMux                     768             11556   6583  FALL       1
I__264/I                                SRMux                          0             11556   6583  FALL       1
I__264/O                                SRMux                        530             12086   6583  FALL       1
uart.timer_Count_fast_6_LC_14_20_2/sr   LogicCell40_SEQ_MODE_1000      0             12086   6583  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_6_LC_14_20_2/clk                   LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.timer_Count_6_LC_14_20_1/sr
Capture Clock    : uart.timer_Count_6_LC_14_20_1/clk
Hold Constraint  : 0p
Path slack       : 6583p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4676
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12086
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__414/I                                LocalMux                       0              7410   6583  FALL       1
I__414/O                                LocalMux                     768              8179   6583  FALL       1
I__422/I                                InMux                          0              8179   6583  FALL       1
I__422/O                                InMux                        503              8682   6583  FALL       1
uart.state_RNILALH5_4_LC_14_19_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNILALH5_4_LC_14_19_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL      10
I__259/I                                Odrv12                         0              9556   6583  FALL       1
I__259/O                                Odrv12                      1232             10788   6583  FALL       1
I__261/I                                LocalMux                       0             10788   6583  FALL       1
I__261/O                                LocalMux                     768             11556   6583  FALL       1
I__264/I                                SRMux                          0             11556   6583  FALL       1
I__264/O                                SRMux                        530             12086   6583  FALL       1
uart.timer_Count_6_LC_14_20_1/sr        LogicCell40_SEQ_MODE_1000      0             12086   6583  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_14_20_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.timer_Count_7_LC_14_20_0/sr
Capture Clock    : uart.timer_Count_7_LC_14_20_0/clk
Hold Constraint  : 0p
Path slack       : 6583p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4676
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12086
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__414/I                                LocalMux                       0              7410   6583  FALL       1
I__414/O                                LocalMux                     768              8179   6583  FALL       1
I__422/I                                InMux                          0              8179   6583  FALL       1
I__422/O                                InMux                        503              8682   6583  FALL       1
uart.state_RNILALH5_4_LC_14_19_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNILALH5_4_LC_14_19_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL      10
I__259/I                                Odrv12                         0              9556   6583  FALL       1
I__259/O                                Odrv12                      1232             10788   6583  FALL       1
I__261/I                                LocalMux                       0             10788   6583  FALL       1
I__261/O                                LocalMux                     768             11556   6583  FALL       1
I__264/I                                SRMux                          0             11556   6583  FALL       1
I__264/O                                SRMux                        530             12086   6583  FALL       1
uart.timer_Count_7_LC_14_20_0/sr        LogicCell40_SEQ_MODE_1000      0             12086   6583  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__604/I                                                 ClkMux                         0              5132  RISE       1
I__604/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_14_20_0/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_14_18_5/lcout
Path End         : uart.data_Aux_esr_2_LC_16_17_0/ce
Capture Clock    : uart.data_Aux_esr_2_LC_16_17_0/clk
Hold Constraint  : 0p
Path slack       : 6622p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5232
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12642
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__610/I                                                 ClkMux                         0              5132  RISE       1
I__610/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_14_18_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_14_18_5/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__544/I                                    LocalMux                       0              7410   6622  FALL       1
I__544/O                                    LocalMux                     768              8179   6622  FALL       1
I__555/I                                    InMux                          0              8179   6622  FALL       1
I__555/O                                    InMux                        503              8682   6622  FALL       1
uart.data_Aux_esr_RNO_0_2_LC_15_18_6/in0    LogicCell40_SEQ_MODE_0000      0              8682   6622  FALL       1
uart.data_Aux_esr_RNO_0_2_LC_15_18_6/ltout  LogicCell40_SEQ_MODE_0000    848              9530   6622  RISE       1
I__208/I                                    CascadeMux                     0              9530   6622  RISE       1
I__208/O                                    CascadeMux                     0              9530   6622  RISE       1
uart.data_Aux_esr_RNO_2_LC_15_18_7/in2      LogicCell40_SEQ_MODE_0000      0              9530   6622  RISE       1
uart.data_Aux_esr_RNO_2_LC_15_18_7/lcout    LogicCell40_SEQ_MODE_0000   1205             10735   6622  FALL       1
I__459/I                                    Odrv4                          0             10735   6622  FALL       1
I__459/O                                    Odrv4                        649             11384   6622  FALL       1
I__460/I                                    LocalMux                       0             11384   6622  FALL       1
I__460/O                                    LocalMux                     768             12152   6622  FALL       1
I__461/I                                    CEMux                          0             12152   6622  FALL       1
I__461/O                                    CEMux                        490             12642   6622  FALL       1
uart.data_Aux_esr_2_LC_16_17_0/ce           LogicCell40_SEQ_MODE_1000      0             12642   6622  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__619/I                                                 ClkMux                         0              5132  RISE       1
I__619/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_2_LC_16_17_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_14_18_5/lcout
Path End         : uart.data_Aux_esr_3_LC_16_18_2/ce
Capture Clock    : uart.data_Aux_esr_3_LC_16_18_2/clk
Hold Constraint  : 0p
Path slack       : 6622p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5232
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12642
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__610/I                                                 ClkMux                         0              5132  RISE       1
I__610/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_14_18_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_14_18_5/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__544/I                                    LocalMux                       0              7410   6622  FALL       1
I__544/O                                    LocalMux                     768              8179   6622  FALL       1
I__556/I                                    InMux                          0              8179   6622  FALL       1
I__556/O                                    InMux                        503              8682   6622  FALL       1
uart.data_Aux_esr_RNO_0_3_LC_15_18_4/in0    LogicCell40_SEQ_MODE_0000      0              8682   6622  FALL       1
uart.data_Aux_esr_RNO_0_3_LC_15_18_4/ltout  LogicCell40_SEQ_MODE_0000    848              9530   6622  RISE       1
I__209/I                                    CascadeMux                     0              9530   6622  RISE       1
I__209/O                                    CascadeMux                     0              9530   6622  RISE       1
uart.data_Aux_esr_RNO_3_LC_15_18_5/in2      LogicCell40_SEQ_MODE_0000      0              9530   6622  RISE       1
uart.data_Aux_esr_RNO_3_LC_15_18_5/lcout    LogicCell40_SEQ_MODE_0000   1205             10735   6622  FALL       1
I__456/I                                    Odrv4                          0             10735   6622  FALL       1
I__456/O                                    Odrv4                        649             11384   6622  FALL       1
I__457/I                                    LocalMux                       0             11384   6622  FALL       1
I__457/O                                    LocalMux                     768             12152   6622  FALL       1
I__458/I                                    CEMux                          0             12152   6622  FALL       1
I__458/O                                    CEMux                        490             12642   6622  FALL       1
uart.data_Aux_esr_3_LC_16_18_2/ce           LogicCell40_SEQ_MODE_1000      0             12642   6622  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__616/I                                                 ClkMux                         0              5132  RISE       1
I__616/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_3_LC_16_18_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_Aux_esr_4_LC_17_16_5/sr
Capture Clock    : uart.data_Aux_esr_4_LC_17_16_5/clk
Hold Constraint  : 0p
Path slack       : 6649p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4742
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12152
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__415/I                               LocalMux                       0              7410   5351  FALL       1
I__415/O                               LocalMux                     768              8179   5351  FALL       1
I__423/I                               InMux                          0              8179   5351  FALL       1
I__423/O                               InMux                        503              8682   5351  FALL       1
uart.state_RNID2BC_3_LC_15_17_5/in3    LogicCell40_SEQ_MODE_0000      0              8682   5351  FALL       1
uart.state_RNID2BC_3_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5351  FALL      15
I__571/I                               Odrv4                          0              9556   6543  FALL       1
I__571/O                               Odrv4                        649             10205   6543  FALL       1
I__582/I                               Span4Mux_v                     0             10205   6649  FALL       1
I__582/O                               Span4Mux_v                   649             10854   6649  FALL       1
I__589/I                               LocalMux                       0             10854   6649  FALL       1
I__589/O                               LocalMux                     768             11622   6649  FALL       1
I__592/I                               SRMux                          0             11622   6649  FALL       1
I__592/O                               SRMux                        530             12152   6649  FALL       1
uart.data_Aux_esr_4_LC_17_16_5/sr      LogicCell40_SEQ_MODE_1000      0             12152   6649  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__622/I                                                 ClkMux                         0              5132  RISE       1
I__622/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_4_LC_17_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.timer_Count_1_LC_15_20_5/sr
Capture Clock    : uart.timer_Count_1_LC_15_20_5/clk
Hold Constraint  : 0p
Path slack       : 6649p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4742
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12152
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__414/I                                LocalMux                       0              7410   6583  FALL       1
I__414/O                                LocalMux                     768              8179   6583  FALL       1
I__422/I                                InMux                          0              8179   6583  FALL       1
I__422/O                                InMux                        503              8682   6583  FALL       1
uart.state_RNILALH5_4_LC_14_19_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNILALH5_4_LC_14_19_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL      10
I__260/I                                Odrv4                          0              9556   6649  FALL       1
I__260/O                                Odrv4                        649             10205   6649  FALL       1
I__263/I                                Span4Mux_v                     0             10205   6649  FALL       1
I__263/O                                Span4Mux_v                   649             10854   6649  FALL       1
I__266/I                                LocalMux                       0             10854   6649  FALL       1
I__266/O                                LocalMux                     768             11622   6649  FALL       1
I__268/I                                SRMux                          0             11622   6649  FALL       1
I__268/O                                SRMux                        530             12152   6649  FALL       1
uart.timer_Count_1_LC_15_20_5/sr        LogicCell40_SEQ_MODE_1000      0             12152   6649  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_15_20_5/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.timer_Count_5_LC_15_20_2/sr
Capture Clock    : uart.timer_Count_5_LC_15_20_2/clk
Hold Constraint  : 0p
Path slack       : 6649p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4742
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12152
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__414/I                                LocalMux                       0              7410   6583  FALL       1
I__414/O                                LocalMux                     768              8179   6583  FALL       1
I__422/I                                InMux                          0              8179   6583  FALL       1
I__422/O                                InMux                        503              8682   6583  FALL       1
uart.state_RNILALH5_4_LC_14_19_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNILALH5_4_LC_14_19_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL      10
I__260/I                                Odrv4                          0              9556   6649  FALL       1
I__260/O                                Odrv4                        649             10205   6649  FALL       1
I__263/I                                Span4Mux_v                     0             10205   6649  FALL       1
I__263/O                                Span4Mux_v                   649             10854   6649  FALL       1
I__266/I                                LocalMux                       0             10854   6649  FALL       1
I__266/O                                LocalMux                     768             11622   6649  FALL       1
I__268/I                                SRMux                          0             11622   6649  FALL       1
I__268/O                                SRMux                        530             12152   6649  FALL       1
uart.timer_Count_5_LC_15_20_2/sr        LogicCell40_SEQ_MODE_1000      0             12152   6649  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_15_20_2/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_Aux_esr_1_LC_15_16_2/ce
Capture Clock    : uart.data_Aux_esr_1_LC_15_16_2/clk
Hold Constraint  : 0p
Path slack       : 6900p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5510
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12920
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__415/I                                  LocalMux                       0              7410   5351  FALL       1
I__415/O                                  LocalMux                     768              8179   5351  FALL       1
I__423/I                                  InMux                          0              8179   5351  FALL       1
I__423/O                                  InMux                        503              8682   5351  FALL       1
uart.state_RNID2BC_3_LC_15_17_5/in3       LogicCell40_SEQ_MODE_0000      0              8682   5351  FALL       1
uart.state_RNID2BC_3_LC_15_17_5/ltout     LogicCell40_SEQ_MODE_0000    583              9265   6900  RISE       1
I__187/I                                  CascadeMux                     0              9265   6900  RISE       1
I__187/O                                  CascadeMux                     0              9265   6900  RISE       1
uart.data_Aux_esr_RNO_1_LC_15_17_6/in2    LogicCell40_SEQ_MODE_0000      0              9265   6900  RISE       1
uart.data_Aux_esr_RNO_1_LC_15_17_6/lcout  LogicCell40_SEQ_MODE_0000   1205             10470   6900  FALL       1
I__183/I                                  Odrv4                          0             10470   6900  FALL       1
I__183/O                                  Odrv4                        649             11119   6900  FALL       1
I__184/I                                  Span4Mux_h                     0             11119   6900  FALL       1
I__184/O                                  Span4Mux_h                   543             11662   6900  FALL       1
I__185/I                                  LocalMux                       0             11662   6900  FALL       1
I__185/O                                  LocalMux                     768             12430   6900  FALL       1
I__186/I                                  CEMux                          0             12430   6900  FALL       1
I__186/O                                  CEMux                        490             12920   6900  FALL       1
uart.data_Aux_esr_1_LC_15_16_2/ce         LogicCell40_SEQ_MODE_1000      0             12920   6900  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__618/I                                                 ClkMux                         0              5132  RISE       1
I__618/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_1_LC_15_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_15_20_5/lcout
Path End         : uart.state_4_LC_15_18_1/in0
Capture Clock    : uart.state_4_LC_15_18_1/clk
Hold Constraint  : 0p
Path slack       : 6953p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5563
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12973
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_15_20_5/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_15_20_5/lcout                LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__270/I                                           LocalMux                       0              7410   6953  FALL       1
I__270/O                                           LocalMux                     768              8179   6953  FALL       1
I__273/I                                           InMux                          0              8179   6953  FALL       1
I__273/O                                           InMux                        503              8682   6953  FALL       1
uart.timer_Count_RNINU001_1_LC_15_19_5/in3         LogicCell40_SEQ_MODE_0000      0              8682   6953  FALL       1
uart.timer_Count_RNINU001_1_LC_15_19_5/lcout       LogicCell40_SEQ_MODE_0000    874              9556   6953  FALL       2
I__449/I                                           LocalMux                       0              9556   6953  FALL       1
I__449/O                                           LocalMux                     768             10324   6953  FALL       1
I__451/I                                           InMux                          0             10324   6953  FALL       1
I__451/O                                           InMux                        503             10827   6953  FALL       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in3    LogicCell40_SEQ_MODE_0000      0             10827   6953  FALL       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/lcout  LogicCell40_SEQ_MODE_0000    874             11702   6953  FALL       3
I__442/I                                           LocalMux                       0             11702   6953  FALL       1
I__442/O                                           LocalMux                     768             12470   6953  FALL       1
I__445/I                                           InMux                          0             12470   6953  FALL       1
I__445/O                                           InMux                        503             12973   6953  FALL       1
uart.state_4_LC_15_18_1/in0                        LogicCell40_SEQ_MODE_1000      0             12973   6953  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_2_LC_13_18_4/lcout
Path End         : uart.data_Aux_esr_5_LC_16_20_3/ce
Capture Clock    : uart.data_Aux_esr_5_LC_16_20_3/clk
Hold Constraint  : 0p
Path slack       : 7125p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5735
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13145
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__606/I                                                 ClkMux                         0              5132  RISE       1
I__606/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_13_18_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_2_LC_13_18_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      10
I__517/I                                    Odrv4                          0              7410   7126  FALL       1
I__517/O                                    Odrv4                        649              8059   7126  FALL       1
I__524/I                                    Span4Mux_v                     0              8059   7126  FALL       1
I__524/O                                    Span4Mux_v                   649              8708   7126  FALL       1
I__532/I                                    LocalMux                       0              8708   7126  FALL       1
I__532/O                                    LocalMux                     768              9477   7126  FALL       1
I__537/I                                    InMux                          0              9477   7126  FALL       1
I__537/O                                    InMux                        503              9980   7126  FALL       1
I__540/I                                    CascadeMux                     0              9980   7126  FALL       1
I__540/O                                    CascadeMux                     0              9980   7126  FALL       1
uart.data_Aux_esr_RNO_0_5_LC_16_19_2/in2    LogicCell40_SEQ_MODE_0000      0              9980   7126  FALL       1
uart.data_Aux_esr_RNO_0_5_LC_16_19_2/ltout  LogicCell40_SEQ_MODE_0000    702             10682   7126  RISE       1
I__501/I                                    CascadeMux                     0             10682   7126  RISE       1
I__501/O                                    CascadeMux                     0             10682   7126  RISE       1
uart.data_Aux_esr_RNO_5_LC_16_19_3/in2      LogicCell40_SEQ_MODE_0000      0             10682   7126  RISE       1
uart.data_Aux_esr_RNO_5_LC_16_19_3/lcout    LogicCell40_SEQ_MODE_0000   1205             11887   7126  FALL       1
I__495/I                                    LocalMux                       0             11887   7126  FALL       1
I__495/O                                    LocalMux                     768             12655   7126  FALL       1
I__496/I                                    CEMux                          0             12655   7126  FALL       1
I__496/O                                    CEMux                        490             13145   7126  FALL       1
uart.data_Aux_esr_5_LC_16_20_3/ce           LogicCell40_SEQ_MODE_1000      0             13145   7126  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__612/I                                                 ClkMux                         0              5132  RISE       1
I__612/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_5_LC_16_20_3/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_Aux_esr_5_LC_16_20_3/sr
Capture Clock    : uart.data_Aux_esr_5_LC_16_20_3/clk
Hold Constraint  : 0p
Path slack       : 7298p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5391
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12801
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__415/I                               LocalMux                       0              7410   5351  FALL       1
I__415/O                               LocalMux                     768              8179   5351  FALL       1
I__423/I                               InMux                          0              8179   5351  FALL       1
I__423/O                               InMux                        503              8682   5351  FALL       1
uart.state_RNID2BC_3_LC_15_17_5/in3    LogicCell40_SEQ_MODE_0000      0              8682   5351  FALL       1
uart.state_RNID2BC_3_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5351  FALL      15
I__571/I                               Odrv4                          0              9556   6543  FALL       1
I__571/O                               Odrv4                        649             10205   6543  FALL       1
I__582/I                               Span4Mux_v                     0             10205   6649  FALL       1
I__582/O                               Span4Mux_v                   649             10854   6649  FALL       1
I__590/I                               Span4Mux_v                     0             10854   7298  FALL       1
I__590/O                               Span4Mux_v                   649             11503   7298  FALL       1
I__593/I                               LocalMux                       0             11503   7298  FALL       1
I__593/O                               LocalMux                     768             12271   7298  FALL       1
I__595/I                               SRMux                          0             12271   7298  FALL       1
I__595/O                               SRMux                        530             12801   7298  FALL       1
uart.data_Aux_esr_5_LC_16_20_3/sr      LogicCell40_SEQ_MODE_1000      0             12801   7298  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__612/I                                                 ClkMux                         0              5132  RISE       1
I__612/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_5_LC_16_20_3/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_Aux_esr_6_LC_17_20_0/sr
Capture Clock    : uart.data_Aux_esr_6_LC_17_20_0/clk
Hold Constraint  : 0p
Path slack       : 7298p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5391
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12801
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__415/I                               LocalMux                       0              7410   5351  FALL       1
I__415/O                               LocalMux                     768              8179   5351  FALL       1
I__423/I                               InMux                          0              8179   5351  FALL       1
I__423/O                               InMux                        503              8682   5351  FALL       1
uart.state_RNID2BC_3_LC_15_17_5/in3    LogicCell40_SEQ_MODE_0000      0              8682   5351  FALL       1
uart.state_RNID2BC_3_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5351  FALL      15
I__571/I                               Odrv4                          0              9556   6543  FALL       1
I__571/O                               Odrv4                        649             10205   6543  FALL       1
I__582/I                               Span4Mux_v                     0             10205   6649  FALL       1
I__582/O                               Span4Mux_v                   649             10854   6649  FALL       1
I__590/I                               Span4Mux_v                     0             10854   7298  FALL       1
I__590/O                               Span4Mux_v                   649             11503   7298  FALL       1
I__594/I                               LocalMux                       0             11503   7298  FALL       1
I__594/O                               LocalMux                     768             12271   7298  FALL       1
I__596/I                               SRMux                          0             12271   7298  FALL       1
I__596/O                               SRMux                        530             12801   7298  FALL       1
uart.data_Aux_esr_6_LC_17_20_0/sr      LogicCell40_SEQ_MODE_1000      0             12801   7298  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__615/I                                                 ClkMux                         0              5132  RISE       1
I__615/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_6_LC_17_20_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_14_18_5/lcout
Path End         : uart.data_Aux_esr_0_LC_17_17_1/ce
Capture Clock    : uart.data_Aux_esr_0_LC_17_17_1/clk
Hold Constraint  : 0p
Path slack       : 7297p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5907
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13317
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__610/I                                                 ClkMux                         0              5132  RISE       1
I__610/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_14_18_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_14_18_5/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__546/I                                    LocalMux                       0              7410   7298  FALL       1
I__546/O                                    LocalMux                     768              8179   7298  FALL       1
I__558/I                                    InMux                          0              8179   7298  FALL       1
I__558/O                                    InMux                        503              8682   7298  FALL       1
uart.data_Aux_esr_RNO_0_0_LC_15_17_2/in1    LogicCell40_SEQ_MODE_0000      0              8682   7298  FALL       1
uart.data_Aux_esr_RNO_0_0_LC_15_17_2/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   7298  FALL       1
I__464/I                                    LocalMux                       0              9914   7298  FALL       1
I__464/O                                    LocalMux                     768             10682   7298  FALL       1
I__465/I                                    InMux                          0             10682   7298  FALL       1
I__465/O                                    InMux                        503             11185   7298  FALL       1
uart.data_Aux_esr_RNO_0_LC_16_16_2/in3      LogicCell40_SEQ_MODE_0000      0             11185   7298  FALL       1
uart.data_Aux_esr_RNO_0_LC_16_16_2/lcout    LogicCell40_SEQ_MODE_0000    874             12059   7298  FALL       1
I__490/I                                    LocalMux                       0             12059   7298  FALL       1
I__490/O                                    LocalMux                     768             12827   7298  FALL       1
I__491/I                                    CEMux                          0             12827   7298  FALL       1
I__491/O                                    CEMux                        490             13317   7298  FALL       1
uart.data_Aux_esr_0_LC_17_17_1/ce           LogicCell40_SEQ_MODE_1000      0             13317   7298  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__621/I                                                 ClkMux                         0              5132  RISE       1
I__621/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_0_LC_17_17_1/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_14_18_5/lcout
Path End         : uart.state_3_LC_14_19_1/in1
Capture Clock    : uart.state_3_LC_14_19_1/clk
Hold Constraint  : 0p
Path slack       : 7311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5921
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__610/I                                                 ClkMux                         0              5132  RISE       1
I__610/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_14_18_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_14_18_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__542/I                                      LocalMux                       0              7410   2662  FALL       1
I__542/O                                      LocalMux                     768              8179   2662  FALL       1
I__550/I                                      InMux                          0              8179   5391  FALL       1
I__550/O                                      InMux                        503              8682   5391  FALL       1
uart.bit_Count_RNIETHE_2_LC_14_18_6/in3       LogicCell40_SEQ_MODE_0000      0              8682   5391  FALL       1
uart.bit_Count_RNIETHE_2_LC_14_18_6/lcout     LogicCell40_SEQ_MODE_0000    874              9556   5391  FALL       2
I__130/I                                      LocalMux                       0              9556   5391  FALL       1
I__130/O                                      LocalMux                     768             10324   5391  FALL       1
I__131/I                                      InMux                          0             10324   7311  FALL       1
I__131/O                                      InMux                        503             10827   7311  FALL       1
uart.timer_Count_RNIBAKE2_6_LC_14_18_0/in1    LogicCell40_SEQ_MODE_0000      0             10827   7311  FALL       1
uart.timer_Count_RNIBAKE2_6_LC_14_18_0/lcout  LogicCell40_SEQ_MODE_0000   1232             12059   7311  FALL       2
I__179/I                                      LocalMux                       0             12059   7311  FALL       1
I__179/O                                      LocalMux                     768             12827   7311  FALL       1
I__181/I                                      InMux                          0             12827   7311  FALL       1
I__181/O                                      InMux                        503             13331   7311  FALL       1
uart.state_3_LC_14_19_1/in1                   LogicCell40_SEQ_MODE_1000      0             13331   7311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__607/I                                                 ClkMux                         0              5132  RISE       1
I__607/O                                                 ClkMux                       887              6020  RISE       1
uart.state_3_LC_14_19_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_14_18_5/lcout
Path End         : uart.state_4_LC_15_18_1/in1
Capture Clock    : uart.state_4_LC_15_18_1/clk
Hold Constraint  : 0p
Path slack       : 7311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5921
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__610/I                                                 ClkMux                         0              5132  RISE       1
I__610/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_14_18_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_14_18_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__542/I                                      LocalMux                       0              7410   2662  FALL       1
I__542/O                                      LocalMux                     768              8179   2662  FALL       1
I__550/I                                      InMux                          0              8179   5391  FALL       1
I__550/O                                      InMux                        503              8682   5391  FALL       1
uart.bit_Count_RNIETHE_2_LC_14_18_6/in3       LogicCell40_SEQ_MODE_0000      0              8682   5391  FALL       1
uart.bit_Count_RNIETHE_2_LC_14_18_6/lcout     LogicCell40_SEQ_MODE_0000    874              9556   5391  FALL       2
I__130/I                                      LocalMux                       0              9556   5391  FALL       1
I__130/O                                      LocalMux                     768             10324   5391  FALL       1
I__131/I                                      InMux                          0             10324   7311  FALL       1
I__131/O                                      InMux                        503             10827   7311  FALL       1
uart.timer_Count_RNIBAKE2_6_LC_14_18_0/in1    LogicCell40_SEQ_MODE_0000      0             10827   7311  FALL       1
uart.timer_Count_RNIBAKE2_6_LC_14_18_0/lcout  LogicCell40_SEQ_MODE_0000   1232             12059   7311  FALL       2
I__180/I                                      LocalMux                       0             12059   7311  FALL       1
I__180/O                                      LocalMux                     768             12827   7311  FALL       1
I__182/I                                      InMux                          0             12827   7311  FALL       1
I__182/O                                      InMux                        503             13331   7311  FALL       1
uart.state_4_LC_15_18_1/in1                   LogicCell40_SEQ_MODE_1000      0             13331   7311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_esr_4_LC_17_19_5/ce
Capture Clock    : uart.data_esr_4_LC_17_19_5/clk
Hold Constraint  : 0p
Path slack       : 7589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6199
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13609
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__416/I                                      LocalMux                       0              7410   6583  FALL       1
I__416/O                                      LocalMux                     768              8179   6583  FALL       1
I__424/I                                      InMux                          0              8179   6583  FALL       1
I__424/O                                      InMux                        503              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in3          LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout        LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL       9
I__672/I                                      LocalMux                       0              9556   7589  FALL       1
I__672/O                                      LocalMux                     768             10324   7589  FALL       1
I__674/I                                      InMux                          0             10324   7589  FALL       1
I__674/O                                      InMux                        503             10827   7589  FALL       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/in3    LogicCell40_SEQ_MODE_0000      0             10827   7589  FALL       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/lcout  LogicCell40_SEQ_MODE_0000    874             11702   7589  FALL       8
I__681/I                                      Odrv4                          0             11702   7589  FALL       1
I__681/O                                      Odrv4                        649             12351   7589  FALL       1
I__683/I                                      LocalMux                       0             12351   7589  FALL       1
I__683/O                                      LocalMux                     768             13119   7589  FALL       1
I__685/I                                      CEMux                          0             13119   7589  FALL       1
I__685/O                                      CEMux                        490             13609   7589  FALL       1
uart.data_esr_4_LC_17_19_5/ce                 LogicCell40_SEQ_MODE_1000      0             13609   7589  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__617/I                                                 ClkMux                         0              5132  RISE       1
I__617/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_17_19_5/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_esr_7_LC_17_18_7/ce
Capture Clock    : uart.data_esr_7_LC_17_18_7/clk
Hold Constraint  : 0p
Path slack       : 7589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6199
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13609
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__416/I                                      LocalMux                       0              7410   6583  FALL       1
I__416/O                                      LocalMux                     768              8179   6583  FALL       1
I__424/I                                      InMux                          0              8179   6583  FALL       1
I__424/O                                      InMux                        503              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in3          LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout        LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL       9
I__672/I                                      LocalMux                       0              9556   7589  FALL       1
I__672/O                                      LocalMux                     768             10324   7589  FALL       1
I__674/I                                      InMux                          0             10324   7589  FALL       1
I__674/O                                      InMux                        503             10827   7589  FALL       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/in3    LogicCell40_SEQ_MODE_0000      0             10827   7589  FALL       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/lcout  LogicCell40_SEQ_MODE_0000    874             11702   7589  FALL       8
I__682/I                                      Odrv4                          0             11702   7589  FALL       1
I__682/O                                      Odrv4                        649             12351   7589  FALL       1
I__684/I                                      LocalMux                       0             12351   7589  FALL       1
I__684/O                                      LocalMux                     768             13119   7589  FALL       1
I__686/I                                      CEMux                          0             13119   7589  FALL       1
I__686/O                                      CEMux                        490             13609   7589  FALL       1
uart.data_esr_7_LC_17_18_7/ce                 LogicCell40_SEQ_MODE_1000      0             13609   7589  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_17_18_7/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_esr_6_LC_17_18_6/ce
Capture Clock    : uart.data_esr_6_LC_17_18_6/clk
Hold Constraint  : 0p
Path slack       : 7589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6199
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13609
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__416/I                                      LocalMux                       0              7410   6583  FALL       1
I__416/O                                      LocalMux                     768              8179   6583  FALL       1
I__424/I                                      InMux                          0              8179   6583  FALL       1
I__424/O                                      InMux                        503              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in3          LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout        LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL       9
I__672/I                                      LocalMux                       0              9556   7589  FALL       1
I__672/O                                      LocalMux                     768             10324   7589  FALL       1
I__674/I                                      InMux                          0             10324   7589  FALL       1
I__674/O                                      InMux                        503             10827   7589  FALL       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/in3    LogicCell40_SEQ_MODE_0000      0             10827   7589  FALL       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/lcout  LogicCell40_SEQ_MODE_0000    874             11702   7589  FALL       8
I__682/I                                      Odrv4                          0             11702   7589  FALL       1
I__682/O                                      Odrv4                        649             12351   7589  FALL       1
I__684/I                                      LocalMux                       0             12351   7589  FALL       1
I__684/O                                      LocalMux                     768             13119   7589  FALL       1
I__686/I                                      CEMux                          0             13119   7589  FALL       1
I__686/O                                      CEMux                        490             13609   7589  FALL       1
uart.data_esr_6_LC_17_18_6/ce                 LogicCell40_SEQ_MODE_1000      0             13609   7589  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_17_18_6/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_esr_5_LC_17_18_5/ce
Capture Clock    : uart.data_esr_5_LC_17_18_5/clk
Hold Constraint  : 0p
Path slack       : 7589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6199
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13609
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__416/I                                      LocalMux                       0              7410   6583  FALL       1
I__416/O                                      LocalMux                     768              8179   6583  FALL       1
I__424/I                                      InMux                          0              8179   6583  FALL       1
I__424/O                                      InMux                        503              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in3          LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout        LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL       9
I__672/I                                      LocalMux                       0              9556   7589  FALL       1
I__672/O                                      LocalMux                     768             10324   7589  FALL       1
I__674/I                                      InMux                          0             10324   7589  FALL       1
I__674/O                                      InMux                        503             10827   7589  FALL       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/in3    LogicCell40_SEQ_MODE_0000      0             10827   7589  FALL       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/lcout  LogicCell40_SEQ_MODE_0000    874             11702   7589  FALL       8
I__682/I                                      Odrv4                          0             11702   7589  FALL       1
I__682/O                                      Odrv4                        649             12351   7589  FALL       1
I__684/I                                      LocalMux                       0             12351   7589  FALL       1
I__684/O                                      LocalMux                     768             13119   7589  FALL       1
I__686/I                                      CEMux                          0             13119   7589  FALL       1
I__686/O                                      CEMux                        490             13609   7589  FALL       1
uart.data_esr_5_LC_17_18_5/ce                 LogicCell40_SEQ_MODE_1000      0             13609   7589  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_17_18_5/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_esr_3_LC_17_18_3/ce
Capture Clock    : uart.data_esr_3_LC_17_18_3/clk
Hold Constraint  : 0p
Path slack       : 7589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6199
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13609
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__416/I                                      LocalMux                       0              7410   6583  FALL       1
I__416/O                                      LocalMux                     768              8179   6583  FALL       1
I__424/I                                      InMux                          0              8179   6583  FALL       1
I__424/O                                      InMux                        503              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in3          LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout        LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL       9
I__672/I                                      LocalMux                       0              9556   7589  FALL       1
I__672/O                                      LocalMux                     768             10324   7589  FALL       1
I__674/I                                      InMux                          0             10324   7589  FALL       1
I__674/O                                      InMux                        503             10827   7589  FALL       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/in3    LogicCell40_SEQ_MODE_0000      0             10827   7589  FALL       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/lcout  LogicCell40_SEQ_MODE_0000    874             11702   7589  FALL       8
I__682/I                                      Odrv4                          0             11702   7589  FALL       1
I__682/O                                      Odrv4                        649             12351   7589  FALL       1
I__684/I                                      LocalMux                       0             12351   7589  FALL       1
I__684/O                                      LocalMux                     768             13119   7589  FALL       1
I__686/I                                      CEMux                          0             13119   7589  FALL       1
I__686/O                                      CEMux                        490             13609   7589  FALL       1
uart.data_esr_3_LC_17_18_3/ce                 LogicCell40_SEQ_MODE_1000      0             13609   7589  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_17_18_3/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_esr_2_LC_17_18_2/ce
Capture Clock    : uart.data_esr_2_LC_17_18_2/clk
Hold Constraint  : 0p
Path slack       : 7589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6199
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13609
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__416/I                                      LocalMux                       0              7410   6583  FALL       1
I__416/O                                      LocalMux                     768              8179   6583  FALL       1
I__424/I                                      InMux                          0              8179   6583  FALL       1
I__424/O                                      InMux                        503              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in3          LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout        LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL       9
I__672/I                                      LocalMux                       0              9556   7589  FALL       1
I__672/O                                      LocalMux                     768             10324   7589  FALL       1
I__674/I                                      InMux                          0             10324   7589  FALL       1
I__674/O                                      InMux                        503             10827   7589  FALL       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/in3    LogicCell40_SEQ_MODE_0000      0             10827   7589  FALL       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/lcout  LogicCell40_SEQ_MODE_0000    874             11702   7589  FALL       8
I__682/I                                      Odrv4                          0             11702   7589  FALL       1
I__682/O                                      Odrv4                        649             12351   7589  FALL       1
I__684/I                                      LocalMux                       0             12351   7589  FALL       1
I__684/O                                      LocalMux                     768             13119   7589  FALL       1
I__686/I                                      CEMux                          0             13119   7589  FALL       1
I__686/O                                      CEMux                        490             13609   7589  FALL       1
uart.data_esr_2_LC_17_18_2/ce                 LogicCell40_SEQ_MODE_1000      0             13609   7589  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_17_18_2/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_esr_1_LC_17_18_1/ce
Capture Clock    : uart.data_esr_1_LC_17_18_1/clk
Hold Constraint  : 0p
Path slack       : 7589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6199
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13609
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__416/I                                      LocalMux                       0              7410   6583  FALL       1
I__416/O                                      LocalMux                     768              8179   6583  FALL       1
I__424/I                                      InMux                          0              8179   6583  FALL       1
I__424/O                                      InMux                        503              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in3          LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout        LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL       9
I__672/I                                      LocalMux                       0              9556   7589  FALL       1
I__672/O                                      LocalMux                     768             10324   7589  FALL       1
I__674/I                                      InMux                          0             10324   7589  FALL       1
I__674/O                                      InMux                        503             10827   7589  FALL       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/in3    LogicCell40_SEQ_MODE_0000      0             10827   7589  FALL       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/lcout  LogicCell40_SEQ_MODE_0000    874             11702   7589  FALL       8
I__682/I                                      Odrv4                          0             11702   7589  FALL       1
I__682/O                                      Odrv4                        649             12351   7589  FALL       1
I__684/I                                      LocalMux                       0             12351   7589  FALL       1
I__684/O                                      LocalMux                     768             13119   7589  FALL       1
I__686/I                                      CEMux                          0             13119   7589  FALL       1
I__686/O                                      CEMux                        490             13609   7589  FALL       1
uart.data_esr_1_LC_17_18_1/ce                 LogicCell40_SEQ_MODE_1000      0             13609   7589  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_1_LC_17_18_1/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_esr_0_LC_17_18_0/ce
Capture Clock    : uart.data_esr_0_LC_17_18_0/clk
Hold Constraint  : 0p
Path slack       : 7589p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6199
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13609
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__416/I                                      LocalMux                       0              7410   6583  FALL       1
I__416/O                                      LocalMux                     768              8179   6583  FALL       1
I__424/I                                      InMux                          0              8179   6583  FALL       1
I__424/O                                      InMux                        503              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in3          LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout        LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL       9
I__672/I                                      LocalMux                       0              9556   7589  FALL       1
I__672/O                                      LocalMux                     768             10324   7589  FALL       1
I__674/I                                      InMux                          0             10324   7589  FALL       1
I__674/O                                      InMux                        503             10827   7589  FALL       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/in3    LogicCell40_SEQ_MODE_0000      0             10827   7589  FALL       1
uart.timer_Count_RNIUL3I6_4_LC_16_19_7/lcout  LogicCell40_SEQ_MODE_0000    874             11702   7589  FALL       8
I__682/I                                      Odrv4                          0             11702   7589  FALL       1
I__682/O                                      Odrv4                        649             12351   7589  FALL       1
I__684/I                                      LocalMux                       0             12351   7589  FALL       1
I__684/O                                      LocalMux                     768             13119   7589  FALL       1
I__686/I                                      CEMux                          0             13119   7589  FALL       1
I__686/O                                      CEMux                        490             13609   7589  FALL       1
uart.data_esr_0_LC_17_18_0/ce                 LogicCell40_SEQ_MODE_1000      0             13609   7589  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_0_LC_17_18_0/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_15_20_5/lcout
Path End         : uart.data_rdy_LC_15_21_3/in1
Capture Clock    : uart.data_rdy_LC_15_21_3/clk
Hold Constraint  : 0p
Path slack       : 7602p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6212
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13622
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__608/I                                                 ClkMux                         0              5132  RISE       1
I__608/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_15_20_5/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_15_20_5/lcout                LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__270/I                                           LocalMux                       0              7410   6953  FALL       1
I__270/O                                           LocalMux                     768              8179   6953  FALL       1
I__273/I                                           InMux                          0              8179   6953  FALL       1
I__273/O                                           InMux                        503              8682   6953  FALL       1
uart.timer_Count_RNINU001_1_LC_15_19_5/in3         LogicCell40_SEQ_MODE_0000      0              8682   6953  FALL       1
uart.timer_Count_RNINU001_1_LC_15_19_5/lcout       LogicCell40_SEQ_MODE_0000    874              9556   6953  FALL       2
I__449/I                                           LocalMux                       0              9556   6953  FALL       1
I__449/O                                           LocalMux                     768             10324   6953  FALL       1
I__451/I                                           InMux                          0             10324   6953  FALL       1
I__451/O                                           InMux                        503             10827   6953  FALL       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/in3    LogicCell40_SEQ_MODE_0000      0             10827   6953  FALL       1
uart.timer_Count_6_rep1_RNIOBV23_LC_16_19_0/lcout  LogicCell40_SEQ_MODE_0000    874             11702   6953  FALL       3
I__441/I                                           Odrv4                          0             11702   7602  FALL       1
I__441/O                                           Odrv4                        649             12351   7602  FALL       1
I__444/I                                           LocalMux                       0             12351   7602  FALL       1
I__444/O                                           LocalMux                     768             13119   7602  FALL       1
I__447/I                                           InMux                          0             13119   7602  FALL       1
I__447/O                                           InMux                        503             13622   7602  FALL       1
uart.data_rdy_LC_15_21_3/in1                       LogicCell40_SEQ_MODE_1000      0             13622   7602  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__605/I                                                 ClkMux                         0              5132  RISE       1
I__605/O                                                 ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_15_21_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.timer_Count_2_LC_15_19_7/sr
Capture Clock    : uart.timer_Count_2_LC_15_19_7/clk
Hold Constraint  : 0p
Path slack       : 7973p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6066
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13476
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__414/I                                LocalMux                       0              7410   6583  FALL       1
I__414/O                                LocalMux                     768              8179   6583  FALL       1
I__422/I                                InMux                          0              8179   6583  FALL       1
I__422/O                                InMux                        503              8682   6583  FALL       1
uart.state_RNILALH5_4_LC_14_19_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNILALH5_4_LC_14_19_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL      10
I__259/I                                Odrv12                         0              9556   6583  FALL       1
I__259/O                                Odrv12                      1232             10788   6583  FALL       1
I__262/I                                Sp12to4                        0             10788   7973  FALL       1
I__262/O                                Sp12to4                      848             11635   7973  FALL       1
I__265/I                                Span4Mux_h                     0             11635   7973  FALL       1
I__265/O                                Span4Mux_h                   543             12178   7973  FALL       1
I__267/I                                LocalMux                       0             12178   7973  FALL       1
I__267/O                                LocalMux                     768             12947   7973  FALL       1
I__269/I                                SRMux                          0             12947   7973  FALL       1
I__269/O                                SRMux                        530             13476   7973  FALL       1
uart.timer_Count_2_LC_15_19_7/sr        LogicCell40_SEQ_MODE_1000      0             13476   7973  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_15_19_7/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.timer_Count_3_LC_15_19_6/sr
Capture Clock    : uart.timer_Count_3_LC_15_19_6/clk
Hold Constraint  : 0p
Path slack       : 7973p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6066
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13476
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__414/I                                LocalMux                       0              7410   6583  FALL       1
I__414/O                                LocalMux                     768              8179   6583  FALL       1
I__422/I                                InMux                          0              8179   6583  FALL       1
I__422/O                                InMux                        503              8682   6583  FALL       1
uart.state_RNILALH5_4_LC_14_19_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNILALH5_4_LC_14_19_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL      10
I__259/I                                Odrv12                         0              9556   6583  FALL       1
I__259/O                                Odrv12                      1232             10788   6583  FALL       1
I__262/I                                Sp12to4                        0             10788   7973  FALL       1
I__262/O                                Sp12to4                      848             11635   7973  FALL       1
I__265/I                                Span4Mux_h                     0             11635   7973  FALL       1
I__265/O                                Span4Mux_h                   543             12178   7973  FALL       1
I__267/I                                LocalMux                       0             12178   7973  FALL       1
I__267/O                                LocalMux                     768             12947   7973  FALL       1
I__269/I                                SRMux                          0             12947   7973  FALL       1
I__269/O                                SRMux                        530             13476   7973  FALL       1
uart.timer_Count_3_LC_15_19_6/sr        LogicCell40_SEQ_MODE_1000      0             13476   7973  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_15_19_6/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.timer_Count_4_LC_15_19_1/sr
Capture Clock    : uart.timer_Count_4_LC_15_19_1/clk
Hold Constraint  : 0p
Path slack       : 7973p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6066
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13476
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__414/I                                LocalMux                       0              7410   6583  FALL       1
I__414/O                                LocalMux                     768              8179   6583  FALL       1
I__422/I                                InMux                          0              8179   6583  FALL       1
I__422/O                                InMux                        503              8682   6583  FALL       1
uart.state_RNILALH5_4_LC_14_19_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNILALH5_4_LC_14_19_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL      10
I__259/I                                Odrv12                         0              9556   6583  FALL       1
I__259/O                                Odrv12                      1232             10788   6583  FALL       1
I__262/I                                Sp12to4                        0             10788   7973  FALL       1
I__262/O                                Sp12to4                      848             11635   7973  FALL       1
I__265/I                                Span4Mux_h                     0             11635   7973  FALL       1
I__265/O                                Span4Mux_h                   543             12178   7973  FALL       1
I__267/I                                LocalMux                       0             12178   7973  FALL       1
I__267/O                                LocalMux                     768             12947   7973  FALL       1
I__269/I                                SRMux                          0             12947   7973  FALL       1
I__269/O                                SRMux                        530             13476   7973  FALL       1
uart.timer_Count_4_LC_15_19_1/sr        LogicCell40_SEQ_MODE_1000      0             13476   7973  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__611/I                                                 ClkMux                         0              5132  RISE       1
I__611/O                                                 ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_15_19_1/clk                        LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_14_18_5/lcout
Path End         : uart.data_Aux_esr_4_LC_17_16_5/ce
Capture Clock    : uart.data_Aux_esr_4_LC_17_16_5/clk
Hold Constraint  : 0p
Path slack       : 7999p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6609
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14019
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__610/I                                                 ClkMux                         0              5132  RISE       1
I__610/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_14_18_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_14_18_5/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__546/I                                    LocalMux                       0              7410   7298  FALL       1
I__546/O                                    LocalMux                     768              8179   7298  FALL       1
I__559/I                                    InMux                          0              8179   8000  FALL       1
I__559/O                                    InMux                        503              8682   8000  FALL       1
uart.data_Aux_esr_RNO_0_4_LC_15_17_1/in0    LogicCell40_SEQ_MODE_0000      0              8682   8000  FALL       1
uart.data_Aux_esr_RNO_0_4_LC_15_17_1/lcout  LogicCell40_SEQ_MODE_0000   1285              9967   8000  FALL       1
I__462/I                                    LocalMux                       0              9967   8000  FALL       1
I__462/O                                    LocalMux                     768             10735   8000  FALL       1
I__463/I                                    InMux                          0             10735   8000  FALL       1
I__463/O                                    InMux                        503             11238   8000  FALL       1
uart.data_Aux_esr_RNO_4_LC_16_16_5/in3      LogicCell40_SEQ_MODE_0000      0             11238   8000  FALL       1
uart.data_Aux_esr_RNO_4_LC_16_16_5/lcout    LogicCell40_SEQ_MODE_0000    874             12112   8000  FALL       1
I__492/I                                    Odrv4                          0             12112   8000  FALL       1
I__492/O                                    Odrv4                        649             12761   8000  FALL       1
I__493/I                                    LocalMux                       0             12761   8000  FALL       1
I__493/O                                    LocalMux                     768             13529   8000  FALL       1
I__494/I                                    CEMux                          0             13529   8000  FALL       1
I__494/O                                    CEMux                        490             14019   8000  FALL       1
uart.data_Aux_esr_4_LC_17_16_5/ce           LogicCell40_SEQ_MODE_1000      0             14019   8000  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__622/I                                                 ClkMux                         0              5132  RISE       1
I__622/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_4_LC_17_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_esr_7_LC_17_18_7/sr
Capture Clock    : uart.data_esr_7_LC_17_18_7/clk
Hold Constraint  : 0p
Path slack       : 8079p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6172
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13582
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__416/I                                LocalMux                       0              7410   6583  FALL       1
I__416/O                                LocalMux                     768              8179   6583  FALL       1
I__424/I                                InMux                          0              8179   6583  FALL       1
I__424/O                                InMux                        503              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL       9
I__673/I                                Odrv12                         0              9556   6583  FALL       1
I__673/O                                Odrv12                      1232             10788   6583  FALL       1
I__676/I                                Sp12to4                        0             10788   8079  FALL       1
I__676/O                                Sp12to4                      848             11635   8079  FALL       1
I__678/I                                Span4Mux_v                     0             11635   8079  FALL       1
I__678/O                                Span4Mux_v                   649             12284   8079  FALL       1
I__679/I                                LocalMux                       0             12284   8079  FALL       1
I__679/O                                LocalMux                     768             13053   8079  FALL       1
I__680/I                                SRMux                          0             13053   8079  FALL       1
I__680/O                                SRMux                        530             13582   8079  FALL       1
uart.data_esr_7_LC_17_18_7/sr           LogicCell40_SEQ_MODE_1000      0             13582   8079  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_17_18_7/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_esr_6_LC_17_18_6/sr
Capture Clock    : uart.data_esr_6_LC_17_18_6/clk
Hold Constraint  : 0p
Path slack       : 8079p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6172
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13582
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__416/I                                LocalMux                       0              7410   6583  FALL       1
I__416/O                                LocalMux                     768              8179   6583  FALL       1
I__424/I                                InMux                          0              8179   6583  FALL       1
I__424/O                                InMux                        503              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL       9
I__673/I                                Odrv12                         0              9556   6583  FALL       1
I__673/O                                Odrv12                      1232             10788   6583  FALL       1
I__676/I                                Sp12to4                        0             10788   8079  FALL       1
I__676/O                                Sp12to4                      848             11635   8079  FALL       1
I__678/I                                Span4Mux_v                     0             11635   8079  FALL       1
I__678/O                                Span4Mux_v                   649             12284   8079  FALL       1
I__679/I                                LocalMux                       0             12284   8079  FALL       1
I__679/O                                LocalMux                     768             13053   8079  FALL       1
I__680/I                                SRMux                          0             13053   8079  FALL       1
I__680/O                                SRMux                        530             13582   8079  FALL       1
uart.data_esr_6_LC_17_18_6/sr           LogicCell40_SEQ_MODE_1000      0             13582   8079  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_17_18_6/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_esr_5_LC_17_18_5/sr
Capture Clock    : uart.data_esr_5_LC_17_18_5/clk
Hold Constraint  : 0p
Path slack       : 8079p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6172
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13582
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__416/I                                LocalMux                       0              7410   6583  FALL       1
I__416/O                                LocalMux                     768              8179   6583  FALL       1
I__424/I                                InMux                          0              8179   6583  FALL       1
I__424/O                                InMux                        503              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL       9
I__673/I                                Odrv12                         0              9556   6583  FALL       1
I__673/O                                Odrv12                      1232             10788   6583  FALL       1
I__676/I                                Sp12to4                        0             10788   8079  FALL       1
I__676/O                                Sp12to4                      848             11635   8079  FALL       1
I__678/I                                Span4Mux_v                     0             11635   8079  FALL       1
I__678/O                                Span4Mux_v                   649             12284   8079  FALL       1
I__679/I                                LocalMux                       0             12284   8079  FALL       1
I__679/O                                LocalMux                     768             13053   8079  FALL       1
I__680/I                                SRMux                          0             13053   8079  FALL       1
I__680/O                                SRMux                        530             13582   8079  FALL       1
uart.data_esr_5_LC_17_18_5/sr           LogicCell40_SEQ_MODE_1000      0             13582   8079  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_17_18_5/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_esr_3_LC_17_18_3/sr
Capture Clock    : uart.data_esr_3_LC_17_18_3/clk
Hold Constraint  : 0p
Path slack       : 8079p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6172
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13582
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__416/I                                LocalMux                       0              7410   6583  FALL       1
I__416/O                                LocalMux                     768              8179   6583  FALL       1
I__424/I                                InMux                          0              8179   6583  FALL       1
I__424/O                                InMux                        503              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL       9
I__673/I                                Odrv12                         0              9556   6583  FALL       1
I__673/O                                Odrv12                      1232             10788   6583  FALL       1
I__676/I                                Sp12to4                        0             10788   8079  FALL       1
I__676/O                                Sp12to4                      848             11635   8079  FALL       1
I__678/I                                Span4Mux_v                     0             11635   8079  FALL       1
I__678/O                                Span4Mux_v                   649             12284   8079  FALL       1
I__679/I                                LocalMux                       0             12284   8079  FALL       1
I__679/O                                LocalMux                     768             13053   8079  FALL       1
I__680/I                                SRMux                          0             13053   8079  FALL       1
I__680/O                                SRMux                        530             13582   8079  FALL       1
uart.data_esr_3_LC_17_18_3/sr           LogicCell40_SEQ_MODE_1000      0             13582   8079  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_17_18_3/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_esr_2_LC_17_18_2/sr
Capture Clock    : uart.data_esr_2_LC_17_18_2/clk
Hold Constraint  : 0p
Path slack       : 8079p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6172
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13582
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__416/I                                LocalMux                       0              7410   6583  FALL       1
I__416/O                                LocalMux                     768              8179   6583  FALL       1
I__424/I                                InMux                          0              8179   6583  FALL       1
I__424/O                                InMux                        503              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL       9
I__673/I                                Odrv12                         0              9556   6583  FALL       1
I__673/O                                Odrv12                      1232             10788   6583  FALL       1
I__676/I                                Sp12to4                        0             10788   8079  FALL       1
I__676/O                                Sp12to4                      848             11635   8079  FALL       1
I__678/I                                Span4Mux_v                     0             11635   8079  FALL       1
I__678/O                                Span4Mux_v                   649             12284   8079  FALL       1
I__679/I                                LocalMux                       0             12284   8079  FALL       1
I__679/O                                LocalMux                     768             13053   8079  FALL       1
I__680/I                                SRMux                          0             13053   8079  FALL       1
I__680/O                                SRMux                        530             13582   8079  FALL       1
uart.data_esr_2_LC_17_18_2/sr           LogicCell40_SEQ_MODE_1000      0             13582   8079  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_17_18_2/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_esr_1_LC_17_18_1/sr
Capture Clock    : uart.data_esr_1_LC_17_18_1/clk
Hold Constraint  : 0p
Path slack       : 8079p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6172
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13582
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__416/I                                LocalMux                       0              7410   6583  FALL       1
I__416/O                                LocalMux                     768              8179   6583  FALL       1
I__424/I                                InMux                          0              8179   6583  FALL       1
I__424/O                                InMux                        503              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL       9
I__673/I                                Odrv12                         0              9556   6583  FALL       1
I__673/O                                Odrv12                      1232             10788   6583  FALL       1
I__676/I                                Sp12to4                        0             10788   8079  FALL       1
I__676/O                                Sp12to4                      848             11635   8079  FALL       1
I__678/I                                Span4Mux_v                     0             11635   8079  FALL       1
I__678/O                                Span4Mux_v                   649             12284   8079  FALL       1
I__679/I                                LocalMux                       0             12284   8079  FALL       1
I__679/O                                LocalMux                     768             13053   8079  FALL       1
I__680/I                                SRMux                          0             13053   8079  FALL       1
I__680/O                                SRMux                        530             13582   8079  FALL       1
uart.data_esr_1_LC_17_18_1/sr           LogicCell40_SEQ_MODE_1000      0             13582   8079  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_1_LC_17_18_1/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_15_18_1/lcout
Path End         : uart.data_esr_0_LC_17_18_0/sr
Capture Clock    : uart.data_esr_0_LC_17_18_0/clk
Hold Constraint  : 0p
Path slack       : 8079p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6172
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13582
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__614/I                                                 ClkMux                         0              5132  RISE       1
I__614/O                                                 ClkMux                       887              6020  RISE       1
uart.state_4_LC_15_18_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_15_18_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      14
I__416/I                                LocalMux                       0              7410   6583  FALL       1
I__416/O                                LocalMux                     768              8179   6583  FALL       1
I__424/I                                InMux                          0              8179   6583  FALL       1
I__424/O                                InMux                        503              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   6583  FALL       1
uart.state_RNIVF8I3_4_LC_16_19_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6583  FALL       9
I__673/I                                Odrv12                         0              9556   6583  FALL       1
I__673/O                                Odrv12                      1232             10788   6583  FALL       1
I__676/I                                Sp12to4                        0             10788   8079  FALL       1
I__676/O                                Sp12to4                      848             11635   8079  FALL       1
I__678/I                                Span4Mux_v                     0             11635   8079  FALL       1
I__678/O                                Span4Mux_v                   649             12284   8079  FALL       1
I__679/I                                LocalMux                       0             12284   8079  FALL       1
I__679/O                                LocalMux                     768             13053   8079  FALL       1
I__680/I                                SRMux                          0             13053   8079  FALL       1
I__680/O                                SRMux                        530             13582   8079  FALL       1
uart.data_esr_0_LC_17_18_0/sr           LogicCell40_SEQ_MODE_1000      0             13582   8079  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_0_LC_17_18_0/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_2_LC_13_18_4/lcout
Path End         : uart.data_Aux_esr_6_LC_17_20_0/ce
Capture Clock    : uart.data_Aux_esr_6_LC_17_20_0/clk
Hold Constraint  : 0p
Path slack       : 9112p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7722
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15132
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__606/I                                                 ClkMux                         0              5132  RISE       1
I__606/O                                                 ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_13_18_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_2_LC_13_18_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      10
I__517/I                                    Odrv4                          0              7410   7126  FALL       1
I__517/O                                    Odrv4                        649              8059   7126  FALL       1
I__523/I                                    LocalMux                       0              8059   9112  FALL       1
I__523/O                                    LocalMux                     768              8828   9112  FALL       1
I__531/I                                    InMux                          0              8828   9112  FALL       1
I__531/O                                    InMux                        503              9331   9112  FALL       1
I__536/I                                    CascadeMux                     0              9331   9112  FALL       1
I__536/O                                    CascadeMux                     0              9331   9112  FALL       1
uart.data_Aux_esr_RNO_0_6_LC_16_18_7/in2    LogicCell40_SEQ_MODE_0000      0              9331   9112  FALL       1
uart.data_Aux_esr_RNO_0_6_LC_16_18_7/lcout  LogicCell40_SEQ_MODE_0000   1205             10536   9112  FALL       1
I__499/I                                    LocalMux                       0             10536   9112  FALL       1
I__499/O                                    LocalMux                     768             11304   9112  FALL       1
I__500/I                                    InMux                          0             11304   9112  FALL       1
I__500/O                                    InMux                        503             11808   9112  FALL       1
uart.data_Aux_esr_RNO_6_LC_16_19_6/in3      LogicCell40_SEQ_MODE_0000      0             11808   9112  FALL       1
uart.data_Aux_esr_RNO_6_LC_16_19_6/lcout    LogicCell40_SEQ_MODE_0000    874             12682   9112  FALL       1
I__597/I                                    Odrv4                          0             12682   9112  FALL       1
I__597/O                                    Odrv4                        649             13331   9112  FALL       1
I__598/I                                    Span4Mux_h                     0             13331   9112  FALL       1
I__598/O                                    Span4Mux_h                   543             13874   9112  FALL       1
I__599/I                                    LocalMux                       0             13874   9112  FALL       1
I__599/O                                    LocalMux                     768             14642   9112  FALL       1
I__600/I                                    CEMux                          0             14642   9112  FALL       1
I__600/O                                    CEMux                        490             15132   9112  FALL       1
uart.data_Aux_esr_6_LC_17_20_0/ce           LogicCell40_SEQ_MODE_1000      0             15132   9112  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__615/I                                                 ClkMux                         0              5132  RISE       1
I__615/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_6_LC_17_20_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart_input_debug
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5777
---------------------------------------   ---- 
End-of-path arrival time (ps)             5777
 
Data path
pin name                                    model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
uart_input                                  Pc2Drone                    0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in         IO_PAD                      0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT                  IO_PAD                    510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001    490              1000   +INF  FALL       1
I__626/I                                    Odrv4                       0              1000   +INF  FALL       1
I__626/O                                    Odrv4                     649              1649   +INF  FALL       1
I__630/I                                    LocalMux                    0              1649   +INF  FALL       1
I__630/O                                    LocalMux                  768              2417   +INF  FALL       1
I__634/I                                    IoInMux                     0              2417   +INF  FALL       1
I__634/O                                    IoInMux                   503              2921   +INF  FALL       1
uart_input_debug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              2921   +INF  FALL       1
uart_input_debug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001    768              3689   +INF  FALL       1
uart_input_debug_obuf_iopad/DIN             IO_PAD                      0              3689   +INF  FALL       1
uart_input_debug_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2088              5777   +INF  FALL       1
uart_input_debug                            Pc2Drone                    0              5777   +INF  FALL       1


++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_1_LC_15_16_2/in0
Capture Clock    : uart.data_Aux_esr_1_LC_15_16_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7304
---------------------------------------   ---- 
End-of-path arrival time (ps)             7304
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__627/I                             Odrv12                         0              1000   +INF  FALL       1
I__627/O                             Odrv12                      1232              2232   +INF  FALL       1
I__631/I                             Span12Mux_v                    0              2232   +INF  FALL       1
I__631/O                             Span12Mux_v                 1073              3305   +INF  FALL       1
I__635/I                             Span12Mux_h                    0              3305   +INF  FALL       1
I__635/O                             Span12Mux_h                 1232              4536   +INF  FALL       1
I__639/I                             Sp12to4                        0              4536   +INF  FALL       1
I__639/O                             Sp12to4                      848              5384   +INF  FALL       1
I__646/I                             Span4Mux_v                     0              5384   +INF  FALL       1
I__646/O                             Span4Mux_v                   649              6033   +INF  FALL       1
I__653/I                             LocalMux                       0              6033   +INF  FALL       1
I__653/O                             LocalMux                     768              6801   +INF  FALL       1
I__660/I                             InMux                          0              6801   +INF  FALL       1
I__660/O                             InMux                        503              7304   +INF  FALL       1
uart.data_Aux_esr_1_LC_15_16_2/in0   LogicCell40_SEQ_MODE_1000      0              7304   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__618/I                                                 ClkMux                         0              5132  RISE       1
I__618/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_1_LC_15_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_3_LC_16_18_2/in0
Capture Clock    : uart.data_Aux_esr_3_LC_16_18_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7903
---------------------------------------   ---- 
End-of-path arrival time (ps)             7903
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  FALL       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490               950   +INF  FALL       1
I__627/I                             Odrv12                         0               950   +INF  FALL       1
I__627/O                             Odrv12                      1232              2182   +INF  FALL       1
I__631/I                             Span12Mux_v                    0              2182   +INF  FALL       1
I__631/O                             Span12Mux_v                 1073              3255   +INF  FALL       1
I__635/I                             Span12Mux_h                    0              3255   +INF  FALL       1
I__635/O                             Span12Mux_h                 1232              4486   +INF  FALL       1
I__639/I                             Sp12to4                        0              4486   +INF  FALL       1
I__639/O                             Sp12to4                      848              5334   +INF  FALL       1
I__646/I                             Span4Mux_v                     0              5334   +INF  FALL       1
I__646/O                             Span4Mux_v                   649              5983   +INF  FALL       1
I__654/I                             Span4Mux_v                     0              5983   +INF  FALL       1
I__654/O                             Span4Mux_v                   649              6632   +INF  FALL       1
I__661/I                             LocalMux                       0              6632   +INF  FALL       1
I__661/O                             LocalMux                     768              7400   +INF  FALL       1
I__668/I                             InMux                          0              7400   +INF  FALL       1
I__668/O                             InMux                        503              7903   +INF  FALL       1
uart.data_Aux_esr_3_LC_16_18_2/in0   LogicCell40_SEQ_MODE_1000      0              7903   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__616/I                                                 ClkMux                         0              5132  RISE       1
I__616/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_3_LC_16_18_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_4_LC_17_19_5/lcout
Path End         : data[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6949
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14359
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__617/I                                                 ClkMux                         0              5132  RISE       1
I__617/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_17_19_5/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_4_LC_17_19_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       1
I__687/I                          Odrv4                          0              7410   +INF  RISE       1
I__687/O                          Odrv4                        596              8006   +INF  RISE       1
I__688/I                          Span4Mux_v                     0              8006   +INF  RISE       1
I__688/O                          Span4Mux_v                   596              8602   +INF  RISE       1
I__689/I                          Span4Mux_v                     0              8602   +INF  RISE       1
I__689/O                          Span4Mux_v                   596              9198   +INF  RISE       1
I__690/I                          Span4Mux_s3_v                  0              9198   +INF  RISE       1
I__690/O                          Span4Mux_s3_v                543              9741   +INF  RISE       1
I__691/I                          LocalMux                       0              9741   +INF  RISE       1
I__691/O                          LocalMux                    1099             10841   +INF  RISE       1
I__692/I                          IoInMux                        0             10841   +INF  RISE       1
I__692/O                          IoInMux                      662             11503   +INF  RISE       1
data_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             11503   +INF  RISE       1
data_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             12271   +INF  FALL       1
data_obuf_4_iopad/DIN             IO_PAD                         0             12271   +INF  FALL       1
data_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                      2088             14359   +INF  FALL       1
data[4]                           Pc2Drone                       0             14359   +INF  FALL       1


++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_7_LC_17_18_7/lcout
Path End         : data[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7890
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15300
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_17_18_7/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_7_LC_17_18_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       1
I__696/I                          Odrv12                         0              7410   +INF  RISE       1
I__696/O                          Odrv12                      1073              8483   +INF  RISE       1
I__697/I                          Span12Mux_v                    0              8483   +INF  RISE       1
I__697/O                          Span12Mux_v                  980              9463   +INF  RISE       1
I__698/I                          Sp12to4                        0              9463   +INF  RISE       1
I__698/O                          Sp12to4                      596             10059   +INF  RISE       1
I__699/I                          IoSpan4Mux                     0             10059   +INF  RISE       1
I__699/O                          IoSpan4Mux                   622             10682   +INF  RISE       1
I__700/I                          LocalMux                       0             10682   +INF  RISE       1
I__700/O                          LocalMux                    1099             11781   +INF  RISE       1
I__701/I                          IoInMux                        0             11781   +INF  RISE       1
I__701/O                          IoInMux                      662             12443   +INF  RISE       1
data_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             12443   +INF  RISE       1
data_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             13212   +INF  FALL       1
data_obuf_7_iopad/DIN             IO_PAD                         0             13212   +INF  FALL       1
data_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                      2088             15300   +INF  FALL       1
data[7]                           Pc2Drone                       0             15300   +INF  FALL       1


++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_6_LC_17_18_6/lcout
Path End         : data[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8234
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15644
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_17_18_6/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_6_LC_17_18_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       1
I__706/I                          Odrv12                         0              7410   +INF  RISE       1
I__706/O                          Odrv12                      1073              8483   +INF  RISE       1
I__707/I                          Span12Mux_v                    0              8483   +INF  RISE       1
I__707/O                          Span12Mux_v                  980              9463   +INF  RISE       1
I__708/I                          Sp12to4                        0              9463   +INF  RISE       1
I__708/O                          Sp12to4                      596             10059   +INF  RISE       1
I__709/I                          Span4Mux_s0_v                  0             10059   +INF  RISE       1
I__709/O                          Span4Mux_s0_v                344             10404   +INF  RISE       1
I__710/I                          IoSpan4Mux                     0             10404   +INF  RISE       1
I__710/O                          IoSpan4Mux                   622             11026   +INF  RISE       1
I__711/I                          LocalMux                       0             11026   +INF  RISE       1
I__711/O                          LocalMux                    1099             12125   +INF  RISE       1
I__712/I                          IoInMux                        0             12125   +INF  RISE       1
I__712/O                          IoInMux                      662             12788   +INF  RISE       1
data_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             12788   +INF  RISE       1
data_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             13556   +INF  FALL       1
data_obuf_6_iopad/DIN             IO_PAD                         0             13556   +INF  FALL       1
data_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2088             15644   +INF  FALL       1
data[6]                           Pc2Drone                       0             15644   +INF  FALL       1


++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_5_LC_17_18_5/lcout
Path End         : data[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7267
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14677
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_17_18_5/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_5_LC_17_18_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       1
I__713/I                          Odrv12                         0              7410   +INF  RISE       1
I__713/O                          Odrv12                      1073              8483   +INF  RISE       1
I__714/I                          Span12Mux_v                    0              8483   +INF  RISE       1
I__714/O                          Span12Mux_v                  980              9463   +INF  RISE       1
I__715/I                          Sp12to4                        0              9463   +INF  RISE       1
I__715/O                          Sp12to4                      596             10059   +INF  RISE       1
I__716/I                          LocalMux                       0             10059   +INF  RISE       1
I__716/O                          LocalMux                    1099             11159   +INF  RISE       1
I__717/I                          IoInMux                        0             11159   +INF  RISE       1
I__717/O                          IoInMux                      662             11821   +INF  RISE       1
data_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             11821   +INF  RISE       1
data_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             12589   +INF  FALL       1
data_obuf_5_iopad/DIN             IO_PAD                         0             12589   +INF  FALL       1
data_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                      2088             14677   +INF  FALL       1
data[5]                           Pc2Drone                       0             14677   +INF  FALL       1


++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_3_LC_17_18_3/lcout
Path End         : data[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8843
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16253
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_17_18_3/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_3_LC_17_18_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       1
I__721/I                          Odrv12                         0              7410   +INF  RISE       1
I__721/O                          Odrv12                      1073              8483   +INF  RISE       1
I__722/I                          Span12Mux_v                    0              8483   +INF  RISE       1
I__722/O                          Span12Mux_v                  980              9463   +INF  RISE       1
I__723/I                          Sp12to4                        0              9463   +INF  RISE       1
I__723/O                          Sp12to4                      596             10059   +INF  RISE       1
I__724/I                          Span4Mux_h                     0             10059   +INF  RISE       1
I__724/O                          Span4Mux_h                   517             10576   +INF  RISE       1
I__725/I                          Span4Mux_h                     0             10576   +INF  RISE       1
I__725/O                          Span4Mux_h                   517             11092   +INF  RISE       1
I__726/I                          Span4Mux_s3_v                  0             11092   +INF  RISE       1
I__726/O                          Span4Mux_s3_v                543             11635   +INF  RISE       1
I__727/I                          LocalMux                       0             11635   +INF  RISE       1
I__727/O                          LocalMux                    1099             12735   +INF  RISE       1
I__728/I                          IoInMux                        0             12735   +INF  RISE       1
I__728/O                          IoInMux                      662             13397   +INF  RISE       1
data_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             13397   +INF  RISE       1
data_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             14165   +INF  FALL       1
data_obuf_3_iopad/DIN             IO_PAD                         0             14165   +INF  FALL       1
data_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2088             16253   +INF  FALL       1
data[3]                           Pc2Drone                       0             16253   +INF  FALL       1


++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_2_LC_17_18_2/lcout
Path End         : data[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8565
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15975
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_17_18_2/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_2_LC_17_18_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       1
I__731/I                          Odrv12                         0              7410   +INF  RISE       1
I__731/O                          Odrv12                      1073              8483   +INF  RISE       1
I__732/I                          Span12Mux_v                    0              8483   +INF  RISE       1
I__732/O                          Span12Mux_v                  980              9463   +INF  RISE       1
I__733/I                          Span12Mux_s8_h                 0              9463   +INF  RISE       1
I__733/O                          Span12Mux_s8_h               755             10218   +INF  RISE       1
I__734/I                          Sp12to4                        0             10218   +INF  RISE       1
I__734/O                          Sp12to4                      596             10814   +INF  RISE       1
I__735/I                          Span4Mux_s3_v                  0             10814   +INF  RISE       1
I__735/O                          Span4Mux_s3_v                543             11357   +INF  RISE       1
I__736/I                          LocalMux                       0             11357   +INF  RISE       1
I__736/O                          LocalMux                    1099             12457   +INF  RISE       1
I__737/I                          IoInMux                        0             12457   +INF  RISE       1
I__737/O                          IoInMux                      662             13119   +INF  RISE       1
data_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             13119   +INF  RISE       1
data_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             13887   +INF  FALL       1
data_obuf_2_iopad/DIN             IO_PAD                         0             13887   +INF  FALL       1
data_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2088             15975   +INF  FALL       1
data[2]                           Pc2Drone                       0             15975   +INF  FALL       1


++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_1_LC_17_18_1/lcout
Path End         : data[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8433
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15843
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_1_LC_17_18_1/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_1_LC_17_18_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       1
I__472/I                          Odrv12                         0              7410   +INF  RISE       1
I__472/O                          Odrv12                      1073              8483   +INF  RISE       1
I__473/I                          Span12Mux_v                    0              8483   +INF  RISE       1
I__473/O                          Span12Mux_v                  980              9463   +INF  RISE       1
I__474/I                          Sp12to4                        0              9463   +INF  RISE       1
I__474/O                          Sp12to4                      596             10059   +INF  RISE       1
I__475/I                          Span4Mux_s3_v                  0             10059   +INF  RISE       1
I__475/O                          Span4Mux_s3_v                543             10602   +INF  RISE       1
I__476/I                          IoSpan4Mux                     0             10602   +INF  RISE       1
I__476/O                          IoSpan4Mux                   622             11225   +INF  RISE       1
I__477/I                          LocalMux                       0             11225   +INF  RISE       1
I__477/O                          LocalMux                    1099             12324   +INF  RISE       1
I__478/I                          IoInMux                        0             12324   +INF  RISE       1
I__478/O                          IoInMux                      662             12986   +INF  RISE       1
data_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             12986   +INF  RISE       1
data_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             13755   +INF  FALL       1
data_obuf_1_iopad/DIN             IO_PAD                         0             13755   +INF  FALL       1
data_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2088             15843   +INF  FALL       1
data[1]                           Pc2Drone                       0             15843   +INF  FALL       1


++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_0_LC_17_18_0/lcout
Path End         : data[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7135
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14545
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__620/I                                                 ClkMux                         0              5132  RISE       1
I__620/O                                                 ClkMux                       887              6020  RISE       1
uart.data_esr_0_LC_17_18_0/clk                           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_0_LC_17_18_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       1
I__483/I                          Odrv12                         0              7410   +INF  RISE       1
I__483/O                          Odrv12                      1073              8483   +INF  RISE       1
I__484/I                          Span12Mux_v                    0              8483   +INF  RISE       1
I__484/O                          Span12Mux_v                  980              9463   +INF  RISE       1
I__485/I                          Span12Mux_s5_v                 0              9463   +INF  RISE       1
I__485/O                          Span12Mux_s5_v               464              9927   +INF  RISE       1
I__486/I                          LocalMux                       0              9927   +INF  RISE       1
I__486/O                          LocalMux                    1099             11026   +INF  RISE       1
I__487/I                          IoInMux                        0             11026   +INF  RISE       1
I__487/O                          IoInMux                      662             11688   +INF  RISE       1
data_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             11688   +INF  RISE       1
data_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             12457   +INF  FALL       1
data_obuf_0_iopad/DIN             IO_PAD                         0             12457   +INF  FALL       1
data_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2088             14545   +INF  FALL       1
data[0]                           Pc2Drone                       0             14545   +INF  FALL       1


++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_15_21_3/lcout
Path End         : data_rdy
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7452
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14862
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__605/I                                                 ClkMux                         0              5132  RISE       1
I__605/O                                                 ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_15_21_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_15_21_3/lcout      LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       1
I__466/I                            Odrv12                         0              7410   +INF  RISE       1
I__466/O                            Odrv12                      1073              8483   +INF  RISE       1
I__467/I                            Sp12to4                        0              8483   +INF  RISE       1
I__467/O                            Sp12to4                      596              9079   +INF  RISE       1
I__468/I                            Span4Mux_s3_v                  0              9079   +INF  RISE       1
I__468/O                            Span4Mux_s3_v                543              9622   +INF  RISE       1
I__469/I                            IoSpan4Mux                     0              9622   +INF  RISE       1
I__469/O                            IoSpan4Mux                   622             10245   +INF  RISE       1
I__470/I                            LocalMux                       0             10245   +INF  RISE       1
I__470/O                            LocalMux                    1099             11344   +INF  RISE       1
I__471/I                            IoInMux                        0             11344   +INF  RISE       1
I__471/O                            IoInMux                      662             12006   +INF  RISE       1
data_rdy_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             12006   +INF  RISE       1
data_rdy_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             12774   +INF  FALL       1
data_rdy_obuf_iopad/DIN             IO_PAD                         0             12774   +INF  FALL       1
data_rdy_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             14862   +INF  FALL       1
data_rdy                            Pc2Drone                       0             14862   +INF  FALL       1


++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_7_LC_14_17_2/in0
Capture Clock    : uart.data_Aux_esr_7_LC_14_17_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             5808
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__628/I                             Odrv12                         0              1000   +INF  FALL       1
I__628/O                             Odrv12                      1232              2232   +INF  FALL       1
I__632/I                             Span12Mux_v                    0              2232   +INF  FALL       1
I__632/O                             Span12Mux_v                 1073              3305   +INF  FALL       1
I__636/I                             Span12Mux_h                    0              3305   +INF  FALL       1
I__636/O                             Span12Mux_h                 1232              4536   +INF  FALL       1
I__641/I                             LocalMux                       0              4536   +INF  FALL       1
I__641/O                             LocalMux                     768              5305   +INF  FALL       1
I__648/I                             InMux                          0              5305   +INF  FALL       1
I__648/O                             InMux                        503              5808   +INF  FALL       1
uart.data_Aux_esr_7_LC_14_17_2/in0   LogicCell40_SEQ_MODE_1000      0              5808   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__613/I                                                 ClkMux                         0              5132  RISE       1
I__613/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_7_LC_14_17_2/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_2_LC_16_17_0/in0
Capture Clock    : uart.data_Aux_esr_2_LC_16_17_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5758
---------------------------------------   ---- 
End-of-path arrival time (ps)             5758
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  FALL       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490               950   +INF  FALL       1
I__628/I                             Odrv12                         0               950   +INF  FALL       1
I__628/O                             Odrv12                      1232              2182   +INF  FALL       1
I__632/I                             Span12Mux_v                    0              2182   +INF  FALL       1
I__632/O                             Span12Mux_v                 1073              3255   +INF  FALL       1
I__636/I                             Span12Mux_h                    0              3255   +INF  FALL       1
I__636/O                             Span12Mux_h                 1232              4486   +INF  FALL       1
I__642/I                             LocalMux                       0              4486   +INF  FALL       1
I__642/O                             LocalMux                     768              5255   +INF  FALL       1
I__649/I                             InMux                          0              5255   +INF  FALL       1
I__649/O                             InMux                        503              5758   +INF  FALL       1
uart.data_Aux_esr_2_LC_16_17_0/in0   LogicCell40_SEQ_MODE_1000      0              5758   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__619/I                                                 ClkMux                         0              5132  RISE       1
I__619/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_2_LC_16_17_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_rdy_LC_15_21_3/in0
Capture Clock    : uart.data_rdy_LC_15_21_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             5808
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__629/I                             Odrv12                         0              1000   +INF  FALL       1
I__629/O                             Odrv12                      1232              2232   +INF  FALL       1
I__633/I                             Span12Mux_v                    0              2232   +INF  FALL       1
I__633/O                             Span12Mux_v                 1073              3305   +INF  FALL       1
I__638/I                             Span12Mux_h                    0              3305   +INF  FALL       1
I__638/O                             Span12Mux_h                 1232              4536   +INF  FALL       1
I__645/I                             LocalMux                       0              4536   +INF  FALL       1
I__645/O                             LocalMux                     768              5305   +INF  FALL       1
I__652/I                             InMux                          0              5305   +INF  FALL       1
I__652/O                             InMux                        503              5808   +INF  FALL       1
uart.data_rdy_LC_15_21_3/in0         LogicCell40_SEQ_MODE_1000      0              5808   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__605/I                                                 ClkMux                         0              5132  RISE       1
I__605/O                                                 ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_15_21_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.state_1_LC_13_19_6/in1
Capture Clock    : uart.state_1_LC_13_19_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6616
---------------------------------------   ---- 
End-of-path arrival time (ps)             6616
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__628/I                             Odrv12                         0              1000   +INF  FALL       1
I__628/O                             Odrv12                      1232              2232   +INF  FALL       1
I__632/I                             Span12Mux_v                    0              2232   +INF  FALL       1
I__632/O                             Span12Mux_v                 1073              3305   +INF  FALL       1
I__637/I                             Sp12to4                        0              3305   +INF  FALL       1
I__637/O                             Sp12to4                      848              4152   +INF  FALL       1
I__644/I                             Span4Mux_h                     0              4152   +INF  FALL       1
I__644/O                             Span4Mux_h                   543              4695   +INF  FALL       1
I__651/I                             Span4Mux_v                     0              4695   +INF  FALL       1
I__651/O                             Span4Mux_v                   649              5344   +INF  FALL       1
I__657/I                             LocalMux                       0              5344   +INF  FALL       1
I__657/O                             LocalMux                     768              6112   +INF  FALL       1
I__665/I                             InMux                          0              6112   +INF  FALL       1
I__665/O                             InMux                        503              6616   +INF  FALL       1
uart.state_1_LC_13_19_6/in1          LogicCell40_SEQ_MODE_1000      0              6616   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_1_LC_13_19_6/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.state_2_LC_13_19_5/in1
Capture Clock    : uart.state_2_LC_13_19_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6566
---------------------------------------   ---- 
End-of-path arrival time (ps)             6566
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  FALL       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490               950   +INF  FALL       1
I__628/I                             Odrv12                         0               950   +INF  FALL       1
I__628/O                             Odrv12                      1232              2182   +INF  FALL       1
I__632/I                             Span12Mux_v                    0              2182   +INF  FALL       1
I__632/O                             Span12Mux_v                 1073              3255   +INF  FALL       1
I__637/I                             Sp12to4                        0              3255   +INF  FALL       1
I__637/O                             Sp12to4                      848              4102   +INF  FALL       1
I__644/I                             Span4Mux_h                     0              4102   +INF  FALL       1
I__644/O                             Span4Mux_h                   543              4645   +INF  FALL       1
I__651/I                             Span4Mux_v                     0              4645   +INF  FALL       1
I__651/O                             Span4Mux_v                   649              5294   +INF  FALL       1
I__658/I                             LocalMux                       0              5294   +INF  FALL       1
I__658/O                             LocalMux                     768              6062   +INF  FALL       1
I__666/I                             InMux                          0              6062   +INF  FALL       1
I__666/O                             InMux                        503              6566   +INF  FALL       1
uart.state_2_LC_13_19_5/in1          LogicCell40_SEQ_MODE_1000      0              6566   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__603/I                                                 ClkMux                         0              5132  RISE       1
I__603/O                                                 ClkMux                       887              6020  RISE       1
uart.state_2_LC_13_19_5/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_4_LC_17_16_5/in0
Capture Clock    : uart.data_Aux_esr_4_LC_17_16_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7304
---------------------------------------   ---- 
End-of-path arrival time (ps)             7304
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__627/I                             Odrv12                         0              1000   +INF  FALL       1
I__627/O                             Odrv12                      1232              2232   +INF  FALL       1
I__631/I                             Span12Mux_v                    0              2232   +INF  FALL       1
I__631/O                             Span12Mux_v                 1073              3305   +INF  FALL       1
I__635/I                             Span12Mux_h                    0              3305   +INF  FALL       1
I__635/O                             Span12Mux_h                 1232              4536   +INF  FALL       1
I__640/I                             Sp12to4                        0              4536   +INF  FALL       1
I__640/O                             Sp12to4                      848              5384   +INF  FALL       1
I__647/I                             Span4Mux_v                     0              5384   +INF  FALL       1
I__647/O                             Span4Mux_v                   649              6033   +INF  FALL       1
I__655/I                             LocalMux                       0              6033   +INF  FALL       1
I__655/O                             LocalMux                     768              6801   +INF  FALL       1
I__663/I                             InMux                          0              6801   +INF  FALL       1
I__663/O                             InMux                        503              7304   +INF  FALL       1
uart.data_Aux_esr_4_LC_17_16_5/in0   LogicCell40_SEQ_MODE_1000      0              7304   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__622/I                                                 ClkMux                         0              5132  RISE       1
I__622/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_4_LC_17_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_6_LC_17_20_0/in0
Capture Clock    : uart.data_Aux_esr_6_LC_17_20_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7903
---------------------------------------   ---- 
End-of-path arrival time (ps)             7903
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  FALL       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490               950   +INF  FALL       1
I__627/I                             Odrv12                         0               950   +INF  FALL       1
I__627/O                             Odrv12                      1232              2182   +INF  FALL       1
I__631/I                             Span12Mux_v                    0              2182   +INF  FALL       1
I__631/O                             Span12Mux_v                 1073              3255   +INF  FALL       1
I__635/I                             Span12Mux_h                    0              3255   +INF  FALL       1
I__635/O                             Span12Mux_h                 1232              4486   +INF  FALL       1
I__640/I                             Sp12to4                        0              4486   +INF  FALL       1
I__640/O                             Sp12to4                      848              5334   +INF  FALL       1
I__647/I                             Span4Mux_v                     0              5334   +INF  FALL       1
I__647/O                             Span4Mux_v                   649              5983   +INF  FALL       1
I__656/I                             Span4Mux_v                     0              5983   +INF  FALL       1
I__656/O                             Span4Mux_v                   649              6632   +INF  FALL       1
I__664/I                             LocalMux                       0              6632   +INF  FALL       1
I__664/O                             LocalMux                     768              7400   +INF  FALL       1
I__670/I                             InMux                          0              7400   +INF  FALL       1
I__670/O                             InMux                        503              7903   +INF  FALL       1
uart.data_Aux_esr_6_LC_17_20_0/in0   LogicCell40_SEQ_MODE_1000      0              7903   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__615/I                                                 ClkMux                         0              5132  RISE       1
I__615/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_6_LC_17_20_0/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_0_LC_17_17_1/in0
Capture Clock    : uart.data_Aux_esr_0_LC_17_17_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             5808
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__628/I                             Odrv12                         0              1000   +INF  FALL       1
I__628/O                             Odrv12                      1232              2232   +INF  FALL       1
I__632/I                             Span12Mux_v                    0              2232   +INF  FALL       1
I__632/O                             Span12Mux_v                 1073              3305   +INF  FALL       1
I__636/I                             Span12Mux_h                    0              3305   +INF  FALL       1
I__636/O                             Span12Mux_h                 1232              4536   +INF  FALL       1
I__643/I                             LocalMux                       0              4536   +INF  FALL       1
I__643/O                             LocalMux                     768              5305   +INF  FALL       1
I__650/I                             InMux                          0              5305   +INF  FALL       1
I__650/O                             InMux                        503              5808   +INF  FALL       1
uart.data_Aux_esr_0_LC_17_17_1/in0   LogicCell40_SEQ_MODE_1000      0              5808   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__621/I                                                 ClkMux                         0              5132  RISE       1
I__621/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_0_LC_17_17_1/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_5_LC_16_20_3/in3
Capture Clock    : uart.data_Aux_esr_5_LC_16_20_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7953
---------------------------------------   ---- 
End-of-path arrival time (ps)             7953
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__627/I                             Odrv12                         0              1000   +INF  FALL       1
I__627/O                             Odrv12                      1232              2232   +INF  FALL       1
I__631/I                             Span12Mux_v                    0              2232   +INF  FALL       1
I__631/O                             Span12Mux_v                 1073              3305   +INF  FALL       1
I__635/I                             Span12Mux_h                    0              3305   +INF  FALL       1
I__635/O                             Span12Mux_h                 1232              4536   +INF  FALL       1
I__639/I                             Sp12to4                        0              4536   +INF  FALL       1
I__639/O                             Sp12to4                      848              5384   +INF  FALL       1
I__646/I                             Span4Mux_v                     0              5384   +INF  FALL       1
I__646/O                             Span4Mux_v                   649              6033   +INF  FALL       1
I__654/I                             Span4Mux_v                     0              6033   +INF  FALL       1
I__654/O                             Span4Mux_v                   649              6682   +INF  FALL       1
I__662/I                             LocalMux                       0              6682   +INF  FALL       1
I__662/O                             LocalMux                     768              7450   +INF  FALL       1
I__669/I                             InMux                          0              7450   +INF  FALL       1
I__669/O                             InMux                        503              7953   +INF  FALL       1
uart.data_Aux_esr_5_LC_16_20_3/in3   LogicCell40_SEQ_MODE_1000      0              7953   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__601/I                                                 gio2CtrlBuf                    0              4881  RISE       1
I__601/O                                                 gio2CtrlBuf                    0              4881  RISE       1
I__602/I                                                 GlobalMux                      0              4881  RISE       1
I__602/O                                                 GlobalMux                    252              5132  RISE       1
I__612/I                                                 ClkMux                         0              5132  RISE       1
I__612/O                                                 ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_5_LC_16_20_3/clk                       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

