// Seed: 2201715982
module module_0 #(
    parameter id_6 = 32'd53,
    parameter id_7 = 32'd19
) (
    input supply1 id_0,
    input tri0 id_1
    , id_3
);
  parameter id_4 = -1'b0;
  assign id_3 = -1;
  wire id_5[1 : 1];
  wire _id_6;
  wire _id_7;
  supply1 [-1  ==  id_7 : id_6] id_8;
  assign id_8 = -1;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input supply0 id_2,
    output logic id_3,
    output tri1 id_4
);
  always @(id_0) id_3 = id_2;
  wire id_6, id_7, id_8;
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.id_8 = 0;
endmodule
