// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright 2017-2022 NXP
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#include "s32cc.dtsi"
#include <dt-bindings/ddr-errata/s32-ddr-errata.h>
#include <dt-bindings/pinctrl/s32r45-pinctrl.h>
#include <dt-bindings/clock/s32r45-scmi-clock.h>

/ {
	compatible = "nxp,s32r45";

	aliases {
		can4 = &can4;
	};

	soc {
		siul2_0@4009c000 {
			compatible = "simple-mfd";
			#address-cells = <2>;
			#size-cells = <2>;
			status = "okay";

				  /* MIDR */
			ranges = <0 0 0x0 0x4009c000 0x0 0x10>,
				  /* MSCR 0-101 */
				 <1 0 0x0 0x4009c240 0x0 0x198>,
				 /* IMCR range 512â€“595 */
				 <2 0 0x0 0x4009ca40 0x0 0x150>,
				 /* Output pads */
				 <3 0 0x0 0x4009d700 0x0 0x10>,
				 /* Input pads */
				 <4 0 0x0 0x4009d740 0x0 0x10>,
				 /* EIRQs */
				 <5 0 0x0 0x4403c010 0x0 0x34>;

			pinctrl0: siul2-pinctrl0@4009c000 {
				compatible = "nxp,s32r45-siul2_0-pinctrl";
				#pinctrl-cells = <2>;
				reg = <0x1 0x0 0x0 0x198>,
				<0x2 0x0 0x0 0x150>;
				/* MSCR range */
				pins = <&pinctrl0 0 101>,
				/* IMCR range */
				<&pinctrl0 512 573>;
				status = "okay";
			};

			gpio0: siul2-gpio0 {
				compatible = "nxp,s32cc-siul2-gpio";
				#pinctrl-cells = <2>;
				gpio-controller;
				#gpio-cells = <2>;
					/* GPIO 0-101 */
				gpio-ranges = <&pinctrl0 0 0 102>;
					/* Pad Data I/0 Registers */
				eirq-ranges =
					/* EIRQ[0] */
					<&pinctrl0 0 0 1>,
					/* EIRQ[1] - EIRQ[4] */
					<&pinctrl0 0 3 4>,
					/* EIRQ[5] - EIRQ[8] */
					<&pinctrl0 0 8 4>,
					/* EIRQ[9] */
					<&pinctrl0 0 13 1>,
					/* EIRQ[10] - EIRQ[12] */
					<&pinctrl0 0 16 3>,
					/* EIRQ[13] */
					<&pinctrl0 0 20 1>,
					/* EIRQ[14] - EIRQ[15] */
					<&pinctrl0 0 22 2>,
					/* EIRQ[16] - EIRQ[24] */
					<&pinctrl0 0 25 9>,
					/* EIRQ[25] - EIRQ[30] */
					<&pinctrl0 0 35 6>,
					/* EIRQ[31] */
					<&pinctrl0 0 44 1>;
					/* Pad Data I/0 Registers */
				reg = <0x3 0x0 0x0 0x10>,
				      <0x4 0x0 0x0 0x10>,
				      <0x5 0x0 0x0 0x34>;
				reg-names = "opads", "ipads", "eirqs";
				interrupt-controller;
				#interrupt-cells = <2>;
				interrupts = <GIC_SPI 237 IRQ_TYPE_LEVEL_HIGH>;
				status = "okay";
			};
		};

		can4: flexcan@44000000 {
			compatible = "fsl,s32gen1-flexcan";
			reg = <0x0 0x44000000 0x0 0x4000>;
			interrupts = <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 195 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "state", "berr", "mb_0-7", "mb_8-127";
			clocks = <&clks S32GEN1_SCMI_CLK_FLEXCAN_CAN>,
				 <&clks S32GEN1_SCMI_CLK_FLEXCAN_REG>;
			clock-names = "per", "ipg";
			status = "disabled";
		};

		can5: flexcan@44004000 {
			compatible = "fsl,s32gen1-flexcan";
			reg = <0x0 0x44004000 0x0 0x4000>;
			interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "state", "berr", "mb_0-7", "mb_8-127";
			clocks = <&clks S32GEN1_SCMI_CLK_FLEXCAN_CAN>,
				 <&clks S32GEN1_SCMI_CLK_FLEXCAN_REG>;
			clock-names = "per", "ipg";
			status = "disabled";
		};

		can6: flexcan@44008000 {
			compatible = "fsl,s32gen1-flexcan";
			reg = <0x0 0x44008000 0x0 0x4000>;
			interrupts = <GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "state", "berr", "mb_0-7", "mb_8-127";
			clocks = <&clks S32GEN1_SCMI_CLK_FLEXCAN_CAN>,
				 <&clks S32GEN1_SCMI_CLK_FLEXCAN_REG>;
			clock-names = "per", "ipg";
			status = "disabled";
		};

		can7: flexcan@4400c000 {
			compatible = "fsl,s32gen1-flexcan";
			reg = <0x0 0x4400c000 0x0 0x4000>;
			interrupts = <GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "state", "berr", "mb_0-7", "mb_8-127";
			clocks = <&clks S32GEN1_SCMI_CLK_FLEXCAN_CAN>,
				 <&clks S32GEN1_SCMI_CLK_FLEXCAN_REG>;
			clock-names = "per", "ipg";
			status = "disabled";
		};

		siul2_1@4403c000 {
			compatible = "simple-mfd";
			#address-cells = <2>;
			#size-cells = <2>;
			status = "okay";
				 /* MIDR */
			ranges = <0 0 0x0 0x4403c000 0x0 0x10>,
				 /* PINCTRL */
				 <1 0 0x0 0x4403c3d8 0x0 0x80>,
				 /* IMCR range */
				 <2 0 0x0 0x4403cbac 0x0 0x2cc>,
				 /* Output pads */
				 <3 0 0x0 0x4403d700 0x0 0x14>,
				 /* Input pads */
				 <4 0 0x0 0x4403d740 0x0 0x14>;

			pinctrl1: siul2-pinctrl1@4403c000 {
				compatible =
					"nxp,s32r45-siul2_1-pinctrl";
				#pinctrl-cells = <2>;
				reg = <0x1 0x0 0x0 0x80>,
				<0x2 0x0 0x0 0x2cc>;
				/* MSCR range */
				pins = <&pinctrl1 102 133>,
				/* IMCR range */
				<&pinctrl1 603 785>;
				status = "okay";
			};

			/*
			 * Note gpio controller nodes are split into sections
			 * of contiguous GPIO numbering at this
			 * point in time, functions working with gpio chips
			 * assume this for many things.
			 */
			gpio1: siul2-gpio1 {
				compatible = "nxp,s32cc-siul2-gpio";
				gpio-controller;
				#gpio-cells = <2>;
				#pinctrl-cells = <2>;
				gpio-ranges = <&pinctrl1 0 102 32>;
				/* Pad Data I/0 Registers */
				reg = <0x3 0x0 0x0 0x14>,
				      <0x4 0x0 0x0 0x14>;
				reg-names = "opads", "ipads";
				status = "okay";
			};

			nvram1: nvram@4403c000 {
				compatible = "nxp,s32cc-siul2_1-nvmem";
				reg = <0x0 0x0 0x0 0x10>;
				#address-cells = <1>;
				#size-cells = <1>;
				status = "okay";
				serdes_presence: serdes_presence@0 {
					reg = <SERDES_PRESENCE_OFFSET NVRAM_CELL_SIZE>;
				};
			};
		};
	};

	gmac1: ethernet@44010000 {
		compatible = "nxp,s32cc-dwmac";
		reg = <0x0 0x44010000 0x0 0x2000>, /* gmac IP */
		      <0x0 0x4007ca00 0x0 0x4>;    /* S32 CTRL_STS reg */
		dma-coherent;
		interrupt-parent = <&gic>;
		interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "macirq";
		tx-fifo-depth = <20480>;
		rx-fifo-depth = <20480>;
		phy-names = "gmac_xpcs";
		phys = <&serdes1 PHY_TYPE_XPCS 0 0>;
		clocks = <&clks S32R45_SCMI_CLK_GMAC1_AXI>,
			 <&clks S32R45_SCMI_CLK_GMAC1_AXI>,
			 <&clks S32R45_SCMI_CLK_GMAC1_TX_SGMII>,
			 <&clks S32R45_SCMI_CLK_GMAC1_TX_RGMII>,
			 <&clks S32R45_SCMI_CLK_GMAC1_TX_RMII>,
			 <&clks S32R45_SCMI_CLK_GMAC1_TX_MII>,
			 <&clks S32R45_SCMI_CLK_GMAC1_RX_SGMII>,
			 <&clks S32R45_SCMI_CLK_GMAC1_RX_RGMII>,
			 <&clks S32R45_SCMI_CLK_GMAC1_RX_RMII>,
			 <&clks S32R45_SCMI_CLK_GMAC1_RX_MII>;
		clock-names = "stmmaceth", "pclk",
			      "tx_sgmii", "tx_rgmii",
			      "tx_rmii", "tx_mii",
			      "rx_sgmii", "rx_rgmii",
			      "rx_rmii", "rx_mii";
		gmac1_mdio: mdio0 {
			compatible = "snps,dwmac-mdio";
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};
};

&reserved_memory {
		ddr_errata_reserved: ddr@85000000 {
			reg = <0x0 DDR_ERRATA_REGION_BASE
				   0x0 DDR_ERRATA_REGION_SIZE>; /* 4 KB */
			no-map;
		};
};

&ddr_errata {
	memory-region = <&ddr_errata_reserved>;
	status = "okay";
};

&pcie0 {
	status = "okay";
};

&pcie1 {
	interrupts =  <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH>;
	interrupt-names = "link_req_stat", "dma", "msi",
				"phy_link_down", "phy_link_up", "misc",
				"pcs", "tlp_req_no_comp";
	#interrupt-cells = <1>;
	interrupt-map-mask = <0 0 0 0x7>;
	interrupt-map = <0 0 0 1 &gic 0 0 0 213 4>,
				<0 0 0 2 &gic 0 0 0 214 4>,
				<0 0 0 3 &gic 0 0 0 215 4>,
				<0 0 0 4 &gic 0 0 0 216 4>;
	msi-parent = <&gic>;
};
