
CV03.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001a00  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08001ac0  08001ac0  00002ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001b68  08001b68  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  08001b68  08001b68  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001b68  08001b68  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001b68  08001b68  00002b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001b6c  08001b6c  00002b6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001b70  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  2000000c  08001b7c  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000074  08001b7c  00003074  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000073c0  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000157f  00000000  00000000  0000a3f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008d0  00000000  00000000  0000b978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006d1  00000000  00000000  0000c248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000f004  00000000  00000000  0000c919  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a382  00000000  00000000  0001b91d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005d1e8  00000000  00000000  00025c9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00082e87  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f24  00000000  00000000  00082ecc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  00084df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001aa8 	.word	0x08001aa8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08001aa8 	.word	0x08001aa8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fac0 	bl	80007a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f828 	bl	800027c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f8d6 	bl	80003dc <MX_GPIO_Init>
  MX_TIM1_Init();
 8000230:	f000 f86e 	bl	8000310 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  sct_init();
 8000234:	f000 f968 	bl	8000508 <sct_init>
  sct_led(0x7A5C36DE);
 8000238:	4b0e      	ldr	r3, [pc, #56]	@ (8000274 <main+0x54>)
 800023a:	0018      	movs	r0, r3
 800023c:	f000 f96c 	bl	8000518 <sct_led>
  HAL_Delay(1000);
 8000240:	23fa      	movs	r3, #250	@ 0xfa
 8000242:	009b      	lsls	r3, r3, #2
 8000244:	0018      	movs	r0, r3
 8000246:	f000 fb13 	bl	8000870 <HAL_Delay>

  HAL_TIM_Encoder_Start(&htim1, htim1.Channel);
 800024a:	4b0b      	ldr	r3, [pc, #44]	@ (8000278 <main+0x58>)
 800024c:	7f1b      	ldrb	r3, [r3, #28]
 800024e:	001a      	movs	r2, r3
 8000250:	4b09      	ldr	r3, [pc, #36]	@ (8000278 <main+0x58>)
 8000252:	0011      	movs	r1, r2
 8000254:	0018      	movs	r0, r3
 8000256:	f001 fa57 	bl	8001708 <HAL_TIM_Encoder_Start>
		  HAL_Delay(200);

	  }
	  */

	  sct_value(__HAL_TIM_GET_COUNTER(&htim1));
 800025a:	4b07      	ldr	r3, [pc, #28]	@ (8000278 <main+0x58>)
 800025c:	681b      	ldr	r3, [r3, #0]
 800025e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000260:	b29b      	uxth	r3, r3
 8000262:	0018      	movs	r0, r3
 8000264:	f000 f998 	bl	8000598 <sct_value>
	  HAL_Delay(50);
 8000268:	2032      	movs	r0, #50	@ 0x32
 800026a:	f000 fb01 	bl	8000870 <HAL_Delay>
	  sct_value(__HAL_TIM_GET_COUNTER(&htim1));
 800026e:	46c0      	nop			@ (mov r8, r8)
 8000270:	e7f3      	b.n	800025a <main+0x3a>
 8000272:	46c0      	nop			@ (mov r8, r8)
 8000274:	7a5c36de 	.word	0x7a5c36de
 8000278:	20000028 	.word	0x20000028

0800027c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800027c:	b590      	push	{r4, r7, lr}
 800027e:	b091      	sub	sp, #68	@ 0x44
 8000280:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000282:	2410      	movs	r4, #16
 8000284:	193b      	adds	r3, r7, r4
 8000286:	0018      	movs	r0, r3
 8000288:	2330      	movs	r3, #48	@ 0x30
 800028a:	001a      	movs	r2, r3
 800028c:	2100      	movs	r1, #0
 800028e:	f001 fbdf 	bl	8001a50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000292:	003b      	movs	r3, r7
 8000294:	0018      	movs	r0, r3
 8000296:	2310      	movs	r3, #16
 8000298:	001a      	movs	r2, r3
 800029a:	2100      	movs	r1, #0
 800029c:	f001 fbd8 	bl	8001a50 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002a0:	0021      	movs	r1, r4
 80002a2:	187b      	adds	r3, r7, r1
 80002a4:	2202      	movs	r2, #2
 80002a6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002a8:	187b      	adds	r3, r7, r1
 80002aa:	2201      	movs	r2, #1
 80002ac:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ae:	187b      	adds	r3, r7, r1
 80002b0:	2210      	movs	r2, #16
 80002b2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002b4:	187b      	adds	r3, r7, r1
 80002b6:	2202      	movs	r2, #2
 80002b8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002ba:	187b      	adds	r3, r7, r1
 80002bc:	2200      	movs	r2, #0
 80002be:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80002c0:	187b      	adds	r3, r7, r1
 80002c2:	22a0      	movs	r2, #160	@ 0xa0
 80002c4:	0392      	lsls	r2, r2, #14
 80002c6:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002c8:	187b      	adds	r3, r7, r1
 80002ca:	2200      	movs	r2, #0
 80002cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ce:	187b      	adds	r3, r7, r1
 80002d0:	0018      	movs	r0, r3
 80002d2:	f000 fd33 	bl	8000d3c <HAL_RCC_OscConfig>
 80002d6:	1e03      	subs	r3, r0, #0
 80002d8:	d001      	beq.n	80002de <SystemClock_Config+0x62>
  {
    Error_Handler();
 80002da:	f000 f90f 	bl	80004fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002de:	003b      	movs	r3, r7
 80002e0:	2207      	movs	r2, #7
 80002e2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002e4:	003b      	movs	r3, r7
 80002e6:	2202      	movs	r2, #2
 80002e8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ea:	003b      	movs	r3, r7
 80002ec:	2200      	movs	r2, #0
 80002ee:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002f0:	003b      	movs	r3, r7
 80002f2:	2200      	movs	r2, #0
 80002f4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002f6:	003b      	movs	r3, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	0018      	movs	r0, r3
 80002fc:	f001 f838 	bl	8001370 <HAL_RCC_ClockConfig>
 8000300:	1e03      	subs	r3, r0, #0
 8000302:	d001      	beq.n	8000308 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000304:	f000 f8fa 	bl	80004fc <Error_Handler>
  }
}
 8000308:	46c0      	nop			@ (mov r8, r8)
 800030a:	46bd      	mov	sp, r7
 800030c:	b011      	add	sp, #68	@ 0x44
 800030e:	bd90      	pop	{r4, r7, pc}

08000310 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000310:	b590      	push	{r4, r7, lr}
 8000312:	b08d      	sub	sp, #52	@ 0x34
 8000314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000316:	240c      	movs	r4, #12
 8000318:	193b      	adds	r3, r7, r4
 800031a:	0018      	movs	r0, r3
 800031c:	2324      	movs	r3, #36	@ 0x24
 800031e:	001a      	movs	r2, r3
 8000320:	2100      	movs	r1, #0
 8000322:	f001 fb95 	bl	8001a50 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000326:	1d3b      	adds	r3, r7, #4
 8000328:	0018      	movs	r0, r3
 800032a:	2308      	movs	r3, #8
 800032c:	001a      	movs	r2, r3
 800032e:	2100      	movs	r1, #0
 8000330:	f001 fb8e 	bl	8001a50 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000334:	4b27      	ldr	r3, [pc, #156]	@ (80003d4 <MX_TIM1_Init+0xc4>)
 8000336:	4a28      	ldr	r2, [pc, #160]	@ (80003d8 <MX_TIM1_Init+0xc8>)
 8000338:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800033a:	4b26      	ldr	r3, [pc, #152]	@ (80003d4 <MX_TIM1_Init+0xc4>)
 800033c:	2200      	movs	r2, #0
 800033e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000340:	4b24      	ldr	r3, [pc, #144]	@ (80003d4 <MX_TIM1_Init+0xc4>)
 8000342:	2200      	movs	r2, #0
 8000344:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 150;
 8000346:	4b23      	ldr	r3, [pc, #140]	@ (80003d4 <MX_TIM1_Init+0xc4>)
 8000348:	2296      	movs	r2, #150	@ 0x96
 800034a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800034c:	4b21      	ldr	r3, [pc, #132]	@ (80003d4 <MX_TIM1_Init+0xc4>)
 800034e:	2200      	movs	r2, #0
 8000350:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000352:	4b20      	ldr	r3, [pc, #128]	@ (80003d4 <MX_TIM1_Init+0xc4>)
 8000354:	2200      	movs	r2, #0
 8000356:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000358:	4b1e      	ldr	r3, [pc, #120]	@ (80003d4 <MX_TIM1_Init+0xc4>)
 800035a:	2200      	movs	r2, #0
 800035c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800035e:	0021      	movs	r1, r4
 8000360:	187b      	adds	r3, r7, r1
 8000362:	2201      	movs	r2, #1
 8000364:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8000366:	187b      	adds	r3, r7, r1
 8000368:	2202      	movs	r2, #2
 800036a:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800036c:	187b      	adds	r3, r7, r1
 800036e:	2201      	movs	r2, #1
 8000370:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000372:	187b      	adds	r3, r7, r1
 8000374:	2200      	movs	r2, #0
 8000376:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 8000378:	187b      	adds	r3, r7, r1
 800037a:	2200      	movs	r2, #0
 800037c:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800037e:	187b      	adds	r3, r7, r1
 8000380:	2200      	movs	r2, #0
 8000382:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000384:	187b      	adds	r3, r7, r1
 8000386:	2201      	movs	r2, #1
 8000388:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800038a:	187b      	adds	r3, r7, r1
 800038c:	2200      	movs	r2, #0
 800038e:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 8000390:	187b      	adds	r3, r7, r1
 8000392:	2200      	movs	r2, #0
 8000394:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8000396:	187a      	adds	r2, r7, r1
 8000398:	4b0e      	ldr	r3, [pc, #56]	@ (80003d4 <MX_TIM1_Init+0xc4>)
 800039a:	0011      	movs	r1, r2
 800039c:	0018      	movs	r0, r3
 800039e:	f001 f90b 	bl	80015b8 <HAL_TIM_Encoder_Init>
 80003a2:	1e03      	subs	r3, r0, #0
 80003a4:	d001      	beq.n	80003aa <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 80003a6:	f000 f8a9 	bl	80004fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003aa:	1d3b      	adds	r3, r7, #4
 80003ac:	2200      	movs	r2, #0
 80003ae:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003b0:	1d3b      	adds	r3, r7, #4
 80003b2:	2200      	movs	r2, #0
 80003b4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80003b6:	1d3a      	adds	r2, r7, #4
 80003b8:	4b06      	ldr	r3, [pc, #24]	@ (80003d4 <MX_TIM1_Init+0xc4>)
 80003ba:	0011      	movs	r1, r2
 80003bc:	0018      	movs	r0, r3
 80003be:	f001 faef 	bl	80019a0 <HAL_TIMEx_MasterConfigSynchronization>
 80003c2:	1e03      	subs	r3, r0, #0
 80003c4:	d001      	beq.n	80003ca <MX_TIM1_Init+0xba>
  {
    Error_Handler();
 80003c6:	f000 f899 	bl	80004fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80003ca:	46c0      	nop			@ (mov r8, r8)
 80003cc:	46bd      	mov	sp, r7
 80003ce:	b00d      	add	sp, #52	@ 0x34
 80003d0:	bd90      	pop	{r4, r7, pc}
 80003d2:	46c0      	nop			@ (mov r8, r8)
 80003d4:	20000028 	.word	0x20000028
 80003d8:	40012c00 	.word	0x40012c00

080003dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003dc:	b590      	push	{r4, r7, lr}
 80003de:	b08b      	sub	sp, #44	@ 0x2c
 80003e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003e2:	2414      	movs	r4, #20
 80003e4:	193b      	adds	r3, r7, r4
 80003e6:	0018      	movs	r0, r3
 80003e8:	2314      	movs	r3, #20
 80003ea:	001a      	movs	r2, r3
 80003ec:	2100      	movs	r1, #0
 80003ee:	f001 fb2f 	bl	8001a50 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003f2:	4b3f      	ldr	r3, [pc, #252]	@ (80004f0 <MX_GPIO_Init+0x114>)
 80003f4:	695a      	ldr	r2, [r3, #20]
 80003f6:	4b3e      	ldr	r3, [pc, #248]	@ (80004f0 <MX_GPIO_Init+0x114>)
 80003f8:	2180      	movs	r1, #128	@ 0x80
 80003fa:	0309      	lsls	r1, r1, #12
 80003fc:	430a      	orrs	r2, r1
 80003fe:	615a      	str	r2, [r3, #20]
 8000400:	4b3b      	ldr	r3, [pc, #236]	@ (80004f0 <MX_GPIO_Init+0x114>)
 8000402:	695a      	ldr	r2, [r3, #20]
 8000404:	2380      	movs	r3, #128	@ 0x80
 8000406:	031b      	lsls	r3, r3, #12
 8000408:	4013      	ands	r3, r2
 800040a:	613b      	str	r3, [r7, #16]
 800040c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800040e:	4b38      	ldr	r3, [pc, #224]	@ (80004f0 <MX_GPIO_Init+0x114>)
 8000410:	695a      	ldr	r2, [r3, #20]
 8000412:	4b37      	ldr	r3, [pc, #220]	@ (80004f0 <MX_GPIO_Init+0x114>)
 8000414:	2180      	movs	r1, #128	@ 0x80
 8000416:	03c9      	lsls	r1, r1, #15
 8000418:	430a      	orrs	r2, r1
 800041a:	615a      	str	r2, [r3, #20]
 800041c:	4b34      	ldr	r3, [pc, #208]	@ (80004f0 <MX_GPIO_Init+0x114>)
 800041e:	695a      	ldr	r2, [r3, #20]
 8000420:	2380      	movs	r3, #128	@ 0x80
 8000422:	03db      	lsls	r3, r3, #15
 8000424:	4013      	ands	r3, r2
 8000426:	60fb      	str	r3, [r7, #12]
 8000428:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800042a:	4b31      	ldr	r3, [pc, #196]	@ (80004f0 <MX_GPIO_Init+0x114>)
 800042c:	695a      	ldr	r2, [r3, #20]
 800042e:	4b30      	ldr	r3, [pc, #192]	@ (80004f0 <MX_GPIO_Init+0x114>)
 8000430:	2180      	movs	r1, #128	@ 0x80
 8000432:	0289      	lsls	r1, r1, #10
 8000434:	430a      	orrs	r2, r1
 8000436:	615a      	str	r2, [r3, #20]
 8000438:	4b2d      	ldr	r3, [pc, #180]	@ (80004f0 <MX_GPIO_Init+0x114>)
 800043a:	695a      	ldr	r2, [r3, #20]
 800043c:	2380      	movs	r3, #128	@ 0x80
 800043e:	029b      	lsls	r3, r3, #10
 8000440:	4013      	ands	r3, r2
 8000442:	60bb      	str	r3, [r7, #8]
 8000444:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000446:	4b2a      	ldr	r3, [pc, #168]	@ (80004f0 <MX_GPIO_Init+0x114>)
 8000448:	695a      	ldr	r2, [r3, #20]
 800044a:	4b29      	ldr	r3, [pc, #164]	@ (80004f0 <MX_GPIO_Init+0x114>)
 800044c:	2180      	movs	r1, #128	@ 0x80
 800044e:	02c9      	lsls	r1, r1, #11
 8000450:	430a      	orrs	r2, r1
 8000452:	615a      	str	r2, [r3, #20]
 8000454:	4b26      	ldr	r3, [pc, #152]	@ (80004f0 <MX_GPIO_Init+0x114>)
 8000456:	695a      	ldr	r2, [r3, #20]
 8000458:	2380      	movs	r3, #128	@ 0x80
 800045a:	02db      	lsls	r3, r3, #11
 800045c:	4013      	ands	r3, r2
 800045e:	607b      	str	r3, [r7, #4]
 8000460:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SCT_NOE_Pin|SCT_CLK_Pin|SCT_SDI_Pin|SCT_NLA_Pin, GPIO_PIN_RESET);
 8000462:	2387      	movs	r3, #135	@ 0x87
 8000464:	00db      	lsls	r3, r3, #3
 8000466:	4823      	ldr	r0, [pc, #140]	@ (80004f4 <MX_GPIO_Init+0x118>)
 8000468:	2200      	movs	r2, #0
 800046a:	0019      	movs	r1, r3
 800046c:	f000 fc48 	bl	8000d00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000470:	193b      	adds	r3, r7, r4
 8000472:	2280      	movs	r2, #128	@ 0x80
 8000474:	0192      	lsls	r2, r2, #6
 8000476:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000478:	193b      	adds	r3, r7, r4
 800047a:	2284      	movs	r2, #132	@ 0x84
 800047c:	0392      	lsls	r2, r2, #14
 800047e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000480:	193b      	adds	r3, r7, r4
 8000482:	2200      	movs	r2, #0
 8000484:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000486:	193b      	adds	r3, r7, r4
 8000488:	4a1b      	ldr	r2, [pc, #108]	@ (80004f8 <MX_GPIO_Init+0x11c>)
 800048a:	0019      	movs	r1, r3
 800048c:	0010      	movs	r0, r2
 800048e:	f000 fac7 	bl	8000a20 <HAL_GPIO_Init>

  /*Configure GPIO pin : USART_TX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin;
 8000492:	193b      	adds	r3, r7, r4
 8000494:	2204      	movs	r2, #4
 8000496:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000498:	193b      	adds	r3, r7, r4
 800049a:	2202      	movs	r2, #2
 800049c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800049e:	193b      	adds	r3, r7, r4
 80004a0:	2200      	movs	r2, #0
 80004a2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004a4:	193b      	adds	r3, r7, r4
 80004a6:	2200      	movs	r2, #0
 80004a8:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80004aa:	193b      	adds	r3, r7, r4
 80004ac:	2201      	movs	r2, #1
 80004ae:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 80004b0:	193a      	adds	r2, r7, r4
 80004b2:	2390      	movs	r3, #144	@ 0x90
 80004b4:	05db      	lsls	r3, r3, #23
 80004b6:	0011      	movs	r1, r2
 80004b8:	0018      	movs	r0, r3
 80004ba:	f000 fab1 	bl	8000a20 <HAL_GPIO_Init>

  /*Configure GPIO pins : SCT_NOE_Pin SCT_CLK_Pin SCT_SDI_Pin SCT_NLA_Pin */
  GPIO_InitStruct.Pin = SCT_NOE_Pin|SCT_CLK_Pin|SCT_SDI_Pin|SCT_NLA_Pin;
 80004be:	0021      	movs	r1, r4
 80004c0:	187b      	adds	r3, r7, r1
 80004c2:	2287      	movs	r2, #135	@ 0x87
 80004c4:	00d2      	lsls	r2, r2, #3
 80004c6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004c8:	187b      	adds	r3, r7, r1
 80004ca:	2201      	movs	r2, #1
 80004cc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ce:	187b      	adds	r3, r7, r1
 80004d0:	2200      	movs	r2, #0
 80004d2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004d4:	187b      	adds	r3, r7, r1
 80004d6:	2200      	movs	r2, #0
 80004d8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004da:	187b      	adds	r3, r7, r1
 80004dc:	4a05      	ldr	r2, [pc, #20]	@ (80004f4 <MX_GPIO_Init+0x118>)
 80004de:	0019      	movs	r1, r3
 80004e0:	0010      	movs	r0, r2
 80004e2:	f000 fa9d 	bl	8000a20 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004e6:	46c0      	nop			@ (mov r8, r8)
 80004e8:	46bd      	mov	sp, r7
 80004ea:	b00b      	add	sp, #44	@ 0x2c
 80004ec:	bd90      	pop	{r4, r7, pc}
 80004ee:	46c0      	nop			@ (mov r8, r8)
 80004f0:	40021000 	.word	0x40021000
 80004f4:	48000400 	.word	0x48000400
 80004f8:	48000800 	.word	0x48000800

080004fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000500:	b672      	cpsid	i
}
 8000502:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000504:	46c0      	nop			@ (mov r8, r8)
 8000506:	e7fd      	b.n	8000504 <Error_Handler+0x8>

08000508 <sct_init>:


#include "main.h"
#include "sct.h"

void sct_init(void){
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0

	sct_led(0);
 800050c:	2000      	movs	r0, #0
 800050e:	f000 f803 	bl	8000518 <sct_led>

}
 8000512:	46c0      	nop			@ (mov r8, r8)
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}

08000518 <sct_led>:

void sct_led(uint32_t value){
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]

	//uint8_t bit_out;
	//uint32_t LSB_mask = 0x0001;

	for(uint8_t i=0; i < sizeof(value) * 8; i++){
 8000520:	230f      	movs	r3, #15
 8000522:	18fb      	adds	r3, r7, r3
 8000524:	2200      	movs	r2, #0
 8000526:	701a      	strb	r2, [r3, #0]
 8000528:	e01e      	b.n	8000568 <sct_led+0x50>

		HAL_GPIO_WritePin(SCT_SDI_GPIO_Port, SCT_SDI_Pin, value & 1);
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	b2db      	uxtb	r3, r3
 800052e:	2201      	movs	r2, #1
 8000530:	4013      	ands	r3, r2
 8000532:	b2db      	uxtb	r3, r3
 8000534:	4817      	ldr	r0, [pc, #92]	@ (8000594 <sct_led+0x7c>)
 8000536:	001a      	movs	r2, r3
 8000538:	2110      	movs	r1, #16
 800053a:	f000 fbe1 	bl	8000d00 <HAL_GPIO_WritePin>

		value >>= 1;
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	085b      	lsrs	r3, r3, #1
 8000542:	607b      	str	r3, [r7, #4]

		HAL_GPIO_WritePin(SCT_CLK_GPIO_Port, SCT_CLK_Pin, 1);
 8000544:	4b13      	ldr	r3, [pc, #76]	@ (8000594 <sct_led+0x7c>)
 8000546:	2201      	movs	r2, #1
 8000548:	2108      	movs	r1, #8
 800054a:	0018      	movs	r0, r3
 800054c:	f000 fbd8 	bl	8000d00 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SCT_CLK_GPIO_Port, SCT_CLK_Pin, 0);
 8000550:	4b10      	ldr	r3, [pc, #64]	@ (8000594 <sct_led+0x7c>)
 8000552:	2200      	movs	r2, #0
 8000554:	2108      	movs	r1, #8
 8000556:	0018      	movs	r0, r3
 8000558:	f000 fbd2 	bl	8000d00 <HAL_GPIO_WritePin>
	for(uint8_t i=0; i < sizeof(value) * 8; i++){
 800055c:	210f      	movs	r1, #15
 800055e:	187b      	adds	r3, r7, r1
 8000560:	781a      	ldrb	r2, [r3, #0]
 8000562:	187b      	adds	r3, r7, r1
 8000564:	3201      	adds	r2, #1
 8000566:	701a      	strb	r2, [r3, #0]
 8000568:	230f      	movs	r3, #15
 800056a:	18fb      	adds	r3, r7, r3
 800056c:	781b      	ldrb	r3, [r3, #0]
 800056e:	2b1f      	cmp	r3, #31
 8000570:	d9db      	bls.n	800052a <sct_led+0x12>

	}

	HAL_GPIO_WritePin(SCT_NLA_GPIO_Port, SCT_NLA_Pin, 1);
 8000572:	4b08      	ldr	r3, [pc, #32]	@ (8000594 <sct_led+0x7c>)
 8000574:	2201      	movs	r2, #1
 8000576:	2120      	movs	r1, #32
 8000578:	0018      	movs	r0, r3
 800057a:	f000 fbc1 	bl	8000d00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCT_NLA_GPIO_Port, SCT_NLA_Pin, 0);
 800057e:	4b05      	ldr	r3, [pc, #20]	@ (8000594 <sct_led+0x7c>)
 8000580:	2200      	movs	r2, #0
 8000582:	2120      	movs	r1, #32
 8000584:	0018      	movs	r0, r3
 8000586:	f000 fbbb 	bl	8000d00 <HAL_GPIO_WritePin>

}
 800058a:	46c0      	nop			@ (mov r8, r8)
 800058c:	46bd      	mov	sp, r7
 800058e:	b004      	add	sp, #16
 8000590:	bd80      	pop	{r7, pc}
 8000592:	46c0      	nop			@ (mov r8, r8)
 8000594:	48000400 	.word	0x48000400

08000598 <sct_value>:

void sct_value(uint16_t value){
 8000598:	b580      	push	{r7, lr}
 800059a:	b084      	sub	sp, #16
 800059c:	af00      	add	r7, sp, #0
 800059e:	0002      	movs	r2, r0
 80005a0:	1dbb      	adds	r3, r7, #6
 80005a2:	801a      	strh	r2, [r3, #0]

	uint32_t reg = 0;
 80005a4:	2300      	movs	r3, #0
 80005a6:	60fb      	str	r3, [r7, #12]
			0b0111000000001111 << 0,
			0b0110000000001111 << 0,
		},
	};

	reg |= reg_values[0][value / 100 % 10];
 80005a8:	1dbb      	adds	r3, r7, #6
 80005aa:	881b      	ldrh	r3, [r3, #0]
 80005ac:	2164      	movs	r1, #100	@ 0x64
 80005ae:	0018      	movs	r0, r3
 80005b0:	f7ff fdaa 	bl	8000108 <__udivsi3>
 80005b4:	0003      	movs	r3, r0
 80005b6:	b29b      	uxth	r3, r3
 80005b8:	210a      	movs	r1, #10
 80005ba:	0018      	movs	r0, r3
 80005bc:	f7ff fe2a 	bl	8000214 <__aeabi_uidivmod>
 80005c0:	000b      	movs	r3, r1
 80005c2:	b29b      	uxth	r3, r3
 80005c4:	001a      	movs	r2, r3
 80005c6:	4b1a      	ldr	r3, [pc, #104]	@ (8000630 <sct_value+0x98>)
 80005c8:	0092      	lsls	r2, r2, #2
 80005ca:	58d3      	ldr	r3, [r2, r3]
 80005cc:	68fa      	ldr	r2, [r7, #12]
 80005ce:	4313      	orrs	r3, r2
 80005d0:	60fb      	str	r3, [r7, #12]
	reg |= reg_values[1][value / 10  % 10];
 80005d2:	1dbb      	adds	r3, r7, #6
 80005d4:	881b      	ldrh	r3, [r3, #0]
 80005d6:	210a      	movs	r1, #10
 80005d8:	0018      	movs	r0, r3
 80005da:	f7ff fd95 	bl	8000108 <__udivsi3>
 80005de:	0003      	movs	r3, r0
 80005e0:	b29b      	uxth	r3, r3
 80005e2:	210a      	movs	r1, #10
 80005e4:	0018      	movs	r0, r3
 80005e6:	f7ff fe15 	bl	8000214 <__aeabi_uidivmod>
 80005ea:	000b      	movs	r3, r1
 80005ec:	b29b      	uxth	r3, r3
 80005ee:	001a      	movs	r2, r3
 80005f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000630 <sct_value+0x98>)
 80005f2:	320a      	adds	r2, #10
 80005f4:	0092      	lsls	r2, r2, #2
 80005f6:	58d3      	ldr	r3, [r2, r3]
 80005f8:	68fa      	ldr	r2, [r7, #12]
 80005fa:	4313      	orrs	r3, r2
 80005fc:	60fb      	str	r3, [r7, #12]
	reg |= reg_values[2][value / 1   % 10];
 80005fe:	1dbb      	adds	r3, r7, #6
 8000600:	881b      	ldrh	r3, [r3, #0]
 8000602:	210a      	movs	r1, #10
 8000604:	0018      	movs	r0, r3
 8000606:	f7ff fe05 	bl	8000214 <__aeabi_uidivmod>
 800060a:	000b      	movs	r3, r1
 800060c:	b29b      	uxth	r3, r3
 800060e:	001a      	movs	r2, r3
 8000610:	4b07      	ldr	r3, [pc, #28]	@ (8000630 <sct_value+0x98>)
 8000612:	3214      	adds	r2, #20
 8000614:	0092      	lsls	r2, r2, #2
 8000616:	58d3      	ldr	r3, [r2, r3]
 8000618:	68fa      	ldr	r2, [r7, #12]
 800061a:	4313      	orrs	r3, r2
 800061c:	60fb      	str	r3, [r7, #12]

	sct_led(reg);
 800061e:	68fb      	ldr	r3, [r7, #12]
 8000620:	0018      	movs	r0, r3
 8000622:	f7ff ff79 	bl	8000518 <sct_led>

}
 8000626:	46c0      	nop			@ (mov r8, r8)
 8000628:	46bd      	mov	sp, r7
 800062a:	b004      	add	sp, #16
 800062c:	bd80      	pop	{r7, pc}
 800062e:	46c0      	nop			@ (mov r8, r8)
 8000630:	08001ac0 	.word	0x08001ac0

08000634 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800063a:	4b0f      	ldr	r3, [pc, #60]	@ (8000678 <HAL_MspInit+0x44>)
 800063c:	699a      	ldr	r2, [r3, #24]
 800063e:	4b0e      	ldr	r3, [pc, #56]	@ (8000678 <HAL_MspInit+0x44>)
 8000640:	2101      	movs	r1, #1
 8000642:	430a      	orrs	r2, r1
 8000644:	619a      	str	r2, [r3, #24]
 8000646:	4b0c      	ldr	r3, [pc, #48]	@ (8000678 <HAL_MspInit+0x44>)
 8000648:	699b      	ldr	r3, [r3, #24]
 800064a:	2201      	movs	r2, #1
 800064c:	4013      	ands	r3, r2
 800064e:	607b      	str	r3, [r7, #4]
 8000650:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000652:	4b09      	ldr	r3, [pc, #36]	@ (8000678 <HAL_MspInit+0x44>)
 8000654:	69da      	ldr	r2, [r3, #28]
 8000656:	4b08      	ldr	r3, [pc, #32]	@ (8000678 <HAL_MspInit+0x44>)
 8000658:	2180      	movs	r1, #128	@ 0x80
 800065a:	0549      	lsls	r1, r1, #21
 800065c:	430a      	orrs	r2, r1
 800065e:	61da      	str	r2, [r3, #28]
 8000660:	4b05      	ldr	r3, [pc, #20]	@ (8000678 <HAL_MspInit+0x44>)
 8000662:	69da      	ldr	r2, [r3, #28]
 8000664:	2380      	movs	r3, #128	@ 0x80
 8000666:	055b      	lsls	r3, r3, #21
 8000668:	4013      	ands	r3, r2
 800066a:	603b      	str	r3, [r7, #0]
 800066c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800066e:	46c0      	nop			@ (mov r8, r8)
 8000670:	46bd      	mov	sp, r7
 8000672:	b002      	add	sp, #8
 8000674:	bd80      	pop	{r7, pc}
 8000676:	46c0      	nop			@ (mov r8, r8)
 8000678:	40021000 	.word	0x40021000

0800067c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800067c:	b590      	push	{r4, r7, lr}
 800067e:	b08b      	sub	sp, #44	@ 0x2c
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000684:	2414      	movs	r4, #20
 8000686:	193b      	adds	r3, r7, r4
 8000688:	0018      	movs	r0, r3
 800068a:	2314      	movs	r3, #20
 800068c:	001a      	movs	r2, r3
 800068e:	2100      	movs	r1, #0
 8000690:	f001 f9de 	bl	8001a50 <memset>
  if(htim_encoder->Instance==TIM1)
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a1d      	ldr	r2, [pc, #116]	@ (8000710 <HAL_TIM_Encoder_MspInit+0x94>)
 800069a:	4293      	cmp	r3, r2
 800069c:	d133      	bne.n	8000706 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800069e:	4b1d      	ldr	r3, [pc, #116]	@ (8000714 <HAL_TIM_Encoder_MspInit+0x98>)
 80006a0:	699a      	ldr	r2, [r3, #24]
 80006a2:	4b1c      	ldr	r3, [pc, #112]	@ (8000714 <HAL_TIM_Encoder_MspInit+0x98>)
 80006a4:	2180      	movs	r1, #128	@ 0x80
 80006a6:	0109      	lsls	r1, r1, #4
 80006a8:	430a      	orrs	r2, r1
 80006aa:	619a      	str	r2, [r3, #24]
 80006ac:	4b19      	ldr	r3, [pc, #100]	@ (8000714 <HAL_TIM_Encoder_MspInit+0x98>)
 80006ae:	699a      	ldr	r2, [r3, #24]
 80006b0:	2380      	movs	r3, #128	@ 0x80
 80006b2:	011b      	lsls	r3, r3, #4
 80006b4:	4013      	ands	r3, r2
 80006b6:	613b      	str	r3, [r7, #16]
 80006b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ba:	4b16      	ldr	r3, [pc, #88]	@ (8000714 <HAL_TIM_Encoder_MspInit+0x98>)
 80006bc:	695a      	ldr	r2, [r3, #20]
 80006be:	4b15      	ldr	r3, [pc, #84]	@ (8000714 <HAL_TIM_Encoder_MspInit+0x98>)
 80006c0:	2180      	movs	r1, #128	@ 0x80
 80006c2:	0289      	lsls	r1, r1, #10
 80006c4:	430a      	orrs	r2, r1
 80006c6:	615a      	str	r2, [r3, #20]
 80006c8:	4b12      	ldr	r3, [pc, #72]	@ (8000714 <HAL_TIM_Encoder_MspInit+0x98>)
 80006ca:	695a      	ldr	r2, [r3, #20]
 80006cc:	2380      	movs	r3, #128	@ 0x80
 80006ce:	029b      	lsls	r3, r3, #10
 80006d0:	4013      	ands	r3, r2
 80006d2:	60fb      	str	r3, [r7, #12]
 80006d4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80006d6:	193b      	adds	r3, r7, r4
 80006d8:	22c0      	movs	r2, #192	@ 0xc0
 80006da:	0092      	lsls	r2, r2, #2
 80006dc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006de:	0021      	movs	r1, r4
 80006e0:	187b      	adds	r3, r7, r1
 80006e2:	2202      	movs	r2, #2
 80006e4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e6:	187b      	adds	r3, r7, r1
 80006e8:	2200      	movs	r2, #0
 80006ea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ec:	187b      	adds	r3, r7, r1
 80006ee:	2200      	movs	r2, #0
 80006f0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80006f2:	187b      	adds	r3, r7, r1
 80006f4:	2202      	movs	r2, #2
 80006f6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006f8:	187a      	adds	r2, r7, r1
 80006fa:	2390      	movs	r3, #144	@ 0x90
 80006fc:	05db      	lsls	r3, r3, #23
 80006fe:	0011      	movs	r1, r2
 8000700:	0018      	movs	r0, r3
 8000702:	f000 f98d 	bl	8000a20 <HAL_GPIO_Init>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000706:	46c0      	nop			@ (mov r8, r8)
 8000708:	46bd      	mov	sp, r7
 800070a:	b00b      	add	sp, #44	@ 0x2c
 800070c:	bd90      	pop	{r4, r7, pc}
 800070e:	46c0      	nop			@ (mov r8, r8)
 8000710:	40012c00 	.word	0x40012c00
 8000714:	40021000 	.word	0x40021000

08000718 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800071c:	46c0      	nop			@ (mov r8, r8)
 800071e:	e7fd      	b.n	800071c <NMI_Handler+0x4>

08000720 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000724:	46c0      	nop			@ (mov r8, r8)
 8000726:	e7fd      	b.n	8000724 <HardFault_Handler+0x4>

08000728 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800072c:	46c0      	nop			@ (mov r8, r8)
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}

08000732 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000732:	b580      	push	{r7, lr}
 8000734:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000736:	46c0      	nop			@ (mov r8, r8)
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}

0800073c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000740:	f000 f87a 	bl	8000838 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000744:	46c0      	nop			@ (mov r8, r8)
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}

0800074a <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800074a:	b580      	push	{r7, lr}
 800074c:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800074e:	46c0      	nop			@ (mov r8, r8)
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}

08000754 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000754:	480d      	ldr	r0, [pc, #52]	@ (800078c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000756:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000758:	f7ff fff7 	bl	800074a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800075c:	480c      	ldr	r0, [pc, #48]	@ (8000790 <LoopForever+0x6>)
  ldr r1, =_edata
 800075e:	490d      	ldr	r1, [pc, #52]	@ (8000794 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000760:	4a0d      	ldr	r2, [pc, #52]	@ (8000798 <LoopForever+0xe>)
  movs r3, #0
 8000762:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000764:	e002      	b.n	800076c <LoopCopyDataInit>

08000766 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000766:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000768:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800076a:	3304      	adds	r3, #4

0800076c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800076c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800076e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000770:	d3f9      	bcc.n	8000766 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000772:	4a0a      	ldr	r2, [pc, #40]	@ (800079c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000774:	4c0a      	ldr	r4, [pc, #40]	@ (80007a0 <LoopForever+0x16>)
  movs r3, #0
 8000776:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000778:	e001      	b.n	800077e <LoopFillZerobss>

0800077a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800077a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800077c:	3204      	adds	r2, #4

0800077e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800077e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000780:	d3fb      	bcc.n	800077a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000782:	f001 f96d 	bl	8001a60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000786:	f7ff fd4b 	bl	8000220 <main>

0800078a <LoopForever>:

LoopForever:
    b LoopForever
 800078a:	e7fe      	b.n	800078a <LoopForever>
  ldr   r0, =_estack
 800078c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000790:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000794:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000798:	08001b70 	.word	0x08001b70
  ldr r2, =_sbss
 800079c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80007a0:	20000074 	.word	0x20000074

080007a4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007a4:	e7fe      	b.n	80007a4 <ADC1_IRQHandler>
	...

080007a8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007ac:	4b07      	ldr	r3, [pc, #28]	@ (80007cc <HAL_Init+0x24>)
 80007ae:	681a      	ldr	r2, [r3, #0]
 80007b0:	4b06      	ldr	r3, [pc, #24]	@ (80007cc <HAL_Init+0x24>)
 80007b2:	2110      	movs	r1, #16
 80007b4:	430a      	orrs	r2, r1
 80007b6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80007b8:	2000      	movs	r0, #0
 80007ba:	f000 f809 	bl	80007d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007be:	f7ff ff39 	bl	8000634 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007c2:	2300      	movs	r3, #0
}
 80007c4:	0018      	movs	r0, r3
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	46c0      	nop			@ (mov r8, r8)
 80007cc:	40022000 	.word	0x40022000

080007d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007d0:	b590      	push	{r4, r7, lr}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007d8:	4b14      	ldr	r3, [pc, #80]	@ (800082c <HAL_InitTick+0x5c>)
 80007da:	681c      	ldr	r4, [r3, #0]
 80007dc:	4b14      	ldr	r3, [pc, #80]	@ (8000830 <HAL_InitTick+0x60>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	0019      	movs	r1, r3
 80007e2:	23fa      	movs	r3, #250	@ 0xfa
 80007e4:	0098      	lsls	r0, r3, #2
 80007e6:	f7ff fc8f 	bl	8000108 <__udivsi3>
 80007ea:	0003      	movs	r3, r0
 80007ec:	0019      	movs	r1, r3
 80007ee:	0020      	movs	r0, r4
 80007f0:	f7ff fc8a 	bl	8000108 <__udivsi3>
 80007f4:	0003      	movs	r3, r0
 80007f6:	0018      	movs	r0, r3
 80007f8:	f000 f905 	bl	8000a06 <HAL_SYSTICK_Config>
 80007fc:	1e03      	subs	r3, r0, #0
 80007fe:	d001      	beq.n	8000804 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000800:	2301      	movs	r3, #1
 8000802:	e00f      	b.n	8000824 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	2b03      	cmp	r3, #3
 8000808:	d80b      	bhi.n	8000822 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800080a:	6879      	ldr	r1, [r7, #4]
 800080c:	2301      	movs	r3, #1
 800080e:	425b      	negs	r3, r3
 8000810:	2200      	movs	r2, #0
 8000812:	0018      	movs	r0, r3
 8000814:	f000 f8e2 	bl	80009dc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000818:	4b06      	ldr	r3, [pc, #24]	@ (8000834 <HAL_InitTick+0x64>)
 800081a:	687a      	ldr	r2, [r7, #4]
 800081c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800081e:	2300      	movs	r3, #0
 8000820:	e000      	b.n	8000824 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000822:	2301      	movs	r3, #1
}
 8000824:	0018      	movs	r0, r3
 8000826:	46bd      	mov	sp, r7
 8000828:	b003      	add	sp, #12
 800082a:	bd90      	pop	{r4, r7, pc}
 800082c:	20000000 	.word	0x20000000
 8000830:	20000008 	.word	0x20000008
 8000834:	20000004 	.word	0x20000004

08000838 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800083c:	4b05      	ldr	r3, [pc, #20]	@ (8000854 <HAL_IncTick+0x1c>)
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	001a      	movs	r2, r3
 8000842:	4b05      	ldr	r3, [pc, #20]	@ (8000858 <HAL_IncTick+0x20>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	18d2      	adds	r2, r2, r3
 8000848:	4b03      	ldr	r3, [pc, #12]	@ (8000858 <HAL_IncTick+0x20>)
 800084a:	601a      	str	r2, [r3, #0]
}
 800084c:	46c0      	nop			@ (mov r8, r8)
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	46c0      	nop			@ (mov r8, r8)
 8000854:	20000008 	.word	0x20000008
 8000858:	20000070 	.word	0x20000070

0800085c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  return uwTick;
 8000860:	4b02      	ldr	r3, [pc, #8]	@ (800086c <HAL_GetTick+0x10>)
 8000862:	681b      	ldr	r3, [r3, #0]
}
 8000864:	0018      	movs	r0, r3
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	46c0      	nop			@ (mov r8, r8)
 800086c:	20000070 	.word	0x20000070

08000870 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b084      	sub	sp, #16
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000878:	f7ff fff0 	bl	800085c <HAL_GetTick>
 800087c:	0003      	movs	r3, r0
 800087e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	3301      	adds	r3, #1
 8000888:	d005      	beq.n	8000896 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800088a:	4b0a      	ldr	r3, [pc, #40]	@ (80008b4 <HAL_Delay+0x44>)
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	001a      	movs	r2, r3
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	189b      	adds	r3, r3, r2
 8000894:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000896:	46c0      	nop			@ (mov r8, r8)
 8000898:	f7ff ffe0 	bl	800085c <HAL_GetTick>
 800089c:	0002      	movs	r2, r0
 800089e:	68bb      	ldr	r3, [r7, #8]
 80008a0:	1ad3      	subs	r3, r2, r3
 80008a2:	68fa      	ldr	r2, [r7, #12]
 80008a4:	429a      	cmp	r2, r3
 80008a6:	d8f7      	bhi.n	8000898 <HAL_Delay+0x28>
  {
  }
}
 80008a8:	46c0      	nop			@ (mov r8, r8)
 80008aa:	46c0      	nop			@ (mov r8, r8)
 80008ac:	46bd      	mov	sp, r7
 80008ae:	b004      	add	sp, #16
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	46c0      	nop			@ (mov r8, r8)
 80008b4:	20000008 	.word	0x20000008

080008b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008b8:	b590      	push	{r4, r7, lr}
 80008ba:	b083      	sub	sp, #12
 80008bc:	af00      	add	r7, sp, #0
 80008be:	0002      	movs	r2, r0
 80008c0:	6039      	str	r1, [r7, #0]
 80008c2:	1dfb      	adds	r3, r7, #7
 80008c4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008c6:	1dfb      	adds	r3, r7, #7
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	2b7f      	cmp	r3, #127	@ 0x7f
 80008cc:	d828      	bhi.n	8000920 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008ce:	4a2f      	ldr	r2, [pc, #188]	@ (800098c <__NVIC_SetPriority+0xd4>)
 80008d0:	1dfb      	adds	r3, r7, #7
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	b25b      	sxtb	r3, r3
 80008d6:	089b      	lsrs	r3, r3, #2
 80008d8:	33c0      	adds	r3, #192	@ 0xc0
 80008da:	009b      	lsls	r3, r3, #2
 80008dc:	589b      	ldr	r3, [r3, r2]
 80008de:	1dfa      	adds	r2, r7, #7
 80008e0:	7812      	ldrb	r2, [r2, #0]
 80008e2:	0011      	movs	r1, r2
 80008e4:	2203      	movs	r2, #3
 80008e6:	400a      	ands	r2, r1
 80008e8:	00d2      	lsls	r2, r2, #3
 80008ea:	21ff      	movs	r1, #255	@ 0xff
 80008ec:	4091      	lsls	r1, r2
 80008ee:	000a      	movs	r2, r1
 80008f0:	43d2      	mvns	r2, r2
 80008f2:	401a      	ands	r2, r3
 80008f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	019b      	lsls	r3, r3, #6
 80008fa:	22ff      	movs	r2, #255	@ 0xff
 80008fc:	401a      	ands	r2, r3
 80008fe:	1dfb      	adds	r3, r7, #7
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	0018      	movs	r0, r3
 8000904:	2303      	movs	r3, #3
 8000906:	4003      	ands	r3, r0
 8000908:	00db      	lsls	r3, r3, #3
 800090a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800090c:	481f      	ldr	r0, [pc, #124]	@ (800098c <__NVIC_SetPriority+0xd4>)
 800090e:	1dfb      	adds	r3, r7, #7
 8000910:	781b      	ldrb	r3, [r3, #0]
 8000912:	b25b      	sxtb	r3, r3
 8000914:	089b      	lsrs	r3, r3, #2
 8000916:	430a      	orrs	r2, r1
 8000918:	33c0      	adds	r3, #192	@ 0xc0
 800091a:	009b      	lsls	r3, r3, #2
 800091c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800091e:	e031      	b.n	8000984 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000920:	4a1b      	ldr	r2, [pc, #108]	@ (8000990 <__NVIC_SetPriority+0xd8>)
 8000922:	1dfb      	adds	r3, r7, #7
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	0019      	movs	r1, r3
 8000928:	230f      	movs	r3, #15
 800092a:	400b      	ands	r3, r1
 800092c:	3b08      	subs	r3, #8
 800092e:	089b      	lsrs	r3, r3, #2
 8000930:	3306      	adds	r3, #6
 8000932:	009b      	lsls	r3, r3, #2
 8000934:	18d3      	adds	r3, r2, r3
 8000936:	3304      	adds	r3, #4
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	1dfa      	adds	r2, r7, #7
 800093c:	7812      	ldrb	r2, [r2, #0]
 800093e:	0011      	movs	r1, r2
 8000940:	2203      	movs	r2, #3
 8000942:	400a      	ands	r2, r1
 8000944:	00d2      	lsls	r2, r2, #3
 8000946:	21ff      	movs	r1, #255	@ 0xff
 8000948:	4091      	lsls	r1, r2
 800094a:	000a      	movs	r2, r1
 800094c:	43d2      	mvns	r2, r2
 800094e:	401a      	ands	r2, r3
 8000950:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	019b      	lsls	r3, r3, #6
 8000956:	22ff      	movs	r2, #255	@ 0xff
 8000958:	401a      	ands	r2, r3
 800095a:	1dfb      	adds	r3, r7, #7
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	0018      	movs	r0, r3
 8000960:	2303      	movs	r3, #3
 8000962:	4003      	ands	r3, r0
 8000964:	00db      	lsls	r3, r3, #3
 8000966:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000968:	4809      	ldr	r0, [pc, #36]	@ (8000990 <__NVIC_SetPriority+0xd8>)
 800096a:	1dfb      	adds	r3, r7, #7
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	001c      	movs	r4, r3
 8000970:	230f      	movs	r3, #15
 8000972:	4023      	ands	r3, r4
 8000974:	3b08      	subs	r3, #8
 8000976:	089b      	lsrs	r3, r3, #2
 8000978:	430a      	orrs	r2, r1
 800097a:	3306      	adds	r3, #6
 800097c:	009b      	lsls	r3, r3, #2
 800097e:	18c3      	adds	r3, r0, r3
 8000980:	3304      	adds	r3, #4
 8000982:	601a      	str	r2, [r3, #0]
}
 8000984:	46c0      	nop			@ (mov r8, r8)
 8000986:	46bd      	mov	sp, r7
 8000988:	b003      	add	sp, #12
 800098a:	bd90      	pop	{r4, r7, pc}
 800098c:	e000e100 	.word	0xe000e100
 8000990:	e000ed00 	.word	0xe000ed00

08000994 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	1e5a      	subs	r2, r3, #1
 80009a0:	2380      	movs	r3, #128	@ 0x80
 80009a2:	045b      	lsls	r3, r3, #17
 80009a4:	429a      	cmp	r2, r3
 80009a6:	d301      	bcc.n	80009ac <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009a8:	2301      	movs	r3, #1
 80009aa:	e010      	b.n	80009ce <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009ac:	4b0a      	ldr	r3, [pc, #40]	@ (80009d8 <SysTick_Config+0x44>)
 80009ae:	687a      	ldr	r2, [r7, #4]
 80009b0:	3a01      	subs	r2, #1
 80009b2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009b4:	2301      	movs	r3, #1
 80009b6:	425b      	negs	r3, r3
 80009b8:	2103      	movs	r1, #3
 80009ba:	0018      	movs	r0, r3
 80009bc:	f7ff ff7c 	bl	80008b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009c0:	4b05      	ldr	r3, [pc, #20]	@ (80009d8 <SysTick_Config+0x44>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009c6:	4b04      	ldr	r3, [pc, #16]	@ (80009d8 <SysTick_Config+0x44>)
 80009c8:	2207      	movs	r2, #7
 80009ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009cc:	2300      	movs	r3, #0
}
 80009ce:	0018      	movs	r0, r3
 80009d0:	46bd      	mov	sp, r7
 80009d2:	b002      	add	sp, #8
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	46c0      	nop			@ (mov r8, r8)
 80009d8:	e000e010 	.word	0xe000e010

080009dc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	60b9      	str	r1, [r7, #8]
 80009e4:	607a      	str	r2, [r7, #4]
 80009e6:	210f      	movs	r1, #15
 80009e8:	187b      	adds	r3, r7, r1
 80009ea:	1c02      	adds	r2, r0, #0
 80009ec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80009ee:	68ba      	ldr	r2, [r7, #8]
 80009f0:	187b      	adds	r3, r7, r1
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	b25b      	sxtb	r3, r3
 80009f6:	0011      	movs	r1, r2
 80009f8:	0018      	movs	r0, r3
 80009fa:	f7ff ff5d 	bl	80008b8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80009fe:	46c0      	nop			@ (mov r8, r8)
 8000a00:	46bd      	mov	sp, r7
 8000a02:	b004      	add	sp, #16
 8000a04:	bd80      	pop	{r7, pc}

08000a06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a06:	b580      	push	{r7, lr}
 8000a08:	b082      	sub	sp, #8
 8000a0a:	af00      	add	r7, sp, #0
 8000a0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	0018      	movs	r0, r3
 8000a12:	f7ff ffbf 	bl	8000994 <SysTick_Config>
 8000a16:	0003      	movs	r3, r0
}
 8000a18:	0018      	movs	r0, r3
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	b002      	add	sp, #8
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b086      	sub	sp, #24
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a2e:	e14f      	b.n	8000cd0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	2101      	movs	r1, #1
 8000a36:	697a      	ldr	r2, [r7, #20]
 8000a38:	4091      	lsls	r1, r2
 8000a3a:	000a      	movs	r2, r1
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d100      	bne.n	8000a48 <HAL_GPIO_Init+0x28>
 8000a46:	e140      	b.n	8000cca <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	2203      	movs	r2, #3
 8000a4e:	4013      	ands	r3, r2
 8000a50:	2b01      	cmp	r3, #1
 8000a52:	d005      	beq.n	8000a60 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	685b      	ldr	r3, [r3, #4]
 8000a58:	2203      	movs	r2, #3
 8000a5a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000a5c:	2b02      	cmp	r3, #2
 8000a5e:	d130      	bne.n	8000ac2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	689b      	ldr	r3, [r3, #8]
 8000a64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	005b      	lsls	r3, r3, #1
 8000a6a:	2203      	movs	r2, #3
 8000a6c:	409a      	lsls	r2, r3
 8000a6e:	0013      	movs	r3, r2
 8000a70:	43da      	mvns	r2, r3
 8000a72:	693b      	ldr	r3, [r7, #16]
 8000a74:	4013      	ands	r3, r2
 8000a76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	68da      	ldr	r2, [r3, #12]
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	005b      	lsls	r3, r3, #1
 8000a80:	409a      	lsls	r2, r3
 8000a82:	0013      	movs	r3, r2
 8000a84:	693a      	ldr	r2, [r7, #16]
 8000a86:	4313      	orrs	r3, r2
 8000a88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	693a      	ldr	r2, [r7, #16]
 8000a8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	685b      	ldr	r3, [r3, #4]
 8000a94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a96:	2201      	movs	r2, #1
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	409a      	lsls	r2, r3
 8000a9c:	0013      	movs	r3, r2
 8000a9e:	43da      	mvns	r2, r3
 8000aa0:	693b      	ldr	r3, [r7, #16]
 8000aa2:	4013      	ands	r3, r2
 8000aa4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	685b      	ldr	r3, [r3, #4]
 8000aaa:	091b      	lsrs	r3, r3, #4
 8000aac:	2201      	movs	r2, #1
 8000aae:	401a      	ands	r2, r3
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	409a      	lsls	r2, r3
 8000ab4:	0013      	movs	r3, r2
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	693a      	ldr	r2, [r7, #16]
 8000ac0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	2203      	movs	r2, #3
 8000ac8:	4013      	ands	r3, r2
 8000aca:	2b03      	cmp	r3, #3
 8000acc:	d017      	beq.n	8000afe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	68db      	ldr	r3, [r3, #12]
 8000ad2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	005b      	lsls	r3, r3, #1
 8000ad8:	2203      	movs	r2, #3
 8000ada:	409a      	lsls	r2, r3
 8000adc:	0013      	movs	r3, r2
 8000ade:	43da      	mvns	r2, r3
 8000ae0:	693b      	ldr	r3, [r7, #16]
 8000ae2:	4013      	ands	r3, r2
 8000ae4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	689a      	ldr	r2, [r3, #8]
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	005b      	lsls	r3, r3, #1
 8000aee:	409a      	lsls	r2, r3
 8000af0:	0013      	movs	r3, r2
 8000af2:	693a      	ldr	r2, [r7, #16]
 8000af4:	4313      	orrs	r3, r2
 8000af6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	693a      	ldr	r2, [r7, #16]
 8000afc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	2203      	movs	r2, #3
 8000b04:	4013      	ands	r3, r2
 8000b06:	2b02      	cmp	r3, #2
 8000b08:	d123      	bne.n	8000b52 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	08da      	lsrs	r2, r3, #3
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	3208      	adds	r2, #8
 8000b12:	0092      	lsls	r2, r2, #2
 8000b14:	58d3      	ldr	r3, [r2, r3]
 8000b16:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	2207      	movs	r2, #7
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	220f      	movs	r2, #15
 8000b22:	409a      	lsls	r2, r3
 8000b24:	0013      	movs	r3, r2
 8000b26:	43da      	mvns	r2, r3
 8000b28:	693b      	ldr	r3, [r7, #16]
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	691a      	ldr	r2, [r3, #16]
 8000b32:	697b      	ldr	r3, [r7, #20]
 8000b34:	2107      	movs	r1, #7
 8000b36:	400b      	ands	r3, r1
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	409a      	lsls	r2, r3
 8000b3c:	0013      	movs	r3, r2
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	4313      	orrs	r3, r2
 8000b42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b44:	697b      	ldr	r3, [r7, #20]
 8000b46:	08da      	lsrs	r2, r3, #3
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	3208      	adds	r2, #8
 8000b4c:	0092      	lsls	r2, r2, #2
 8000b4e:	6939      	ldr	r1, [r7, #16]
 8000b50:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	005b      	lsls	r3, r3, #1
 8000b5c:	2203      	movs	r2, #3
 8000b5e:	409a      	lsls	r2, r3
 8000b60:	0013      	movs	r3, r2
 8000b62:	43da      	mvns	r2, r3
 8000b64:	693b      	ldr	r3, [r7, #16]
 8000b66:	4013      	ands	r3, r2
 8000b68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	685b      	ldr	r3, [r3, #4]
 8000b6e:	2203      	movs	r2, #3
 8000b70:	401a      	ands	r2, r3
 8000b72:	697b      	ldr	r3, [r7, #20]
 8000b74:	005b      	lsls	r3, r3, #1
 8000b76:	409a      	lsls	r2, r3
 8000b78:	0013      	movs	r3, r2
 8000b7a:	693a      	ldr	r2, [r7, #16]
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	693a      	ldr	r2, [r7, #16]
 8000b84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	685a      	ldr	r2, [r3, #4]
 8000b8a:	23c0      	movs	r3, #192	@ 0xc0
 8000b8c:	029b      	lsls	r3, r3, #10
 8000b8e:	4013      	ands	r3, r2
 8000b90:	d100      	bne.n	8000b94 <HAL_GPIO_Init+0x174>
 8000b92:	e09a      	b.n	8000cca <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b94:	4b54      	ldr	r3, [pc, #336]	@ (8000ce8 <HAL_GPIO_Init+0x2c8>)
 8000b96:	699a      	ldr	r2, [r3, #24]
 8000b98:	4b53      	ldr	r3, [pc, #332]	@ (8000ce8 <HAL_GPIO_Init+0x2c8>)
 8000b9a:	2101      	movs	r1, #1
 8000b9c:	430a      	orrs	r2, r1
 8000b9e:	619a      	str	r2, [r3, #24]
 8000ba0:	4b51      	ldr	r3, [pc, #324]	@ (8000ce8 <HAL_GPIO_Init+0x2c8>)
 8000ba2:	699b      	ldr	r3, [r3, #24]
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	4013      	ands	r3, r2
 8000ba8:	60bb      	str	r3, [r7, #8]
 8000baa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000bac:	4a4f      	ldr	r2, [pc, #316]	@ (8000cec <HAL_GPIO_Init+0x2cc>)
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	089b      	lsrs	r3, r3, #2
 8000bb2:	3302      	adds	r3, #2
 8000bb4:	009b      	lsls	r3, r3, #2
 8000bb6:	589b      	ldr	r3, [r3, r2]
 8000bb8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000bba:	697b      	ldr	r3, [r7, #20]
 8000bbc:	2203      	movs	r2, #3
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	009b      	lsls	r3, r3, #2
 8000bc2:	220f      	movs	r2, #15
 8000bc4:	409a      	lsls	r2, r3
 8000bc6:	0013      	movs	r3, r2
 8000bc8:	43da      	mvns	r2, r3
 8000bca:	693b      	ldr	r3, [r7, #16]
 8000bcc:	4013      	ands	r3, r2
 8000bce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000bd0:	687a      	ldr	r2, [r7, #4]
 8000bd2:	2390      	movs	r3, #144	@ 0x90
 8000bd4:	05db      	lsls	r3, r3, #23
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	d013      	beq.n	8000c02 <HAL_GPIO_Init+0x1e2>
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	4a44      	ldr	r2, [pc, #272]	@ (8000cf0 <HAL_GPIO_Init+0x2d0>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d00d      	beq.n	8000bfe <HAL_GPIO_Init+0x1de>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4a43      	ldr	r2, [pc, #268]	@ (8000cf4 <HAL_GPIO_Init+0x2d4>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d007      	beq.n	8000bfa <HAL_GPIO_Init+0x1da>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	4a42      	ldr	r2, [pc, #264]	@ (8000cf8 <HAL_GPIO_Init+0x2d8>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d101      	bne.n	8000bf6 <HAL_GPIO_Init+0x1d6>
 8000bf2:	2303      	movs	r3, #3
 8000bf4:	e006      	b.n	8000c04 <HAL_GPIO_Init+0x1e4>
 8000bf6:	2305      	movs	r3, #5
 8000bf8:	e004      	b.n	8000c04 <HAL_GPIO_Init+0x1e4>
 8000bfa:	2302      	movs	r3, #2
 8000bfc:	e002      	b.n	8000c04 <HAL_GPIO_Init+0x1e4>
 8000bfe:	2301      	movs	r3, #1
 8000c00:	e000      	b.n	8000c04 <HAL_GPIO_Init+0x1e4>
 8000c02:	2300      	movs	r3, #0
 8000c04:	697a      	ldr	r2, [r7, #20]
 8000c06:	2103      	movs	r1, #3
 8000c08:	400a      	ands	r2, r1
 8000c0a:	0092      	lsls	r2, r2, #2
 8000c0c:	4093      	lsls	r3, r2
 8000c0e:	693a      	ldr	r2, [r7, #16]
 8000c10:	4313      	orrs	r3, r2
 8000c12:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000c14:	4935      	ldr	r1, [pc, #212]	@ (8000cec <HAL_GPIO_Init+0x2cc>)
 8000c16:	697b      	ldr	r3, [r7, #20]
 8000c18:	089b      	lsrs	r3, r3, #2
 8000c1a:	3302      	adds	r3, #2
 8000c1c:	009b      	lsls	r3, r3, #2
 8000c1e:	693a      	ldr	r2, [r7, #16]
 8000c20:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c22:	4b36      	ldr	r3, [pc, #216]	@ (8000cfc <HAL_GPIO_Init+0x2dc>)
 8000c24:	689b      	ldr	r3, [r3, #8]
 8000c26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	43da      	mvns	r2, r3
 8000c2c:	693b      	ldr	r3, [r7, #16]
 8000c2e:	4013      	ands	r3, r2
 8000c30:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	685a      	ldr	r2, [r3, #4]
 8000c36:	2380      	movs	r3, #128	@ 0x80
 8000c38:	035b      	lsls	r3, r3, #13
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	d003      	beq.n	8000c46 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000c3e:	693a      	ldr	r2, [r7, #16]
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	4313      	orrs	r3, r2
 8000c44:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c46:	4b2d      	ldr	r3, [pc, #180]	@ (8000cfc <HAL_GPIO_Init+0x2dc>)
 8000c48:	693a      	ldr	r2, [r7, #16]
 8000c4a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000c4c:	4b2b      	ldr	r3, [pc, #172]	@ (8000cfc <HAL_GPIO_Init+0x2dc>)
 8000c4e:	68db      	ldr	r3, [r3, #12]
 8000c50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	43da      	mvns	r2, r3
 8000c56:	693b      	ldr	r3, [r7, #16]
 8000c58:	4013      	ands	r3, r2
 8000c5a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	685a      	ldr	r2, [r3, #4]
 8000c60:	2380      	movs	r3, #128	@ 0x80
 8000c62:	039b      	lsls	r3, r3, #14
 8000c64:	4013      	ands	r3, r2
 8000c66:	d003      	beq.n	8000c70 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000c68:	693a      	ldr	r2, [r7, #16]
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	4313      	orrs	r3, r2
 8000c6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c70:	4b22      	ldr	r3, [pc, #136]	@ (8000cfc <HAL_GPIO_Init+0x2dc>)
 8000c72:	693a      	ldr	r2, [r7, #16]
 8000c74:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000c76:	4b21      	ldr	r3, [pc, #132]	@ (8000cfc <HAL_GPIO_Init+0x2dc>)
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	43da      	mvns	r2, r3
 8000c80:	693b      	ldr	r3, [r7, #16]
 8000c82:	4013      	ands	r3, r2
 8000c84:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	685a      	ldr	r2, [r3, #4]
 8000c8a:	2380      	movs	r3, #128	@ 0x80
 8000c8c:	029b      	lsls	r3, r3, #10
 8000c8e:	4013      	ands	r3, r2
 8000c90:	d003      	beq.n	8000c9a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000c92:	693a      	ldr	r2, [r7, #16]
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	4313      	orrs	r3, r2
 8000c98:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c9a:	4b18      	ldr	r3, [pc, #96]	@ (8000cfc <HAL_GPIO_Init+0x2dc>)
 8000c9c:	693a      	ldr	r2, [r7, #16]
 8000c9e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000ca0:	4b16      	ldr	r3, [pc, #88]	@ (8000cfc <HAL_GPIO_Init+0x2dc>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	43da      	mvns	r2, r3
 8000caa:	693b      	ldr	r3, [r7, #16]
 8000cac:	4013      	ands	r3, r2
 8000cae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	685a      	ldr	r2, [r3, #4]
 8000cb4:	2380      	movs	r3, #128	@ 0x80
 8000cb6:	025b      	lsls	r3, r3, #9
 8000cb8:	4013      	ands	r3, r2
 8000cba:	d003      	beq.n	8000cc4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000cbc:	693a      	ldr	r2, [r7, #16]
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000cc4:	4b0d      	ldr	r3, [pc, #52]	@ (8000cfc <HAL_GPIO_Init+0x2dc>)
 8000cc6:	693a      	ldr	r2, [r7, #16]
 8000cc8:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	3301      	adds	r3, #1
 8000cce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	40da      	lsrs	r2, r3
 8000cd8:	1e13      	subs	r3, r2, #0
 8000cda:	d000      	beq.n	8000cde <HAL_GPIO_Init+0x2be>
 8000cdc:	e6a8      	b.n	8000a30 <HAL_GPIO_Init+0x10>
  } 
}
 8000cde:	46c0      	nop			@ (mov r8, r8)
 8000ce0:	46c0      	nop			@ (mov r8, r8)
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	b006      	add	sp, #24
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	40021000 	.word	0x40021000
 8000cec:	40010000 	.word	0x40010000
 8000cf0:	48000400 	.word	0x48000400
 8000cf4:	48000800 	.word	0x48000800
 8000cf8:	48000c00 	.word	0x48000c00
 8000cfc:	40010400 	.word	0x40010400

08000d00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	0008      	movs	r0, r1
 8000d0a:	0011      	movs	r1, r2
 8000d0c:	1cbb      	adds	r3, r7, #2
 8000d0e:	1c02      	adds	r2, r0, #0
 8000d10:	801a      	strh	r2, [r3, #0]
 8000d12:	1c7b      	adds	r3, r7, #1
 8000d14:	1c0a      	adds	r2, r1, #0
 8000d16:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d18:	1c7b      	adds	r3, r7, #1
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d004      	beq.n	8000d2a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d20:	1cbb      	adds	r3, r7, #2
 8000d22:	881a      	ldrh	r2, [r3, #0]
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d28:	e003      	b.n	8000d32 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d2a:	1cbb      	adds	r3, r7, #2
 8000d2c:	881a      	ldrh	r2, [r3, #0]
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000d32:	46c0      	nop			@ (mov r8, r8)
 8000d34:	46bd      	mov	sp, r7
 8000d36:	b002      	add	sp, #8
 8000d38:	bd80      	pop	{r7, pc}
	...

08000d3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b088      	sub	sp, #32
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d101      	bne.n	8000d4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e301      	b.n	8001352 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	2201      	movs	r2, #1
 8000d54:	4013      	ands	r3, r2
 8000d56:	d100      	bne.n	8000d5a <HAL_RCC_OscConfig+0x1e>
 8000d58:	e08d      	b.n	8000e76 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d5a:	4bc3      	ldr	r3, [pc, #780]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000d5c:	685b      	ldr	r3, [r3, #4]
 8000d5e:	220c      	movs	r2, #12
 8000d60:	4013      	ands	r3, r2
 8000d62:	2b04      	cmp	r3, #4
 8000d64:	d00e      	beq.n	8000d84 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d66:	4bc0      	ldr	r3, [pc, #768]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	220c      	movs	r2, #12
 8000d6c:	4013      	ands	r3, r2
 8000d6e:	2b08      	cmp	r3, #8
 8000d70:	d116      	bne.n	8000da0 <HAL_RCC_OscConfig+0x64>
 8000d72:	4bbd      	ldr	r3, [pc, #756]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000d74:	685a      	ldr	r2, [r3, #4]
 8000d76:	2380      	movs	r3, #128	@ 0x80
 8000d78:	025b      	lsls	r3, r3, #9
 8000d7a:	401a      	ands	r2, r3
 8000d7c:	2380      	movs	r3, #128	@ 0x80
 8000d7e:	025b      	lsls	r3, r3, #9
 8000d80:	429a      	cmp	r2, r3
 8000d82:	d10d      	bne.n	8000da0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d84:	4bb8      	ldr	r3, [pc, #736]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000d86:	681a      	ldr	r2, [r3, #0]
 8000d88:	2380      	movs	r3, #128	@ 0x80
 8000d8a:	029b      	lsls	r3, r3, #10
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	d100      	bne.n	8000d92 <HAL_RCC_OscConfig+0x56>
 8000d90:	e070      	b.n	8000e74 <HAL_RCC_OscConfig+0x138>
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d000      	beq.n	8000d9c <HAL_RCC_OscConfig+0x60>
 8000d9a:	e06b      	b.n	8000e74 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	e2d8      	b.n	8001352 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	2b01      	cmp	r3, #1
 8000da6:	d107      	bne.n	8000db8 <HAL_RCC_OscConfig+0x7c>
 8000da8:	4baf      	ldr	r3, [pc, #700]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	4bae      	ldr	r3, [pc, #696]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000dae:	2180      	movs	r1, #128	@ 0x80
 8000db0:	0249      	lsls	r1, r1, #9
 8000db2:	430a      	orrs	r2, r1
 8000db4:	601a      	str	r2, [r3, #0]
 8000db6:	e02f      	b.n	8000e18 <HAL_RCC_OscConfig+0xdc>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d10c      	bne.n	8000dda <HAL_RCC_OscConfig+0x9e>
 8000dc0:	4ba9      	ldr	r3, [pc, #676]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	4ba8      	ldr	r3, [pc, #672]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000dc6:	49a9      	ldr	r1, [pc, #676]	@ (800106c <HAL_RCC_OscConfig+0x330>)
 8000dc8:	400a      	ands	r2, r1
 8000dca:	601a      	str	r2, [r3, #0]
 8000dcc:	4ba6      	ldr	r3, [pc, #664]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	4ba5      	ldr	r3, [pc, #660]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000dd2:	49a7      	ldr	r1, [pc, #668]	@ (8001070 <HAL_RCC_OscConfig+0x334>)
 8000dd4:	400a      	ands	r2, r1
 8000dd6:	601a      	str	r2, [r3, #0]
 8000dd8:	e01e      	b.n	8000e18 <HAL_RCC_OscConfig+0xdc>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	2b05      	cmp	r3, #5
 8000de0:	d10e      	bne.n	8000e00 <HAL_RCC_OscConfig+0xc4>
 8000de2:	4ba1      	ldr	r3, [pc, #644]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	4ba0      	ldr	r3, [pc, #640]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000de8:	2180      	movs	r1, #128	@ 0x80
 8000dea:	02c9      	lsls	r1, r1, #11
 8000dec:	430a      	orrs	r2, r1
 8000dee:	601a      	str	r2, [r3, #0]
 8000df0:	4b9d      	ldr	r3, [pc, #628]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000df2:	681a      	ldr	r2, [r3, #0]
 8000df4:	4b9c      	ldr	r3, [pc, #624]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000df6:	2180      	movs	r1, #128	@ 0x80
 8000df8:	0249      	lsls	r1, r1, #9
 8000dfa:	430a      	orrs	r2, r1
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	e00b      	b.n	8000e18 <HAL_RCC_OscConfig+0xdc>
 8000e00:	4b99      	ldr	r3, [pc, #612]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	4b98      	ldr	r3, [pc, #608]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000e06:	4999      	ldr	r1, [pc, #612]	@ (800106c <HAL_RCC_OscConfig+0x330>)
 8000e08:	400a      	ands	r2, r1
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	4b96      	ldr	r3, [pc, #600]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	4b95      	ldr	r3, [pc, #596]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000e12:	4997      	ldr	r1, [pc, #604]	@ (8001070 <HAL_RCC_OscConfig+0x334>)
 8000e14:	400a      	ands	r2, r1
 8000e16:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d014      	beq.n	8000e4a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e20:	f7ff fd1c 	bl	800085c <HAL_GetTick>
 8000e24:	0003      	movs	r3, r0
 8000e26:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e28:	e008      	b.n	8000e3c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e2a:	f7ff fd17 	bl	800085c <HAL_GetTick>
 8000e2e:	0002      	movs	r2, r0
 8000e30:	69bb      	ldr	r3, [r7, #24]
 8000e32:	1ad3      	subs	r3, r2, r3
 8000e34:	2b64      	cmp	r3, #100	@ 0x64
 8000e36:	d901      	bls.n	8000e3c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000e38:	2303      	movs	r3, #3
 8000e3a:	e28a      	b.n	8001352 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e3c:	4b8a      	ldr	r3, [pc, #552]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000e3e:	681a      	ldr	r2, [r3, #0]
 8000e40:	2380      	movs	r3, #128	@ 0x80
 8000e42:	029b      	lsls	r3, r3, #10
 8000e44:	4013      	ands	r3, r2
 8000e46:	d0f0      	beq.n	8000e2a <HAL_RCC_OscConfig+0xee>
 8000e48:	e015      	b.n	8000e76 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e4a:	f7ff fd07 	bl	800085c <HAL_GetTick>
 8000e4e:	0003      	movs	r3, r0
 8000e50:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e52:	e008      	b.n	8000e66 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e54:	f7ff fd02 	bl	800085c <HAL_GetTick>
 8000e58:	0002      	movs	r2, r0
 8000e5a:	69bb      	ldr	r3, [r7, #24]
 8000e5c:	1ad3      	subs	r3, r2, r3
 8000e5e:	2b64      	cmp	r3, #100	@ 0x64
 8000e60:	d901      	bls.n	8000e66 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000e62:	2303      	movs	r3, #3
 8000e64:	e275      	b.n	8001352 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e66:	4b80      	ldr	r3, [pc, #512]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	2380      	movs	r3, #128	@ 0x80
 8000e6c:	029b      	lsls	r3, r3, #10
 8000e6e:	4013      	ands	r3, r2
 8000e70:	d1f0      	bne.n	8000e54 <HAL_RCC_OscConfig+0x118>
 8000e72:	e000      	b.n	8000e76 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e74:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	2202      	movs	r2, #2
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	d100      	bne.n	8000e82 <HAL_RCC_OscConfig+0x146>
 8000e80:	e069      	b.n	8000f56 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e82:	4b79      	ldr	r3, [pc, #484]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	220c      	movs	r2, #12
 8000e88:	4013      	ands	r3, r2
 8000e8a:	d00b      	beq.n	8000ea4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e8c:	4b76      	ldr	r3, [pc, #472]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	220c      	movs	r2, #12
 8000e92:	4013      	ands	r3, r2
 8000e94:	2b08      	cmp	r3, #8
 8000e96:	d11c      	bne.n	8000ed2 <HAL_RCC_OscConfig+0x196>
 8000e98:	4b73      	ldr	r3, [pc, #460]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000e9a:	685a      	ldr	r2, [r3, #4]
 8000e9c:	2380      	movs	r3, #128	@ 0x80
 8000e9e:	025b      	lsls	r3, r3, #9
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	d116      	bne.n	8000ed2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ea4:	4b70      	ldr	r3, [pc, #448]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	2202      	movs	r2, #2
 8000eaa:	4013      	ands	r3, r2
 8000eac:	d005      	beq.n	8000eba <HAL_RCC_OscConfig+0x17e>
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	68db      	ldr	r3, [r3, #12]
 8000eb2:	2b01      	cmp	r3, #1
 8000eb4:	d001      	beq.n	8000eba <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	e24b      	b.n	8001352 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eba:	4b6b      	ldr	r3, [pc, #428]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	22f8      	movs	r2, #248	@ 0xf8
 8000ec0:	4393      	bics	r3, r2
 8000ec2:	0019      	movs	r1, r3
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	691b      	ldr	r3, [r3, #16]
 8000ec8:	00da      	lsls	r2, r3, #3
 8000eca:	4b67      	ldr	r3, [pc, #412]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000ecc:	430a      	orrs	r2, r1
 8000ece:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ed0:	e041      	b.n	8000f56 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	68db      	ldr	r3, [r3, #12]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d024      	beq.n	8000f24 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000eda:	4b63      	ldr	r3, [pc, #396]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000edc:	681a      	ldr	r2, [r3, #0]
 8000ede:	4b62      	ldr	r3, [pc, #392]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000ee0:	2101      	movs	r1, #1
 8000ee2:	430a      	orrs	r2, r1
 8000ee4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ee6:	f7ff fcb9 	bl	800085c <HAL_GetTick>
 8000eea:	0003      	movs	r3, r0
 8000eec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eee:	e008      	b.n	8000f02 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ef0:	f7ff fcb4 	bl	800085c <HAL_GetTick>
 8000ef4:	0002      	movs	r2, r0
 8000ef6:	69bb      	ldr	r3, [r7, #24]
 8000ef8:	1ad3      	subs	r3, r2, r3
 8000efa:	2b02      	cmp	r3, #2
 8000efc:	d901      	bls.n	8000f02 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000efe:	2303      	movs	r3, #3
 8000f00:	e227      	b.n	8001352 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f02:	4b59      	ldr	r3, [pc, #356]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	2202      	movs	r2, #2
 8000f08:	4013      	ands	r3, r2
 8000f0a:	d0f1      	beq.n	8000ef0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f0c:	4b56      	ldr	r3, [pc, #344]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	22f8      	movs	r2, #248	@ 0xf8
 8000f12:	4393      	bics	r3, r2
 8000f14:	0019      	movs	r1, r3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	691b      	ldr	r3, [r3, #16]
 8000f1a:	00da      	lsls	r2, r3, #3
 8000f1c:	4b52      	ldr	r3, [pc, #328]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000f1e:	430a      	orrs	r2, r1
 8000f20:	601a      	str	r2, [r3, #0]
 8000f22:	e018      	b.n	8000f56 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f24:	4b50      	ldr	r3, [pc, #320]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000f26:	681a      	ldr	r2, [r3, #0]
 8000f28:	4b4f      	ldr	r3, [pc, #316]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000f2a:	2101      	movs	r1, #1
 8000f2c:	438a      	bics	r2, r1
 8000f2e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f30:	f7ff fc94 	bl	800085c <HAL_GetTick>
 8000f34:	0003      	movs	r3, r0
 8000f36:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f38:	e008      	b.n	8000f4c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f3a:	f7ff fc8f 	bl	800085c <HAL_GetTick>
 8000f3e:	0002      	movs	r2, r0
 8000f40:	69bb      	ldr	r3, [r7, #24]
 8000f42:	1ad3      	subs	r3, r2, r3
 8000f44:	2b02      	cmp	r3, #2
 8000f46:	d901      	bls.n	8000f4c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000f48:	2303      	movs	r3, #3
 8000f4a:	e202      	b.n	8001352 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f4c:	4b46      	ldr	r3, [pc, #280]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	2202      	movs	r2, #2
 8000f52:	4013      	ands	r3, r2
 8000f54:	d1f1      	bne.n	8000f3a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	2208      	movs	r2, #8
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	d036      	beq.n	8000fce <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	69db      	ldr	r3, [r3, #28]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d019      	beq.n	8000f9c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f68:	4b3f      	ldr	r3, [pc, #252]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000f6a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f6c:	4b3e      	ldr	r3, [pc, #248]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000f6e:	2101      	movs	r1, #1
 8000f70:	430a      	orrs	r2, r1
 8000f72:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f74:	f7ff fc72 	bl	800085c <HAL_GetTick>
 8000f78:	0003      	movs	r3, r0
 8000f7a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f7c:	e008      	b.n	8000f90 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f7e:	f7ff fc6d 	bl	800085c <HAL_GetTick>
 8000f82:	0002      	movs	r2, r0
 8000f84:	69bb      	ldr	r3, [r7, #24]
 8000f86:	1ad3      	subs	r3, r2, r3
 8000f88:	2b02      	cmp	r3, #2
 8000f8a:	d901      	bls.n	8000f90 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000f8c:	2303      	movs	r3, #3
 8000f8e:	e1e0      	b.n	8001352 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f90:	4b35      	ldr	r3, [pc, #212]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f94:	2202      	movs	r2, #2
 8000f96:	4013      	ands	r3, r2
 8000f98:	d0f1      	beq.n	8000f7e <HAL_RCC_OscConfig+0x242>
 8000f9a:	e018      	b.n	8000fce <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f9c:	4b32      	ldr	r3, [pc, #200]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000f9e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000fa0:	4b31      	ldr	r3, [pc, #196]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000fa2:	2101      	movs	r1, #1
 8000fa4:	438a      	bics	r2, r1
 8000fa6:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fa8:	f7ff fc58 	bl	800085c <HAL_GetTick>
 8000fac:	0003      	movs	r3, r0
 8000fae:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fb0:	e008      	b.n	8000fc4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fb2:	f7ff fc53 	bl	800085c <HAL_GetTick>
 8000fb6:	0002      	movs	r2, r0
 8000fb8:	69bb      	ldr	r3, [r7, #24]
 8000fba:	1ad3      	subs	r3, r2, r3
 8000fbc:	2b02      	cmp	r3, #2
 8000fbe:	d901      	bls.n	8000fc4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000fc0:	2303      	movs	r3, #3
 8000fc2:	e1c6      	b.n	8001352 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fc4:	4b28      	ldr	r3, [pc, #160]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fc8:	2202      	movs	r2, #2
 8000fca:	4013      	ands	r3, r2
 8000fcc:	d1f1      	bne.n	8000fb2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	2204      	movs	r2, #4
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	d100      	bne.n	8000fda <HAL_RCC_OscConfig+0x29e>
 8000fd8:	e0b4      	b.n	8001144 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fda:	201f      	movs	r0, #31
 8000fdc:	183b      	adds	r3, r7, r0
 8000fde:	2200      	movs	r2, #0
 8000fe0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fe2:	4b21      	ldr	r3, [pc, #132]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000fe4:	69da      	ldr	r2, [r3, #28]
 8000fe6:	2380      	movs	r3, #128	@ 0x80
 8000fe8:	055b      	lsls	r3, r3, #21
 8000fea:	4013      	ands	r3, r2
 8000fec:	d110      	bne.n	8001010 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fee:	4b1e      	ldr	r3, [pc, #120]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000ff0:	69da      	ldr	r2, [r3, #28]
 8000ff2:	4b1d      	ldr	r3, [pc, #116]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000ff4:	2180      	movs	r1, #128	@ 0x80
 8000ff6:	0549      	lsls	r1, r1, #21
 8000ff8:	430a      	orrs	r2, r1
 8000ffa:	61da      	str	r2, [r3, #28]
 8000ffc:	4b1a      	ldr	r3, [pc, #104]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8000ffe:	69da      	ldr	r2, [r3, #28]
 8001000:	2380      	movs	r3, #128	@ 0x80
 8001002:	055b      	lsls	r3, r3, #21
 8001004:	4013      	ands	r3, r2
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800100a:	183b      	adds	r3, r7, r0
 800100c:	2201      	movs	r2, #1
 800100e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001010:	4b18      	ldr	r3, [pc, #96]	@ (8001074 <HAL_RCC_OscConfig+0x338>)
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	2380      	movs	r3, #128	@ 0x80
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	4013      	ands	r3, r2
 800101a:	d11a      	bne.n	8001052 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800101c:	4b15      	ldr	r3, [pc, #84]	@ (8001074 <HAL_RCC_OscConfig+0x338>)
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	4b14      	ldr	r3, [pc, #80]	@ (8001074 <HAL_RCC_OscConfig+0x338>)
 8001022:	2180      	movs	r1, #128	@ 0x80
 8001024:	0049      	lsls	r1, r1, #1
 8001026:	430a      	orrs	r2, r1
 8001028:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800102a:	f7ff fc17 	bl	800085c <HAL_GetTick>
 800102e:	0003      	movs	r3, r0
 8001030:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001032:	e008      	b.n	8001046 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001034:	f7ff fc12 	bl	800085c <HAL_GetTick>
 8001038:	0002      	movs	r2, r0
 800103a:	69bb      	ldr	r3, [r7, #24]
 800103c:	1ad3      	subs	r3, r2, r3
 800103e:	2b64      	cmp	r3, #100	@ 0x64
 8001040:	d901      	bls.n	8001046 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001042:	2303      	movs	r3, #3
 8001044:	e185      	b.n	8001352 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001046:	4b0b      	ldr	r3, [pc, #44]	@ (8001074 <HAL_RCC_OscConfig+0x338>)
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	2380      	movs	r3, #128	@ 0x80
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	4013      	ands	r3, r2
 8001050:	d0f0      	beq.n	8001034 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	689b      	ldr	r3, [r3, #8]
 8001056:	2b01      	cmp	r3, #1
 8001058:	d10e      	bne.n	8001078 <HAL_RCC_OscConfig+0x33c>
 800105a:	4b03      	ldr	r3, [pc, #12]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 800105c:	6a1a      	ldr	r2, [r3, #32]
 800105e:	4b02      	ldr	r3, [pc, #8]	@ (8001068 <HAL_RCC_OscConfig+0x32c>)
 8001060:	2101      	movs	r1, #1
 8001062:	430a      	orrs	r2, r1
 8001064:	621a      	str	r2, [r3, #32]
 8001066:	e035      	b.n	80010d4 <HAL_RCC_OscConfig+0x398>
 8001068:	40021000 	.word	0x40021000
 800106c:	fffeffff 	.word	0xfffeffff
 8001070:	fffbffff 	.word	0xfffbffff
 8001074:	40007000 	.word	0x40007000
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d10c      	bne.n	800109a <HAL_RCC_OscConfig+0x35e>
 8001080:	4bb6      	ldr	r3, [pc, #728]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 8001082:	6a1a      	ldr	r2, [r3, #32]
 8001084:	4bb5      	ldr	r3, [pc, #724]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 8001086:	2101      	movs	r1, #1
 8001088:	438a      	bics	r2, r1
 800108a:	621a      	str	r2, [r3, #32]
 800108c:	4bb3      	ldr	r3, [pc, #716]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 800108e:	6a1a      	ldr	r2, [r3, #32]
 8001090:	4bb2      	ldr	r3, [pc, #712]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 8001092:	2104      	movs	r1, #4
 8001094:	438a      	bics	r2, r1
 8001096:	621a      	str	r2, [r3, #32]
 8001098:	e01c      	b.n	80010d4 <HAL_RCC_OscConfig+0x398>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	689b      	ldr	r3, [r3, #8]
 800109e:	2b05      	cmp	r3, #5
 80010a0:	d10c      	bne.n	80010bc <HAL_RCC_OscConfig+0x380>
 80010a2:	4bae      	ldr	r3, [pc, #696]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80010a4:	6a1a      	ldr	r2, [r3, #32]
 80010a6:	4bad      	ldr	r3, [pc, #692]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80010a8:	2104      	movs	r1, #4
 80010aa:	430a      	orrs	r2, r1
 80010ac:	621a      	str	r2, [r3, #32]
 80010ae:	4bab      	ldr	r3, [pc, #684]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80010b0:	6a1a      	ldr	r2, [r3, #32]
 80010b2:	4baa      	ldr	r3, [pc, #680]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80010b4:	2101      	movs	r1, #1
 80010b6:	430a      	orrs	r2, r1
 80010b8:	621a      	str	r2, [r3, #32]
 80010ba:	e00b      	b.n	80010d4 <HAL_RCC_OscConfig+0x398>
 80010bc:	4ba7      	ldr	r3, [pc, #668]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80010be:	6a1a      	ldr	r2, [r3, #32]
 80010c0:	4ba6      	ldr	r3, [pc, #664]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80010c2:	2101      	movs	r1, #1
 80010c4:	438a      	bics	r2, r1
 80010c6:	621a      	str	r2, [r3, #32]
 80010c8:	4ba4      	ldr	r3, [pc, #656]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80010ca:	6a1a      	ldr	r2, [r3, #32]
 80010cc:	4ba3      	ldr	r3, [pc, #652]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80010ce:	2104      	movs	r1, #4
 80010d0:	438a      	bics	r2, r1
 80010d2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	689b      	ldr	r3, [r3, #8]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d014      	beq.n	8001106 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010dc:	f7ff fbbe 	bl	800085c <HAL_GetTick>
 80010e0:	0003      	movs	r3, r0
 80010e2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010e4:	e009      	b.n	80010fa <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010e6:	f7ff fbb9 	bl	800085c <HAL_GetTick>
 80010ea:	0002      	movs	r2, r0
 80010ec:	69bb      	ldr	r3, [r7, #24]
 80010ee:	1ad3      	subs	r3, r2, r3
 80010f0:	4a9b      	ldr	r2, [pc, #620]	@ (8001360 <HAL_RCC_OscConfig+0x624>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d901      	bls.n	80010fa <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80010f6:	2303      	movs	r3, #3
 80010f8:	e12b      	b.n	8001352 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010fa:	4b98      	ldr	r3, [pc, #608]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80010fc:	6a1b      	ldr	r3, [r3, #32]
 80010fe:	2202      	movs	r2, #2
 8001100:	4013      	ands	r3, r2
 8001102:	d0f0      	beq.n	80010e6 <HAL_RCC_OscConfig+0x3aa>
 8001104:	e013      	b.n	800112e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001106:	f7ff fba9 	bl	800085c <HAL_GetTick>
 800110a:	0003      	movs	r3, r0
 800110c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800110e:	e009      	b.n	8001124 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001110:	f7ff fba4 	bl	800085c <HAL_GetTick>
 8001114:	0002      	movs	r2, r0
 8001116:	69bb      	ldr	r3, [r7, #24]
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	4a91      	ldr	r2, [pc, #580]	@ (8001360 <HAL_RCC_OscConfig+0x624>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d901      	bls.n	8001124 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001120:	2303      	movs	r3, #3
 8001122:	e116      	b.n	8001352 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001124:	4b8d      	ldr	r3, [pc, #564]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 8001126:	6a1b      	ldr	r3, [r3, #32]
 8001128:	2202      	movs	r2, #2
 800112a:	4013      	ands	r3, r2
 800112c:	d1f0      	bne.n	8001110 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800112e:	231f      	movs	r3, #31
 8001130:	18fb      	adds	r3, r7, r3
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	2b01      	cmp	r3, #1
 8001136:	d105      	bne.n	8001144 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001138:	4b88      	ldr	r3, [pc, #544]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 800113a:	69da      	ldr	r2, [r3, #28]
 800113c:	4b87      	ldr	r3, [pc, #540]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 800113e:	4989      	ldr	r1, [pc, #548]	@ (8001364 <HAL_RCC_OscConfig+0x628>)
 8001140:	400a      	ands	r2, r1
 8001142:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2210      	movs	r2, #16
 800114a:	4013      	ands	r3, r2
 800114c:	d063      	beq.n	8001216 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	695b      	ldr	r3, [r3, #20]
 8001152:	2b01      	cmp	r3, #1
 8001154:	d12a      	bne.n	80011ac <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001156:	4b81      	ldr	r3, [pc, #516]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 8001158:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800115a:	4b80      	ldr	r3, [pc, #512]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 800115c:	2104      	movs	r1, #4
 800115e:	430a      	orrs	r2, r1
 8001160:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001162:	4b7e      	ldr	r3, [pc, #504]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 8001164:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001166:	4b7d      	ldr	r3, [pc, #500]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 8001168:	2101      	movs	r1, #1
 800116a:	430a      	orrs	r2, r1
 800116c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800116e:	f7ff fb75 	bl	800085c <HAL_GetTick>
 8001172:	0003      	movs	r3, r0
 8001174:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001176:	e008      	b.n	800118a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001178:	f7ff fb70 	bl	800085c <HAL_GetTick>
 800117c:	0002      	movs	r2, r0
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	2b02      	cmp	r3, #2
 8001184:	d901      	bls.n	800118a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001186:	2303      	movs	r3, #3
 8001188:	e0e3      	b.n	8001352 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800118a:	4b74      	ldr	r3, [pc, #464]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 800118c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800118e:	2202      	movs	r2, #2
 8001190:	4013      	ands	r3, r2
 8001192:	d0f1      	beq.n	8001178 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001194:	4b71      	ldr	r3, [pc, #452]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 8001196:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001198:	22f8      	movs	r2, #248	@ 0xf8
 800119a:	4393      	bics	r3, r2
 800119c:	0019      	movs	r1, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	699b      	ldr	r3, [r3, #24]
 80011a2:	00da      	lsls	r2, r3, #3
 80011a4:	4b6d      	ldr	r3, [pc, #436]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80011a6:	430a      	orrs	r2, r1
 80011a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80011aa:	e034      	b.n	8001216 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	695b      	ldr	r3, [r3, #20]
 80011b0:	3305      	adds	r3, #5
 80011b2:	d111      	bne.n	80011d8 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80011b4:	4b69      	ldr	r3, [pc, #420]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80011b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011b8:	4b68      	ldr	r3, [pc, #416]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80011ba:	2104      	movs	r1, #4
 80011bc:	438a      	bics	r2, r1
 80011be:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80011c0:	4b66      	ldr	r3, [pc, #408]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80011c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011c4:	22f8      	movs	r2, #248	@ 0xf8
 80011c6:	4393      	bics	r3, r2
 80011c8:	0019      	movs	r1, r3
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	699b      	ldr	r3, [r3, #24]
 80011ce:	00da      	lsls	r2, r3, #3
 80011d0:	4b62      	ldr	r3, [pc, #392]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80011d2:	430a      	orrs	r2, r1
 80011d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80011d6:	e01e      	b.n	8001216 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80011d8:	4b60      	ldr	r3, [pc, #384]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80011da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011dc:	4b5f      	ldr	r3, [pc, #380]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80011de:	2104      	movs	r1, #4
 80011e0:	430a      	orrs	r2, r1
 80011e2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80011e4:	4b5d      	ldr	r3, [pc, #372]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80011e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011e8:	4b5c      	ldr	r3, [pc, #368]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80011ea:	2101      	movs	r1, #1
 80011ec:	438a      	bics	r2, r1
 80011ee:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011f0:	f7ff fb34 	bl	800085c <HAL_GetTick>
 80011f4:	0003      	movs	r3, r0
 80011f6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80011f8:	e008      	b.n	800120c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80011fa:	f7ff fb2f 	bl	800085c <HAL_GetTick>
 80011fe:	0002      	movs	r2, r0
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	1ad3      	subs	r3, r2, r3
 8001204:	2b02      	cmp	r3, #2
 8001206:	d901      	bls.n	800120c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001208:	2303      	movs	r3, #3
 800120a:	e0a2      	b.n	8001352 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800120c:	4b53      	ldr	r3, [pc, #332]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 800120e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001210:	2202      	movs	r2, #2
 8001212:	4013      	ands	r3, r2
 8001214:	d1f1      	bne.n	80011fa <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6a1b      	ldr	r3, [r3, #32]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d100      	bne.n	8001220 <HAL_RCC_OscConfig+0x4e4>
 800121e:	e097      	b.n	8001350 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001220:	4b4e      	ldr	r3, [pc, #312]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	220c      	movs	r2, #12
 8001226:	4013      	ands	r3, r2
 8001228:	2b08      	cmp	r3, #8
 800122a:	d100      	bne.n	800122e <HAL_RCC_OscConfig+0x4f2>
 800122c:	e06b      	b.n	8001306 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6a1b      	ldr	r3, [r3, #32]
 8001232:	2b02      	cmp	r3, #2
 8001234:	d14c      	bne.n	80012d0 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001236:	4b49      	ldr	r3, [pc, #292]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	4b48      	ldr	r3, [pc, #288]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 800123c:	494a      	ldr	r1, [pc, #296]	@ (8001368 <HAL_RCC_OscConfig+0x62c>)
 800123e:	400a      	ands	r2, r1
 8001240:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001242:	f7ff fb0b 	bl	800085c <HAL_GetTick>
 8001246:	0003      	movs	r3, r0
 8001248:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800124a:	e008      	b.n	800125e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800124c:	f7ff fb06 	bl	800085c <HAL_GetTick>
 8001250:	0002      	movs	r2, r0
 8001252:	69bb      	ldr	r3, [r7, #24]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	2b02      	cmp	r3, #2
 8001258:	d901      	bls.n	800125e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800125a:	2303      	movs	r3, #3
 800125c:	e079      	b.n	8001352 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800125e:	4b3f      	ldr	r3, [pc, #252]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	2380      	movs	r3, #128	@ 0x80
 8001264:	049b      	lsls	r3, r3, #18
 8001266:	4013      	ands	r3, r2
 8001268:	d1f0      	bne.n	800124c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800126a:	4b3c      	ldr	r3, [pc, #240]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 800126c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800126e:	220f      	movs	r2, #15
 8001270:	4393      	bics	r3, r2
 8001272:	0019      	movs	r1, r3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001278:	4b38      	ldr	r3, [pc, #224]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 800127a:	430a      	orrs	r2, r1
 800127c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800127e:	4b37      	ldr	r3, [pc, #220]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	4a3a      	ldr	r2, [pc, #232]	@ (800136c <HAL_RCC_OscConfig+0x630>)
 8001284:	4013      	ands	r3, r2
 8001286:	0019      	movs	r1, r3
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001290:	431a      	orrs	r2, r3
 8001292:	4b32      	ldr	r3, [pc, #200]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 8001294:	430a      	orrs	r2, r1
 8001296:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001298:	4b30      	ldr	r3, [pc, #192]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	4b2f      	ldr	r3, [pc, #188]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 800129e:	2180      	movs	r1, #128	@ 0x80
 80012a0:	0449      	lsls	r1, r1, #17
 80012a2:	430a      	orrs	r2, r1
 80012a4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012a6:	f7ff fad9 	bl	800085c <HAL_GetTick>
 80012aa:	0003      	movs	r3, r0
 80012ac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012ae:	e008      	b.n	80012c2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012b0:	f7ff fad4 	bl	800085c <HAL_GetTick>
 80012b4:	0002      	movs	r2, r0
 80012b6:	69bb      	ldr	r3, [r7, #24]
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	2b02      	cmp	r3, #2
 80012bc:	d901      	bls.n	80012c2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80012be:	2303      	movs	r3, #3
 80012c0:	e047      	b.n	8001352 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012c2:	4b26      	ldr	r3, [pc, #152]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	2380      	movs	r3, #128	@ 0x80
 80012c8:	049b      	lsls	r3, r3, #18
 80012ca:	4013      	ands	r3, r2
 80012cc:	d0f0      	beq.n	80012b0 <HAL_RCC_OscConfig+0x574>
 80012ce:	e03f      	b.n	8001350 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012d0:	4b22      	ldr	r3, [pc, #136]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	4b21      	ldr	r3, [pc, #132]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80012d6:	4924      	ldr	r1, [pc, #144]	@ (8001368 <HAL_RCC_OscConfig+0x62c>)
 80012d8:	400a      	ands	r2, r1
 80012da:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012dc:	f7ff fabe 	bl	800085c <HAL_GetTick>
 80012e0:	0003      	movs	r3, r0
 80012e2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012e4:	e008      	b.n	80012f8 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012e6:	f7ff fab9 	bl	800085c <HAL_GetTick>
 80012ea:	0002      	movs	r2, r0
 80012ec:	69bb      	ldr	r3, [r7, #24]
 80012ee:	1ad3      	subs	r3, r2, r3
 80012f0:	2b02      	cmp	r3, #2
 80012f2:	d901      	bls.n	80012f8 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80012f4:	2303      	movs	r3, #3
 80012f6:	e02c      	b.n	8001352 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012f8:	4b18      	ldr	r3, [pc, #96]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	2380      	movs	r3, #128	@ 0x80
 80012fe:	049b      	lsls	r3, r3, #18
 8001300:	4013      	ands	r3, r2
 8001302:	d1f0      	bne.n	80012e6 <HAL_RCC_OscConfig+0x5aa>
 8001304:	e024      	b.n	8001350 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6a1b      	ldr	r3, [r3, #32]
 800130a:	2b01      	cmp	r3, #1
 800130c:	d101      	bne.n	8001312 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
 8001310:	e01f      	b.n	8001352 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001312:	4b12      	ldr	r3, [pc, #72]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001318:	4b10      	ldr	r3, [pc, #64]	@ (800135c <HAL_RCC_OscConfig+0x620>)
 800131a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800131c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800131e:	697a      	ldr	r2, [r7, #20]
 8001320:	2380      	movs	r3, #128	@ 0x80
 8001322:	025b      	lsls	r3, r3, #9
 8001324:	401a      	ands	r2, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800132a:	429a      	cmp	r2, r3
 800132c:	d10e      	bne.n	800134c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	220f      	movs	r2, #15
 8001332:	401a      	ands	r2, r3
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001338:	429a      	cmp	r2, r3
 800133a:	d107      	bne.n	800134c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800133c:	697a      	ldr	r2, [r7, #20]
 800133e:	23f0      	movs	r3, #240	@ 0xf0
 8001340:	039b      	lsls	r3, r3, #14
 8001342:	401a      	ands	r2, r3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001348:	429a      	cmp	r2, r3
 800134a:	d001      	beq.n	8001350 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	e000      	b.n	8001352 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001350:	2300      	movs	r3, #0
}
 8001352:	0018      	movs	r0, r3
 8001354:	46bd      	mov	sp, r7
 8001356:	b008      	add	sp, #32
 8001358:	bd80      	pop	{r7, pc}
 800135a:	46c0      	nop			@ (mov r8, r8)
 800135c:	40021000 	.word	0x40021000
 8001360:	00001388 	.word	0x00001388
 8001364:	efffffff 	.word	0xefffffff
 8001368:	feffffff 	.word	0xfeffffff
 800136c:	ffc2ffff 	.word	0xffc2ffff

08001370 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d101      	bne.n	8001384 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001380:	2301      	movs	r3, #1
 8001382:	e0b3      	b.n	80014ec <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001384:	4b5b      	ldr	r3, [pc, #364]	@ (80014f4 <HAL_RCC_ClockConfig+0x184>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	2201      	movs	r2, #1
 800138a:	4013      	ands	r3, r2
 800138c:	683a      	ldr	r2, [r7, #0]
 800138e:	429a      	cmp	r2, r3
 8001390:	d911      	bls.n	80013b6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001392:	4b58      	ldr	r3, [pc, #352]	@ (80014f4 <HAL_RCC_ClockConfig+0x184>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	2201      	movs	r2, #1
 8001398:	4393      	bics	r3, r2
 800139a:	0019      	movs	r1, r3
 800139c:	4b55      	ldr	r3, [pc, #340]	@ (80014f4 <HAL_RCC_ClockConfig+0x184>)
 800139e:	683a      	ldr	r2, [r7, #0]
 80013a0:	430a      	orrs	r2, r1
 80013a2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013a4:	4b53      	ldr	r3, [pc, #332]	@ (80014f4 <HAL_RCC_ClockConfig+0x184>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2201      	movs	r2, #1
 80013aa:	4013      	ands	r3, r2
 80013ac:	683a      	ldr	r2, [r7, #0]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d001      	beq.n	80013b6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e09a      	b.n	80014ec <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	2202      	movs	r2, #2
 80013bc:	4013      	ands	r3, r2
 80013be:	d015      	beq.n	80013ec <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2204      	movs	r2, #4
 80013c6:	4013      	ands	r3, r2
 80013c8:	d006      	beq.n	80013d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80013ca:	4b4b      	ldr	r3, [pc, #300]	@ (80014f8 <HAL_RCC_ClockConfig+0x188>)
 80013cc:	685a      	ldr	r2, [r3, #4]
 80013ce:	4b4a      	ldr	r3, [pc, #296]	@ (80014f8 <HAL_RCC_ClockConfig+0x188>)
 80013d0:	21e0      	movs	r1, #224	@ 0xe0
 80013d2:	00c9      	lsls	r1, r1, #3
 80013d4:	430a      	orrs	r2, r1
 80013d6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013d8:	4b47      	ldr	r3, [pc, #284]	@ (80014f8 <HAL_RCC_ClockConfig+0x188>)
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	22f0      	movs	r2, #240	@ 0xf0
 80013de:	4393      	bics	r3, r2
 80013e0:	0019      	movs	r1, r3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	689a      	ldr	r2, [r3, #8]
 80013e6:	4b44      	ldr	r3, [pc, #272]	@ (80014f8 <HAL_RCC_ClockConfig+0x188>)
 80013e8:	430a      	orrs	r2, r1
 80013ea:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	2201      	movs	r2, #1
 80013f2:	4013      	ands	r3, r2
 80013f4:	d040      	beq.n	8001478 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	2b01      	cmp	r3, #1
 80013fc:	d107      	bne.n	800140e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013fe:	4b3e      	ldr	r3, [pc, #248]	@ (80014f8 <HAL_RCC_ClockConfig+0x188>)
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	2380      	movs	r3, #128	@ 0x80
 8001404:	029b      	lsls	r3, r3, #10
 8001406:	4013      	ands	r3, r2
 8001408:	d114      	bne.n	8001434 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
 800140c:	e06e      	b.n	80014ec <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	2b02      	cmp	r3, #2
 8001414:	d107      	bne.n	8001426 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001416:	4b38      	ldr	r3, [pc, #224]	@ (80014f8 <HAL_RCC_ClockConfig+0x188>)
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	2380      	movs	r3, #128	@ 0x80
 800141c:	049b      	lsls	r3, r3, #18
 800141e:	4013      	ands	r3, r2
 8001420:	d108      	bne.n	8001434 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	e062      	b.n	80014ec <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001426:	4b34      	ldr	r3, [pc, #208]	@ (80014f8 <HAL_RCC_ClockConfig+0x188>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	2202      	movs	r2, #2
 800142c:	4013      	ands	r3, r2
 800142e:	d101      	bne.n	8001434 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001430:	2301      	movs	r3, #1
 8001432:	e05b      	b.n	80014ec <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001434:	4b30      	ldr	r3, [pc, #192]	@ (80014f8 <HAL_RCC_ClockConfig+0x188>)
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	2203      	movs	r2, #3
 800143a:	4393      	bics	r3, r2
 800143c:	0019      	movs	r1, r3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	685a      	ldr	r2, [r3, #4]
 8001442:	4b2d      	ldr	r3, [pc, #180]	@ (80014f8 <HAL_RCC_ClockConfig+0x188>)
 8001444:	430a      	orrs	r2, r1
 8001446:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001448:	f7ff fa08 	bl	800085c <HAL_GetTick>
 800144c:	0003      	movs	r3, r0
 800144e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001450:	e009      	b.n	8001466 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001452:	f7ff fa03 	bl	800085c <HAL_GetTick>
 8001456:	0002      	movs	r2, r0
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	4a27      	ldr	r2, [pc, #156]	@ (80014fc <HAL_RCC_ClockConfig+0x18c>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d901      	bls.n	8001466 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001462:	2303      	movs	r3, #3
 8001464:	e042      	b.n	80014ec <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001466:	4b24      	ldr	r3, [pc, #144]	@ (80014f8 <HAL_RCC_ClockConfig+0x188>)
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	220c      	movs	r2, #12
 800146c:	401a      	ands	r2, r3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	429a      	cmp	r2, r3
 8001476:	d1ec      	bne.n	8001452 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001478:	4b1e      	ldr	r3, [pc, #120]	@ (80014f4 <HAL_RCC_ClockConfig+0x184>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2201      	movs	r2, #1
 800147e:	4013      	ands	r3, r2
 8001480:	683a      	ldr	r2, [r7, #0]
 8001482:	429a      	cmp	r2, r3
 8001484:	d211      	bcs.n	80014aa <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001486:	4b1b      	ldr	r3, [pc, #108]	@ (80014f4 <HAL_RCC_ClockConfig+0x184>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2201      	movs	r2, #1
 800148c:	4393      	bics	r3, r2
 800148e:	0019      	movs	r1, r3
 8001490:	4b18      	ldr	r3, [pc, #96]	@ (80014f4 <HAL_RCC_ClockConfig+0x184>)
 8001492:	683a      	ldr	r2, [r7, #0]
 8001494:	430a      	orrs	r2, r1
 8001496:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001498:	4b16      	ldr	r3, [pc, #88]	@ (80014f4 <HAL_RCC_ClockConfig+0x184>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	2201      	movs	r2, #1
 800149e:	4013      	ands	r3, r2
 80014a0:	683a      	ldr	r2, [r7, #0]
 80014a2:	429a      	cmp	r2, r3
 80014a4:	d001      	beq.n	80014aa <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	e020      	b.n	80014ec <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	2204      	movs	r2, #4
 80014b0:	4013      	ands	r3, r2
 80014b2:	d009      	beq.n	80014c8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80014b4:	4b10      	ldr	r3, [pc, #64]	@ (80014f8 <HAL_RCC_ClockConfig+0x188>)
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	4a11      	ldr	r2, [pc, #68]	@ (8001500 <HAL_RCC_ClockConfig+0x190>)
 80014ba:	4013      	ands	r3, r2
 80014bc:	0019      	movs	r1, r3
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	68da      	ldr	r2, [r3, #12]
 80014c2:	4b0d      	ldr	r3, [pc, #52]	@ (80014f8 <HAL_RCC_ClockConfig+0x188>)
 80014c4:	430a      	orrs	r2, r1
 80014c6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80014c8:	f000 f820 	bl	800150c <HAL_RCC_GetSysClockFreq>
 80014cc:	0001      	movs	r1, r0
 80014ce:	4b0a      	ldr	r3, [pc, #40]	@ (80014f8 <HAL_RCC_ClockConfig+0x188>)
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	091b      	lsrs	r3, r3, #4
 80014d4:	220f      	movs	r2, #15
 80014d6:	4013      	ands	r3, r2
 80014d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001504 <HAL_RCC_ClockConfig+0x194>)
 80014da:	5cd3      	ldrb	r3, [r2, r3]
 80014dc:	000a      	movs	r2, r1
 80014de:	40da      	lsrs	r2, r3
 80014e0:	4b09      	ldr	r3, [pc, #36]	@ (8001508 <HAL_RCC_ClockConfig+0x198>)
 80014e2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80014e4:	2000      	movs	r0, #0
 80014e6:	f7ff f973 	bl	80007d0 <HAL_InitTick>
  
  return HAL_OK;
 80014ea:	2300      	movs	r3, #0
}
 80014ec:	0018      	movs	r0, r3
 80014ee:	46bd      	mov	sp, r7
 80014f0:	b004      	add	sp, #16
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40022000 	.word	0x40022000
 80014f8:	40021000 	.word	0x40021000
 80014fc:	00001388 	.word	0x00001388
 8001500:	fffff8ff 	.word	0xfffff8ff
 8001504:	08001b38 	.word	0x08001b38
 8001508:	20000000 	.word	0x20000000

0800150c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b086      	sub	sp, #24
 8001510:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001512:	2300      	movs	r3, #0
 8001514:	60fb      	str	r3, [r7, #12]
 8001516:	2300      	movs	r3, #0
 8001518:	60bb      	str	r3, [r7, #8]
 800151a:	2300      	movs	r3, #0
 800151c:	617b      	str	r3, [r7, #20]
 800151e:	2300      	movs	r3, #0
 8001520:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001522:	2300      	movs	r3, #0
 8001524:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001526:	4b20      	ldr	r3, [pc, #128]	@ (80015a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	220c      	movs	r2, #12
 8001530:	4013      	ands	r3, r2
 8001532:	2b04      	cmp	r3, #4
 8001534:	d002      	beq.n	800153c <HAL_RCC_GetSysClockFreq+0x30>
 8001536:	2b08      	cmp	r3, #8
 8001538:	d003      	beq.n	8001542 <HAL_RCC_GetSysClockFreq+0x36>
 800153a:	e02c      	b.n	8001596 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800153c:	4b1b      	ldr	r3, [pc, #108]	@ (80015ac <HAL_RCC_GetSysClockFreq+0xa0>)
 800153e:	613b      	str	r3, [r7, #16]
      break;
 8001540:	e02c      	b.n	800159c <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	0c9b      	lsrs	r3, r3, #18
 8001546:	220f      	movs	r2, #15
 8001548:	4013      	ands	r3, r2
 800154a:	4a19      	ldr	r2, [pc, #100]	@ (80015b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800154c:	5cd3      	ldrb	r3, [r2, r3]
 800154e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001550:	4b15      	ldr	r3, [pc, #84]	@ (80015a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001554:	220f      	movs	r2, #15
 8001556:	4013      	ands	r3, r2
 8001558:	4a16      	ldr	r2, [pc, #88]	@ (80015b4 <HAL_RCC_GetSysClockFreq+0xa8>)
 800155a:	5cd3      	ldrb	r3, [r2, r3]
 800155c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800155e:	68fa      	ldr	r2, [r7, #12]
 8001560:	2380      	movs	r3, #128	@ 0x80
 8001562:	025b      	lsls	r3, r3, #9
 8001564:	4013      	ands	r3, r2
 8001566:	d009      	beq.n	800157c <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001568:	68b9      	ldr	r1, [r7, #8]
 800156a:	4810      	ldr	r0, [pc, #64]	@ (80015ac <HAL_RCC_GetSysClockFreq+0xa0>)
 800156c:	f7fe fdcc 	bl	8000108 <__udivsi3>
 8001570:	0003      	movs	r3, r0
 8001572:	001a      	movs	r2, r3
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	4353      	muls	r3, r2
 8001578:	617b      	str	r3, [r7, #20]
 800157a:	e009      	b.n	8001590 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800157c:	6879      	ldr	r1, [r7, #4]
 800157e:	000a      	movs	r2, r1
 8001580:	0152      	lsls	r2, r2, #5
 8001582:	1a52      	subs	r2, r2, r1
 8001584:	0193      	lsls	r3, r2, #6
 8001586:	1a9b      	subs	r3, r3, r2
 8001588:	00db      	lsls	r3, r3, #3
 800158a:	185b      	adds	r3, r3, r1
 800158c:	021b      	lsls	r3, r3, #8
 800158e:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	613b      	str	r3, [r7, #16]
      break;
 8001594:	e002      	b.n	800159c <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001596:	4b05      	ldr	r3, [pc, #20]	@ (80015ac <HAL_RCC_GetSysClockFreq+0xa0>)
 8001598:	613b      	str	r3, [r7, #16]
      break;
 800159a:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800159c:	693b      	ldr	r3, [r7, #16]
}
 800159e:	0018      	movs	r0, r3
 80015a0:	46bd      	mov	sp, r7
 80015a2:	b006      	add	sp, #24
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	46c0      	nop			@ (mov r8, r8)
 80015a8:	40021000 	.word	0x40021000
 80015ac:	007a1200 	.word	0x007a1200
 80015b0:	08001b48 	.word	0x08001b48
 80015b4:	08001b58 	.word	0x08001b58

080015b8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b086      	sub	sp, #24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d101      	bne.n	80015cc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80015c8:	2301      	movs	r3, #1
 80015ca:	e090      	b.n	80016ee <HAL_TIM_Encoder_Init+0x136>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	223d      	movs	r2, #61	@ 0x3d
 80015d0:	5c9b      	ldrb	r3, [r3, r2]
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d107      	bne.n	80015e8 <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	223c      	movs	r2, #60	@ 0x3c
 80015dc:	2100      	movs	r1, #0
 80015de:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	0018      	movs	r0, r3
 80015e4:	f7ff f84a 	bl	800067c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	223d      	movs	r2, #61	@ 0x3d
 80015ec:	2102      	movs	r1, #2
 80015ee:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	689a      	ldr	r2, [r3, #8]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	493f      	ldr	r1, [pc, #252]	@ (80016f8 <HAL_TIM_Encoder_Init+0x140>)
 80015fc:	400a      	ands	r2, r1
 80015fe:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	3304      	adds	r3, #4
 8001608:	0019      	movs	r1, r3
 800160a:	0010      	movs	r0, r2
 800160c:	f000 f920 	bl	8001850 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	699b      	ldr	r3, [r3, #24]
 800161e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	6a1b      	ldr	r3, [r3, #32]
 8001626:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	697a      	ldr	r2, [r7, #20]
 800162e:	4313      	orrs	r3, r2
 8001630:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	4a31      	ldr	r2, [pc, #196]	@ (80016fc <HAL_TIM_Encoder_Init+0x144>)
 8001636:	4013      	ands	r3, r2
 8001638:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	689a      	ldr	r2, [r3, #8]
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	699b      	ldr	r3, [r3, #24]
 8001642:	021b      	lsls	r3, r3, #8
 8001644:	4313      	orrs	r3, r2
 8001646:	693a      	ldr	r2, [r7, #16]
 8001648:	4313      	orrs	r3, r2
 800164a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	4a2c      	ldr	r2, [pc, #176]	@ (8001700 <HAL_TIM_Encoder_Init+0x148>)
 8001650:	4013      	ands	r3, r2
 8001652:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	4a2b      	ldr	r2, [pc, #172]	@ (8001704 <HAL_TIM_Encoder_Init+0x14c>)
 8001658:	4013      	ands	r3, r2
 800165a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	68da      	ldr	r2, [r3, #12]
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	69db      	ldr	r3, [r3, #28]
 8001664:	021b      	lsls	r3, r3, #8
 8001666:	4313      	orrs	r3, r2
 8001668:	693a      	ldr	r2, [r7, #16]
 800166a:	4313      	orrs	r3, r2
 800166c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	691b      	ldr	r3, [r3, #16]
 8001672:	011a      	lsls	r2, r3, #4
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	6a1b      	ldr	r3, [r3, #32]
 8001678:	031b      	lsls	r3, r3, #12
 800167a:	4313      	orrs	r3, r2
 800167c:	693a      	ldr	r2, [r7, #16]
 800167e:	4313      	orrs	r3, r2
 8001680:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	2222      	movs	r2, #34	@ 0x22
 8001686:	4393      	bics	r3, r2
 8001688:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	2288      	movs	r2, #136	@ 0x88
 800168e:	4393      	bics	r3, r2
 8001690:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	685a      	ldr	r2, [r3, #4]
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	695b      	ldr	r3, [r3, #20]
 800169a:	011b      	lsls	r3, r3, #4
 800169c:	4313      	orrs	r3, r2
 800169e:	68fa      	ldr	r2, [r7, #12]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	697a      	ldr	r2, [r7, #20]
 80016aa:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	693a      	ldr	r2, [r7, #16]
 80016b2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	68fa      	ldr	r2, [r7, #12]
 80016ba:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2246      	movs	r2, #70	@ 0x46
 80016c0:	2101      	movs	r1, #1
 80016c2:	5499      	strb	r1, [r3, r2]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	223e      	movs	r2, #62	@ 0x3e
 80016c8:	2101      	movs	r1, #1
 80016ca:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	223f      	movs	r2, #63	@ 0x3f
 80016d0:	2101      	movs	r1, #1
 80016d2:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2242      	movs	r2, #66	@ 0x42
 80016d8:	2101      	movs	r1, #1
 80016da:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2243      	movs	r2, #67	@ 0x43
 80016e0:	2101      	movs	r1, #1
 80016e2:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	223d      	movs	r2, #61	@ 0x3d
 80016e8:	2101      	movs	r1, #1
 80016ea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	0018      	movs	r0, r3
 80016f0:	46bd      	mov	sp, r7
 80016f2:	b006      	add	sp, #24
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	46c0      	nop			@ (mov r8, r8)
 80016f8:	ffffbff8 	.word	0xffffbff8
 80016fc:	fffffcfc 	.word	0xfffffcfc
 8001700:	fffff3f3 	.word	0xfffff3f3
 8001704:	ffff0f0f 	.word	0xffff0f0f

08001708 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001708:	b590      	push	{r4, r7, lr}
 800170a:	b085      	sub	sp, #20
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8001712:	200f      	movs	r0, #15
 8001714:	183b      	adds	r3, r7, r0
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	213e      	movs	r1, #62	@ 0x3e
 800171a:	5c52      	ldrb	r2, [r2, r1]
 800171c:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800171e:	230e      	movs	r3, #14
 8001720:	18fb      	adds	r3, r7, r3
 8001722:	687a      	ldr	r2, [r7, #4]
 8001724:	213f      	movs	r1, #63	@ 0x3f
 8001726:	5c52      	ldrb	r2, [r2, r1]
 8001728:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800172a:	240d      	movs	r4, #13
 800172c:	193b      	adds	r3, r7, r4
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	2142      	movs	r1, #66	@ 0x42
 8001732:	5c52      	ldrb	r2, [r2, r1]
 8001734:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8001736:	230c      	movs	r3, #12
 8001738:	18fb      	adds	r3, r7, r3
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	2143      	movs	r1, #67	@ 0x43
 800173e:	5c52      	ldrb	r2, [r2, r1]
 8001740:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d112      	bne.n	800176e <HAL_TIM_Encoder_Start+0x66>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8001748:	183b      	adds	r3, r7, r0
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	2b01      	cmp	r3, #1
 800174e:	d103      	bne.n	8001758 <HAL_TIM_Encoder_Start+0x50>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8001750:	193b      	adds	r3, r7, r4
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	2b01      	cmp	r3, #1
 8001756:	d001      	beq.n	800175c <HAL_TIM_Encoder_Start+0x54>
    {
      return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e075      	b.n	8001848 <HAL_TIM_Encoder_Start+0x140>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	223e      	movs	r2, #62	@ 0x3e
 8001760:	2102      	movs	r1, #2
 8001762:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2242      	movs	r2, #66	@ 0x42
 8001768:	2102      	movs	r1, #2
 800176a:	5499      	strb	r1, [r3, r2]
 800176c:	e03d      	b.n	80017ea <HAL_TIM_Encoder_Start+0xe2>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	2b04      	cmp	r3, #4
 8001772:	d114      	bne.n	800179e <HAL_TIM_Encoder_Start+0x96>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8001774:	230e      	movs	r3, #14
 8001776:	18fb      	adds	r3, r7, r3
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	2b01      	cmp	r3, #1
 800177c:	d104      	bne.n	8001788 <HAL_TIM_Encoder_Start+0x80>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800177e:	230c      	movs	r3, #12
 8001780:	18fb      	adds	r3, r7, r3
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	2b01      	cmp	r3, #1
 8001786:	d001      	beq.n	800178c <HAL_TIM_Encoder_Start+0x84>
    {
      return HAL_ERROR;
 8001788:	2301      	movs	r3, #1
 800178a:	e05d      	b.n	8001848 <HAL_TIM_Encoder_Start+0x140>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	223f      	movs	r2, #63	@ 0x3f
 8001790:	2102      	movs	r1, #2
 8001792:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2243      	movs	r2, #67	@ 0x43
 8001798:	2102      	movs	r1, #2
 800179a:	5499      	strb	r1, [r3, r2]
 800179c:	e025      	b.n	80017ea <HAL_TIM_Encoder_Start+0xe2>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800179e:	230f      	movs	r3, #15
 80017a0:	18fb      	adds	r3, r7, r3
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d10e      	bne.n	80017c6 <HAL_TIM_Encoder_Start+0xbe>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80017a8:	230e      	movs	r3, #14
 80017aa:	18fb      	adds	r3, r7, r3
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d109      	bne.n	80017c6 <HAL_TIM_Encoder_Start+0xbe>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80017b2:	230d      	movs	r3, #13
 80017b4:	18fb      	adds	r3, r7, r3
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d104      	bne.n	80017c6 <HAL_TIM_Encoder_Start+0xbe>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80017bc:	230c      	movs	r3, #12
 80017be:	18fb      	adds	r3, r7, r3
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d001      	beq.n	80017ca <HAL_TIM_Encoder_Start+0xc2>
    {
      return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e03e      	b.n	8001848 <HAL_TIM_Encoder_Start+0x140>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	223e      	movs	r2, #62	@ 0x3e
 80017ce:	2102      	movs	r1, #2
 80017d0:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	223f      	movs	r2, #63	@ 0x3f
 80017d6:	2102      	movs	r1, #2
 80017d8:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2242      	movs	r2, #66	@ 0x42
 80017de:	2102      	movs	r1, #2
 80017e0:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2243      	movs	r2, #67	@ 0x43
 80017e6:	2102      	movs	r1, #2
 80017e8:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d003      	beq.n	80017f8 <HAL_TIM_Encoder_Start+0xf0>
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	2b04      	cmp	r3, #4
 80017f4:	d008      	beq.n	8001808 <HAL_TIM_Encoder_Start+0x100>
 80017f6:	e00f      	b.n	8001818 <HAL_TIM_Encoder_Start+0x110>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2201      	movs	r2, #1
 80017fe:	2100      	movs	r1, #0
 8001800:	0018      	movs	r0, r3
 8001802:	f000 f8a9 	bl	8001958 <TIM_CCxChannelCmd>
      break;
 8001806:	e016      	b.n	8001836 <HAL_TIM_Encoder_Start+0x12e>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2201      	movs	r2, #1
 800180e:	2104      	movs	r1, #4
 8001810:	0018      	movs	r0, r3
 8001812:	f000 f8a1 	bl	8001958 <TIM_CCxChannelCmd>
      break;
 8001816:	e00e      	b.n	8001836 <HAL_TIM_Encoder_Start+0x12e>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2201      	movs	r2, #1
 800181e:	2100      	movs	r1, #0
 8001820:	0018      	movs	r0, r3
 8001822:	f000 f899 	bl	8001958 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	2201      	movs	r2, #1
 800182c:	2104      	movs	r1, #4
 800182e:	0018      	movs	r0, r3
 8001830:	f000 f892 	bl	8001958 <TIM_CCxChannelCmd>
      break;
 8001834:	46c0      	nop			@ (mov r8, r8)
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2101      	movs	r1, #1
 8001842:	430a      	orrs	r2, r1
 8001844:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001846:	2300      	movs	r3, #0
}
 8001848:	0018      	movs	r0, r3
 800184a:	46bd      	mov	sp, r7
 800184c:	b005      	add	sp, #20
 800184e:	bd90      	pop	{r4, r7, pc}

08001850 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b084      	sub	sp, #16
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	4a36      	ldr	r2, [pc, #216]	@ (800193c <TIM_Base_SetConfig+0xec>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d003      	beq.n	8001870 <TIM_Base_SetConfig+0x20>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	4a35      	ldr	r2, [pc, #212]	@ (8001940 <TIM_Base_SetConfig+0xf0>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d108      	bne.n	8001882 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	2270      	movs	r2, #112	@ 0x70
 8001874:	4393      	bics	r3, r2
 8001876:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	68fa      	ldr	r2, [r7, #12]
 800187e:	4313      	orrs	r3, r2
 8001880:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4a2d      	ldr	r2, [pc, #180]	@ (800193c <TIM_Base_SetConfig+0xec>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d013      	beq.n	80018b2 <TIM_Base_SetConfig+0x62>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4a2c      	ldr	r2, [pc, #176]	@ (8001940 <TIM_Base_SetConfig+0xf0>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d00f      	beq.n	80018b2 <TIM_Base_SetConfig+0x62>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4a2b      	ldr	r2, [pc, #172]	@ (8001944 <TIM_Base_SetConfig+0xf4>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d00b      	beq.n	80018b2 <TIM_Base_SetConfig+0x62>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	4a2a      	ldr	r2, [pc, #168]	@ (8001948 <TIM_Base_SetConfig+0xf8>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d007      	beq.n	80018b2 <TIM_Base_SetConfig+0x62>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4a29      	ldr	r2, [pc, #164]	@ (800194c <TIM_Base_SetConfig+0xfc>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d003      	beq.n	80018b2 <TIM_Base_SetConfig+0x62>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4a28      	ldr	r2, [pc, #160]	@ (8001950 <TIM_Base_SetConfig+0x100>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d108      	bne.n	80018c4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	4a27      	ldr	r2, [pc, #156]	@ (8001954 <TIM_Base_SetConfig+0x104>)
 80018b6:	4013      	ands	r3, r2
 80018b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	68db      	ldr	r3, [r3, #12]
 80018be:	68fa      	ldr	r2, [r7, #12]
 80018c0:	4313      	orrs	r3, r2
 80018c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	2280      	movs	r2, #128	@ 0x80
 80018c8:	4393      	bics	r3, r2
 80018ca:	001a      	movs	r2, r3
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	695b      	ldr	r3, [r3, #20]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	68fa      	ldr	r2, [r7, #12]
 80018d8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	689a      	ldr	r2, [r3, #8]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a13      	ldr	r2, [pc, #76]	@ (800193c <TIM_Base_SetConfig+0xec>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d00b      	beq.n	800190a <TIM_Base_SetConfig+0xba>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4a14      	ldr	r2, [pc, #80]	@ (8001948 <TIM_Base_SetConfig+0xf8>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d007      	beq.n	800190a <TIM_Base_SetConfig+0xba>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4a13      	ldr	r2, [pc, #76]	@ (800194c <TIM_Base_SetConfig+0xfc>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d003      	beq.n	800190a <TIM_Base_SetConfig+0xba>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a12      	ldr	r2, [pc, #72]	@ (8001950 <TIM_Base_SetConfig+0x100>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d103      	bne.n	8001912 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	691a      	ldr	r2, [r3, #16]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2201      	movs	r2, #1
 8001916:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	691b      	ldr	r3, [r3, #16]
 800191c:	2201      	movs	r2, #1
 800191e:	4013      	ands	r3, r2
 8001920:	2b01      	cmp	r3, #1
 8001922:	d106      	bne.n	8001932 <TIM_Base_SetConfig+0xe2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	691b      	ldr	r3, [r3, #16]
 8001928:	2201      	movs	r2, #1
 800192a:	4393      	bics	r3, r2
 800192c:	001a      	movs	r2, r3
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	611a      	str	r2, [r3, #16]
  }
}
 8001932:	46c0      	nop			@ (mov r8, r8)
 8001934:	46bd      	mov	sp, r7
 8001936:	b004      	add	sp, #16
 8001938:	bd80      	pop	{r7, pc}
 800193a:	46c0      	nop			@ (mov r8, r8)
 800193c:	40012c00 	.word	0x40012c00
 8001940:	40000400 	.word	0x40000400
 8001944:	40002000 	.word	0x40002000
 8001948:	40014000 	.word	0x40014000
 800194c:	40014400 	.word	0x40014400
 8001950:	40014800 	.word	0x40014800
 8001954:	fffffcff 	.word	0xfffffcff

08001958 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b086      	sub	sp, #24
 800195c:	af00      	add	r7, sp, #0
 800195e:	60f8      	str	r0, [r7, #12]
 8001960:	60b9      	str	r1, [r7, #8]
 8001962:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	221f      	movs	r2, #31
 8001968:	4013      	ands	r3, r2
 800196a:	2201      	movs	r2, #1
 800196c:	409a      	lsls	r2, r3
 800196e:	0013      	movs	r3, r2
 8001970:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	6a1b      	ldr	r3, [r3, #32]
 8001976:	697a      	ldr	r2, [r7, #20]
 8001978:	43d2      	mvns	r2, r2
 800197a:	401a      	ands	r2, r3
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	6a1a      	ldr	r2, [r3, #32]
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	211f      	movs	r1, #31
 8001988:	400b      	ands	r3, r1
 800198a:	6879      	ldr	r1, [r7, #4]
 800198c:	4099      	lsls	r1, r3
 800198e:	000b      	movs	r3, r1
 8001990:	431a      	orrs	r2, r3
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	621a      	str	r2, [r3, #32]
}
 8001996:	46c0      	nop			@ (mov r8, r8)
 8001998:	46bd      	mov	sp, r7
 800199a:	b006      	add	sp, #24
 800199c:	bd80      	pop	{r7, pc}
	...

080019a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	223c      	movs	r2, #60	@ 0x3c
 80019ae:	5c9b      	ldrb	r3, [r3, r2]
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d101      	bne.n	80019b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80019b4:	2302      	movs	r3, #2
 80019b6:	e041      	b.n	8001a3c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	223c      	movs	r2, #60	@ 0x3c
 80019bc:	2101      	movs	r1, #1
 80019be:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	223d      	movs	r2, #61	@ 0x3d
 80019c4:	2102      	movs	r1, #2
 80019c6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	2270      	movs	r2, #112	@ 0x70
 80019dc:	4393      	bics	r3, r2
 80019de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	68fa      	ldr	r2, [r7, #12]
 80019e6:	4313      	orrs	r3, r2
 80019e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	68fa      	ldr	r2, [r7, #12]
 80019f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a13      	ldr	r2, [pc, #76]	@ (8001a44 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d009      	beq.n	8001a10 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a11      	ldr	r2, [pc, #68]	@ (8001a48 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d004      	beq.n	8001a10 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a10      	ldr	r2, [pc, #64]	@ (8001a4c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d10c      	bne.n	8001a2a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	2280      	movs	r2, #128	@ 0x80
 8001a14:	4393      	bics	r3, r2
 8001a16:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	68ba      	ldr	r2, [r7, #8]
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	68ba      	ldr	r2, [r7, #8]
 8001a28:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	223d      	movs	r2, #61	@ 0x3d
 8001a2e:	2101      	movs	r1, #1
 8001a30:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	223c      	movs	r2, #60	@ 0x3c
 8001a36:	2100      	movs	r1, #0
 8001a38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a3a:	2300      	movs	r3, #0
}
 8001a3c:	0018      	movs	r0, r3
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	b004      	add	sp, #16
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40012c00 	.word	0x40012c00
 8001a48:	40000400 	.word	0x40000400
 8001a4c:	40014000 	.word	0x40014000

08001a50 <memset>:
 8001a50:	0003      	movs	r3, r0
 8001a52:	1882      	adds	r2, r0, r2
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d100      	bne.n	8001a5a <memset+0xa>
 8001a58:	4770      	bx	lr
 8001a5a:	7019      	strb	r1, [r3, #0]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	e7f9      	b.n	8001a54 <memset+0x4>

08001a60 <__libc_init_array>:
 8001a60:	b570      	push	{r4, r5, r6, lr}
 8001a62:	2600      	movs	r6, #0
 8001a64:	4c0c      	ldr	r4, [pc, #48]	@ (8001a98 <__libc_init_array+0x38>)
 8001a66:	4d0d      	ldr	r5, [pc, #52]	@ (8001a9c <__libc_init_array+0x3c>)
 8001a68:	1b64      	subs	r4, r4, r5
 8001a6a:	10a4      	asrs	r4, r4, #2
 8001a6c:	42a6      	cmp	r6, r4
 8001a6e:	d109      	bne.n	8001a84 <__libc_init_array+0x24>
 8001a70:	2600      	movs	r6, #0
 8001a72:	f000 f819 	bl	8001aa8 <_init>
 8001a76:	4c0a      	ldr	r4, [pc, #40]	@ (8001aa0 <__libc_init_array+0x40>)
 8001a78:	4d0a      	ldr	r5, [pc, #40]	@ (8001aa4 <__libc_init_array+0x44>)
 8001a7a:	1b64      	subs	r4, r4, r5
 8001a7c:	10a4      	asrs	r4, r4, #2
 8001a7e:	42a6      	cmp	r6, r4
 8001a80:	d105      	bne.n	8001a8e <__libc_init_array+0x2e>
 8001a82:	bd70      	pop	{r4, r5, r6, pc}
 8001a84:	00b3      	lsls	r3, r6, #2
 8001a86:	58eb      	ldr	r3, [r5, r3]
 8001a88:	4798      	blx	r3
 8001a8a:	3601      	adds	r6, #1
 8001a8c:	e7ee      	b.n	8001a6c <__libc_init_array+0xc>
 8001a8e:	00b3      	lsls	r3, r6, #2
 8001a90:	58eb      	ldr	r3, [r5, r3]
 8001a92:	4798      	blx	r3
 8001a94:	3601      	adds	r6, #1
 8001a96:	e7f2      	b.n	8001a7e <__libc_init_array+0x1e>
 8001a98:	08001b68 	.word	0x08001b68
 8001a9c:	08001b68 	.word	0x08001b68
 8001aa0:	08001b6c 	.word	0x08001b6c
 8001aa4:	08001b68 	.word	0x08001b68

08001aa8 <_init>:
 8001aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001aaa:	46c0      	nop			@ (mov r8, r8)
 8001aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001aae:	bc08      	pop	{r3}
 8001ab0:	469e      	mov	lr, r3
 8001ab2:	4770      	bx	lr

08001ab4 <_fini>:
 8001ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ab6:	46c0      	nop			@ (mov r8, r8)
 8001ab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001aba:	bc08      	pop	{r3}
 8001abc:	469e      	mov	lr, r3
 8001abe:	4770      	bx	lr
