#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xfaa220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf78320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xf7f6b0 .functor NOT 1, L_0xfd6b20, C4<0>, C4<0>, C4<0>;
L_0xfd6900 .functor XOR 2, L_0xfd67c0, L_0xfd6860, C4<00>, C4<00>;
L_0xfd6a10 .functor XOR 2, L_0xfd6900, L_0xfd6970, C4<00>, C4<00>;
v0xfd2e20_0 .net *"_ivl_10", 1 0, L_0xfd6970;  1 drivers
v0xfd2f20_0 .net *"_ivl_12", 1 0, L_0xfd6a10;  1 drivers
v0xfd3000_0 .net *"_ivl_2", 1 0, L_0xfd6720;  1 drivers
v0xfd30c0_0 .net *"_ivl_4", 1 0, L_0xfd67c0;  1 drivers
v0xfd31a0_0 .net *"_ivl_6", 1 0, L_0xfd6860;  1 drivers
v0xfd32d0_0 .net *"_ivl_8", 1 0, L_0xfd6900;  1 drivers
v0xfd33b0_0 .net "a", 0 0, v0xfd0a80_0;  1 drivers
v0xfd3450_0 .net "b", 0 0, v0xfd0b20_0;  1 drivers
v0xfd34f0_0 .net "c", 0 0, v0xfd0bc0_0;  1 drivers
v0xfd3590_0 .var "clk", 0 0;
v0xfd3630_0 .net "d", 0 0, v0xfd0d00_0;  1 drivers
v0xfd36d0_0 .net "out_pos_dut", 0 0, L_0xfd6540;  1 drivers
v0xfd3770_0 .net "out_pos_ref", 0 0, L_0xfd4db0;  1 drivers
v0xfd3810_0 .net "out_sop_dut", 0 0, L_0xfd5630;  1 drivers
v0xfd38b0_0 .net "out_sop_ref", 0 0, L_0xfab730;  1 drivers
v0xfd3950_0 .var/2u "stats1", 223 0;
v0xfd39f0_0 .var/2u "strobe", 0 0;
v0xfd3ba0_0 .net "tb_match", 0 0, L_0xfd6b20;  1 drivers
v0xfd3c70_0 .net "tb_mismatch", 0 0, L_0xf7f6b0;  1 drivers
v0xfd3d10_0 .net "wavedrom_enable", 0 0, v0xfd0fd0_0;  1 drivers
v0xfd3de0_0 .net "wavedrom_title", 511 0, v0xfd1070_0;  1 drivers
L_0xfd6720 .concat [ 1 1 0 0], L_0xfd4db0, L_0xfab730;
L_0xfd67c0 .concat [ 1 1 0 0], L_0xfd4db0, L_0xfab730;
L_0xfd6860 .concat [ 1 1 0 0], L_0xfd6540, L_0xfd5630;
L_0xfd6970 .concat [ 1 1 0 0], L_0xfd4db0, L_0xfab730;
L_0xfd6b20 .cmp/eeq 2, L_0xfd6720, L_0xfd6a10;
S_0xf7c3e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xf78320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xf7fa90 .functor AND 1, v0xfd0bc0_0, v0xfd0d00_0, C4<1>, C4<1>;
L_0xf7fe70 .functor NOT 1, v0xfd0a80_0, C4<0>, C4<0>, C4<0>;
L_0xf80250 .functor NOT 1, v0xfd0b20_0, C4<0>, C4<0>, C4<0>;
L_0xf804d0 .functor AND 1, L_0xf7fe70, L_0xf80250, C4<1>, C4<1>;
L_0xf97490 .functor AND 1, L_0xf804d0, v0xfd0bc0_0, C4<1>, C4<1>;
L_0xfab730 .functor OR 1, L_0xf7fa90, L_0xf97490, C4<0>, C4<0>;
L_0xfd4230 .functor NOT 1, v0xfd0b20_0, C4<0>, C4<0>, C4<0>;
L_0xfd42a0 .functor OR 1, L_0xfd4230, v0xfd0d00_0, C4<0>, C4<0>;
L_0xfd43b0 .functor AND 1, v0xfd0bc0_0, L_0xfd42a0, C4<1>, C4<1>;
L_0xfd4470 .functor NOT 1, v0xfd0a80_0, C4<0>, C4<0>, C4<0>;
L_0xfd4540 .functor OR 1, L_0xfd4470, v0xfd0b20_0, C4<0>, C4<0>;
L_0xfd45b0 .functor AND 1, L_0xfd43b0, L_0xfd4540, C4<1>, C4<1>;
L_0xfd4730 .functor NOT 1, v0xfd0b20_0, C4<0>, C4<0>, C4<0>;
L_0xfd47a0 .functor OR 1, L_0xfd4730, v0xfd0d00_0, C4<0>, C4<0>;
L_0xfd46c0 .functor AND 1, v0xfd0bc0_0, L_0xfd47a0, C4<1>, C4<1>;
L_0xfd4930 .functor NOT 1, v0xfd0a80_0, C4<0>, C4<0>, C4<0>;
L_0xfd4a30 .functor OR 1, L_0xfd4930, v0xfd0d00_0, C4<0>, C4<0>;
L_0xfd4af0 .functor AND 1, L_0xfd46c0, L_0xfd4a30, C4<1>, C4<1>;
L_0xfd4ca0 .functor XNOR 1, L_0xfd45b0, L_0xfd4af0, C4<0>, C4<0>;
v0xf7efe0_0 .net *"_ivl_0", 0 0, L_0xf7fa90;  1 drivers
v0xf7f3e0_0 .net *"_ivl_12", 0 0, L_0xfd4230;  1 drivers
v0xf7f7c0_0 .net *"_ivl_14", 0 0, L_0xfd42a0;  1 drivers
v0xf7fba0_0 .net *"_ivl_16", 0 0, L_0xfd43b0;  1 drivers
v0xf7ff80_0 .net *"_ivl_18", 0 0, L_0xfd4470;  1 drivers
v0xf80360_0 .net *"_ivl_2", 0 0, L_0xf7fe70;  1 drivers
v0xf805e0_0 .net *"_ivl_20", 0 0, L_0xfd4540;  1 drivers
v0xfceff0_0 .net *"_ivl_24", 0 0, L_0xfd4730;  1 drivers
v0xfcf0d0_0 .net *"_ivl_26", 0 0, L_0xfd47a0;  1 drivers
v0xfcf1b0_0 .net *"_ivl_28", 0 0, L_0xfd46c0;  1 drivers
v0xfcf290_0 .net *"_ivl_30", 0 0, L_0xfd4930;  1 drivers
v0xfcf370_0 .net *"_ivl_32", 0 0, L_0xfd4a30;  1 drivers
v0xfcf450_0 .net *"_ivl_36", 0 0, L_0xfd4ca0;  1 drivers
L_0x7f4605d68018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xfcf510_0 .net *"_ivl_38", 0 0, L_0x7f4605d68018;  1 drivers
v0xfcf5f0_0 .net *"_ivl_4", 0 0, L_0xf80250;  1 drivers
v0xfcf6d0_0 .net *"_ivl_6", 0 0, L_0xf804d0;  1 drivers
v0xfcf7b0_0 .net *"_ivl_8", 0 0, L_0xf97490;  1 drivers
v0xfcf890_0 .net "a", 0 0, v0xfd0a80_0;  alias, 1 drivers
v0xfcf950_0 .net "b", 0 0, v0xfd0b20_0;  alias, 1 drivers
v0xfcfa10_0 .net "c", 0 0, v0xfd0bc0_0;  alias, 1 drivers
v0xfcfad0_0 .net "d", 0 0, v0xfd0d00_0;  alias, 1 drivers
v0xfcfb90_0 .net "out_pos", 0 0, L_0xfd4db0;  alias, 1 drivers
v0xfcfc50_0 .net "out_sop", 0 0, L_0xfab730;  alias, 1 drivers
v0xfcfd10_0 .net "pos0", 0 0, L_0xfd45b0;  1 drivers
v0xfcfdd0_0 .net "pos1", 0 0, L_0xfd4af0;  1 drivers
L_0xfd4db0 .functor MUXZ 1, L_0x7f4605d68018, L_0xfd45b0, L_0xfd4ca0, C4<>;
S_0xfcff50 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xf78320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xfd0a80_0 .var "a", 0 0;
v0xfd0b20_0 .var "b", 0 0;
v0xfd0bc0_0 .var "c", 0 0;
v0xfd0c60_0 .net "clk", 0 0, v0xfd3590_0;  1 drivers
v0xfd0d00_0 .var "d", 0 0;
v0xfd0df0_0 .var/2u "fail", 0 0;
v0xfd0e90_0 .var/2u "fail1", 0 0;
v0xfd0f30_0 .net "tb_match", 0 0, L_0xfd6b20;  alias, 1 drivers
v0xfd0fd0_0 .var "wavedrom_enable", 0 0;
v0xfd1070_0 .var "wavedrom_title", 511 0;
E_0xf8af90/0 .event negedge, v0xfd0c60_0;
E_0xf8af90/1 .event posedge, v0xfd0c60_0;
E_0xf8af90 .event/or E_0xf8af90/0, E_0xf8af90/1;
S_0xfd0280 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xfcff50;
 .timescale -12 -12;
v0xfd04c0_0 .var/2s "i", 31 0;
E_0xf8ae30 .event posedge, v0xfd0c60_0;
S_0xfd05c0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xfcff50;
 .timescale -12 -12;
v0xfd07c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xfd08a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xfcff50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xfd1250 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xf78320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xfd4f60 .functor AND 1, v0xfd0bc0_0, v0xfd0d00_0, C4<1>, C4<1>;
L_0xfd5460 .functor AND 1, L_0xfd5210, L_0xfd52b0, C4<1>, C4<1>;
L_0xfd5570 .functor AND 1, L_0xfd5460, v0xfd0bc0_0, C4<1>, C4<1>;
L_0xfd5630 .functor OR 1, L_0xfd4f60, L_0xfd5570, C4<0>, C4<0>;
L_0xfd5830 .functor AND 1, L_0xfd5790, v0xfd0d00_0, C4<1>, C4<1>;
L_0xfd5ad0 .functor AND 1, L_0xfd58f0, v0xfd0b20_0, C4<1>, C4<1>;
L_0xfd5bd0 .functor OR 1, L_0xfd5830, L_0xfd5ad0, C4<0>, C4<0>;
L_0xfd5ce0 .functor AND 1, v0xfd0bc0_0, L_0xfd5bd0, C4<1>, C4<1>;
L_0xfd5f70 .functor AND 1, L_0xfd5df0, L_0xfd5e90, C4<1>, C4<1>;
L_0xfd6120 .functor AND 1, L_0xfd6080, v0xfd0d00_0, C4<1>, C4<1>;
L_0xfd6240 .functor OR 1, L_0xfd5f70, L_0xfd6120, C4<0>, C4<0>;
L_0xfd6300 .functor AND 1, v0xfd0bc0_0, L_0xfd6240, C4<1>, C4<1>;
L_0xfd6430 .functor XNOR 1, L_0xfd5ce0, L_0xfd6300, C4<0>, C4<0>;
v0xfd1410_0 .net *"_ivl_0", 0 0, L_0xfd4f60;  1 drivers
v0xfd14f0_0 .net *"_ivl_13", 0 0, L_0xfd5790;  1 drivers
v0xfd15b0_0 .net *"_ivl_14", 0 0, L_0xfd5830;  1 drivers
v0xfd16a0_0 .net *"_ivl_17", 0 0, L_0xfd58f0;  1 drivers
v0xfd1760_0 .net *"_ivl_18", 0 0, L_0xfd5ad0;  1 drivers
v0xfd1890_0 .net *"_ivl_20", 0 0, L_0xfd5bd0;  1 drivers
v0xfd1970_0 .net *"_ivl_25", 0 0, L_0xfd5df0;  1 drivers
v0xfd1a30_0 .net *"_ivl_27", 0 0, L_0xfd5e90;  1 drivers
v0xfd1af0_0 .net *"_ivl_28", 0 0, L_0xfd5f70;  1 drivers
v0xfd1c60_0 .net *"_ivl_3", 0 0, L_0xfd5210;  1 drivers
v0xfd1d20_0 .net *"_ivl_31", 0 0, L_0xfd6080;  1 drivers
v0xfd1de0_0 .net *"_ivl_32", 0 0, L_0xfd6120;  1 drivers
v0xfd1ec0_0 .net *"_ivl_34", 0 0, L_0xfd6240;  1 drivers
v0xfd1fa0_0 .net *"_ivl_38", 0 0, L_0xfd6430;  1 drivers
L_0x7f4605d68060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xfd2060_0 .net *"_ivl_40", 0 0, L_0x7f4605d68060;  1 drivers
v0xfd2140_0 .net *"_ivl_5", 0 0, L_0xfd52b0;  1 drivers
v0xfd2200_0 .net *"_ivl_6", 0 0, L_0xfd5460;  1 drivers
v0xfd23f0_0 .net *"_ivl_8", 0 0, L_0xfd5570;  1 drivers
v0xfd24d0_0 .net "a", 0 0, v0xfd0a80_0;  alias, 1 drivers
v0xfd2570_0 .net "b", 0 0, v0xfd0b20_0;  alias, 1 drivers
v0xfd2660_0 .net "c", 0 0, v0xfd0bc0_0;  alias, 1 drivers
v0xfd2750_0 .net "d", 0 0, v0xfd0d00_0;  alias, 1 drivers
v0xfd2840_0 .net "out_pos", 0 0, L_0xfd6540;  alias, 1 drivers
v0xfd2900_0 .net "out_sop", 0 0, L_0xfd5630;  alias, 1 drivers
v0xfd29c0_0 .net "pos0", 0 0, L_0xfd5ce0;  1 drivers
v0xfd2a80_0 .net "pos1", 0 0, L_0xfd6300;  1 drivers
L_0xfd5210 .reduce/nor v0xfd0a80_0;
L_0xfd52b0 .reduce/nor v0xfd0b20_0;
L_0xfd5790 .reduce/nor v0xfd0b20_0;
L_0xfd58f0 .reduce/nor v0xfd0a80_0;
L_0xfd5df0 .reduce/nor v0xfd0a80_0;
L_0xfd5e90 .reduce/nor v0xfd0b20_0;
L_0xfd6080 .reduce/nor v0xfd0a80_0;
L_0xfd6540 .functor MUXZ 1, L_0x7f4605d68060, L_0xfd5ce0, L_0xfd6430, C4<>;
S_0xfd2c00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xf78320;
 .timescale -12 -12;
E_0xf749f0 .event anyedge, v0xfd39f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xfd39f0_0;
    %nor/r;
    %assign/vec4 v0xfd39f0_0, 0;
    %wait E_0xf749f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xfcff50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfd0df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfd0e90_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xfcff50;
T_4 ;
    %wait E_0xf8af90;
    %load/vec4 v0xfd0f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfd0df0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xfcff50;
T_5 ;
    %wait E_0xf8ae30;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd0d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0b20_0, 0;
    %assign/vec4 v0xfd0a80_0, 0;
    %wait E_0xf8ae30;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd0d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0b20_0, 0;
    %assign/vec4 v0xfd0a80_0, 0;
    %wait E_0xf8ae30;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd0d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0b20_0, 0;
    %assign/vec4 v0xfd0a80_0, 0;
    %wait E_0xf8ae30;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd0d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0b20_0, 0;
    %assign/vec4 v0xfd0a80_0, 0;
    %wait E_0xf8ae30;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd0d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0b20_0, 0;
    %assign/vec4 v0xfd0a80_0, 0;
    %wait E_0xf8ae30;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd0d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0b20_0, 0;
    %assign/vec4 v0xfd0a80_0, 0;
    %wait E_0xf8ae30;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd0d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0b20_0, 0;
    %assign/vec4 v0xfd0a80_0, 0;
    %wait E_0xf8ae30;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd0d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0b20_0, 0;
    %assign/vec4 v0xfd0a80_0, 0;
    %wait E_0xf8ae30;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd0d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0b20_0, 0;
    %assign/vec4 v0xfd0a80_0, 0;
    %wait E_0xf8ae30;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd0d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0b20_0, 0;
    %assign/vec4 v0xfd0a80_0, 0;
    %wait E_0xf8ae30;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd0d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0b20_0, 0;
    %assign/vec4 v0xfd0a80_0, 0;
    %wait E_0xf8ae30;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd0d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0b20_0, 0;
    %assign/vec4 v0xfd0a80_0, 0;
    %wait E_0xf8ae30;
    %load/vec4 v0xfd0df0_0;
    %store/vec4 v0xfd0e90_0, 0, 1;
    %fork t_1, S_0xfd0280;
    %jmp t_0;
    .scope S_0xfd0280;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfd04c0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xfd04c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xf8ae30;
    %load/vec4 v0xfd04c0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xfd0d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0b20_0, 0;
    %assign/vec4 v0xfd0a80_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfd04c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xfd04c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xfcff50;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf8af90;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xfd0d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd0b20_0, 0;
    %assign/vec4 v0xfd0a80_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xfd0df0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xfd0e90_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xf78320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfd3590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfd39f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xf78320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xfd3590_0;
    %inv;
    %store/vec4 v0xfd3590_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xf78320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xfd0c60_0, v0xfd3c70_0, v0xfd33b0_0, v0xfd3450_0, v0xfd34f0_0, v0xfd3630_0, v0xfd38b0_0, v0xfd3810_0, v0xfd3770_0, v0xfd36d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xf78320;
T_9 ;
    %load/vec4 v0xfd3950_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xfd3950_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfd3950_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xfd3950_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xfd3950_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xfd3950_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xfd3950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xfd3950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xfd3950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xfd3950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xf78320;
T_10 ;
    %wait E_0xf8af90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfd3950_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd3950_0, 4, 32;
    %load/vec4 v0xfd3ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xfd3950_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd3950_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfd3950_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd3950_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xfd38b0_0;
    %load/vec4 v0xfd38b0_0;
    %load/vec4 v0xfd3810_0;
    %xor;
    %load/vec4 v0xfd38b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xfd3950_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd3950_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xfd3950_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd3950_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xfd3770_0;
    %load/vec4 v0xfd3770_0;
    %load/vec4 v0xfd36d0_0;
    %xor;
    %load/vec4 v0xfd3770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xfd3950_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd3950_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xfd3950_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd3950_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/machine/ece241_2013_q2/iter1/response1/top_module.sv";
