Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilnx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e36ba4c42f1a48588279fe72627cf890 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Module_2DConvTB_behav xil_defaultlib.Module_2DConvTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Module_SRAM
Compiling module xil_defaultlib.Module_Conv2D
Compiling module xil_defaultlib.Module_2DConvTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Module_2DConvTB_behav
