Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 30 17:40:09 2021
| Host         : DESKTOP-N94V8PR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file btn_tb_timing_summary_routed.rpt -pb btn_tb_timing_summary_routed.pb -rpx btn_tb_timing_summary_routed.rpx -warn_on_violation
| Design       : btn_tb
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.764        0.000                      0                  107        0.161        0.000                      0                  107        3.020        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.764        0.000                      0                  107        0.161        0.000                      0                  107        3.020        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 uut1/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut1/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.828ns (21.954%)  route 2.944ns (78.046%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.860     5.958    uut1/sysclk_IBUF_BUFG
    SLICE_X109Y88        FDRE                                         r  uut1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.456     6.414 f  uut1/counter_reg[28]/Q
                         net (fo=2, routed)           0.833     7.247    uut1/counter[28]
    SLICE_X108Y89        LUT4 (Prop_lut4_I1_O)        0.124     7.371 f  uut1/counter[31]_i_8/O
                         net (fo=1, routed)           0.307     7.679    uut1/counter[31]_i_8_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I4_O)        0.124     7.803 f  uut1/counter[31]_i_4/O
                         net (fo=2, routed)           0.972     8.775    uut1/counter[31]_i_4_n_0
    SLICE_X110Y84        LUT4 (Prop_lut4_I1_O)        0.124     8.899 r  uut1/counter[31]_i_1/O
                         net (fo=31, routed)          0.831     9.729    uut1/sclk
    SLICE_X109Y88        FDRE                                         r  uut1/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.680    13.468    uut1/sysclk_IBUF_BUFG
    SLICE_X109Y88        FDRE                                         r  uut1/counter_reg[25]/C
                         clock pessimism              0.490    13.958    
                         clock uncertainty           -0.035    13.922    
    SLICE_X109Y88        FDRE (Setup_fdre_C_R)       -0.429    13.493    uut1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.493    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 uut1/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut1/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.828ns (21.954%)  route 2.944ns (78.046%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.860     5.958    uut1/sysclk_IBUF_BUFG
    SLICE_X109Y88        FDRE                                         r  uut1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.456     6.414 f  uut1/counter_reg[28]/Q
                         net (fo=2, routed)           0.833     7.247    uut1/counter[28]
    SLICE_X108Y89        LUT4 (Prop_lut4_I1_O)        0.124     7.371 f  uut1/counter[31]_i_8/O
                         net (fo=1, routed)           0.307     7.679    uut1/counter[31]_i_8_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I4_O)        0.124     7.803 f  uut1/counter[31]_i_4/O
                         net (fo=2, routed)           0.972     8.775    uut1/counter[31]_i_4_n_0
    SLICE_X110Y84        LUT4 (Prop_lut4_I1_O)        0.124     8.899 r  uut1/counter[31]_i_1/O
                         net (fo=31, routed)          0.831     9.729    uut1/sclk
    SLICE_X109Y88        FDRE                                         r  uut1/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.680    13.468    uut1/sysclk_IBUF_BUFG
    SLICE_X109Y88        FDRE                                         r  uut1/counter_reg[26]/C
                         clock pessimism              0.490    13.958    
                         clock uncertainty           -0.035    13.922    
    SLICE_X109Y88        FDRE (Setup_fdre_C_R)       -0.429    13.493    uut1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.493    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 uut1/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut1/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.828ns (21.954%)  route 2.944ns (78.046%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.860     5.958    uut1/sysclk_IBUF_BUFG
    SLICE_X109Y88        FDRE                                         r  uut1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.456     6.414 f  uut1/counter_reg[28]/Q
                         net (fo=2, routed)           0.833     7.247    uut1/counter[28]
    SLICE_X108Y89        LUT4 (Prop_lut4_I1_O)        0.124     7.371 f  uut1/counter[31]_i_8/O
                         net (fo=1, routed)           0.307     7.679    uut1/counter[31]_i_8_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I4_O)        0.124     7.803 f  uut1/counter[31]_i_4/O
                         net (fo=2, routed)           0.972     8.775    uut1/counter[31]_i_4_n_0
    SLICE_X110Y84        LUT4 (Prop_lut4_I1_O)        0.124     8.899 r  uut1/counter[31]_i_1/O
                         net (fo=31, routed)          0.831     9.729    uut1/sclk
    SLICE_X109Y88        FDRE                                         r  uut1/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.680    13.468    uut1/sysclk_IBUF_BUFG
    SLICE_X109Y88        FDRE                                         r  uut1/counter_reg[27]/C
                         clock pessimism              0.490    13.958    
                         clock uncertainty           -0.035    13.922    
    SLICE_X109Y88        FDRE (Setup_fdre_C_R)       -0.429    13.493    uut1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         13.493    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 uut1/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut1/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.828ns (21.954%)  route 2.944ns (78.046%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.860     5.958    uut1/sysclk_IBUF_BUFG
    SLICE_X109Y88        FDRE                                         r  uut1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.456     6.414 f  uut1/counter_reg[28]/Q
                         net (fo=2, routed)           0.833     7.247    uut1/counter[28]
    SLICE_X108Y89        LUT4 (Prop_lut4_I1_O)        0.124     7.371 f  uut1/counter[31]_i_8/O
                         net (fo=1, routed)           0.307     7.679    uut1/counter[31]_i_8_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I4_O)        0.124     7.803 f  uut1/counter[31]_i_4/O
                         net (fo=2, routed)           0.972     8.775    uut1/counter[31]_i_4_n_0
    SLICE_X110Y84        LUT4 (Prop_lut4_I1_O)        0.124     8.899 r  uut1/counter[31]_i_1/O
                         net (fo=31, routed)          0.831     9.729    uut1/sclk
    SLICE_X109Y88        FDRE                                         r  uut1/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.680    13.468    uut1/sysclk_IBUF_BUFG
    SLICE_X109Y88        FDRE                                         r  uut1/counter_reg[28]/C
                         clock pessimism              0.490    13.958    
                         clock uncertainty           -0.035    13.922    
    SLICE_X109Y88        FDRE (Setup_fdre_C_R)       -0.429    13.493    uut1/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         13.493    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 uut1/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.828ns (22.269%)  route 2.890ns (77.731%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.860     5.958    uut1/sysclk_IBUF_BUFG
    SLICE_X109Y88        FDRE                                         r  uut1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.456     6.414 f  uut1/counter_reg[28]/Q
                         net (fo=2, routed)           0.833     7.247    uut1/counter[28]
    SLICE_X108Y89        LUT4 (Prop_lut4_I1_O)        0.124     7.371 f  uut1/counter[31]_i_8/O
                         net (fo=1, routed)           0.307     7.679    uut1/counter[31]_i_8_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I4_O)        0.124     7.803 f  uut1/counter[31]_i_4/O
                         net (fo=2, routed)           0.972     8.775    uut1/counter[31]_i_4_n_0
    SLICE_X110Y84        LUT4 (Prop_lut4_I1_O)        0.124     8.899 r  uut1/counter[31]_i_1/O
                         net (fo=31, routed)          0.777     9.676    uut1/sclk
    SLICE_X109Y82        FDRE                                         r  uut1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.675    13.463    uut1/sysclk_IBUF_BUFG
    SLICE_X109Y82        FDRE                                         r  uut1/counter_reg[1]/C
                         clock pessimism              0.465    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X109Y82        FDRE (Setup_fdre_C_R)       -0.429    13.463    uut1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  3.787    

Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 uut1/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.828ns (22.269%)  route 2.890ns (77.731%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.860     5.958    uut1/sysclk_IBUF_BUFG
    SLICE_X109Y88        FDRE                                         r  uut1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.456     6.414 f  uut1/counter_reg[28]/Q
                         net (fo=2, routed)           0.833     7.247    uut1/counter[28]
    SLICE_X108Y89        LUT4 (Prop_lut4_I1_O)        0.124     7.371 f  uut1/counter[31]_i_8/O
                         net (fo=1, routed)           0.307     7.679    uut1/counter[31]_i_8_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I4_O)        0.124     7.803 f  uut1/counter[31]_i_4/O
                         net (fo=2, routed)           0.972     8.775    uut1/counter[31]_i_4_n_0
    SLICE_X110Y84        LUT4 (Prop_lut4_I1_O)        0.124     8.899 r  uut1/counter[31]_i_1/O
                         net (fo=31, routed)          0.777     9.676    uut1/sclk
    SLICE_X109Y82        FDRE                                         r  uut1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.675    13.463    uut1/sysclk_IBUF_BUFG
    SLICE_X109Y82        FDRE                                         r  uut1/counter_reg[2]/C
                         clock pessimism              0.465    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X109Y82        FDRE (Setup_fdre_C_R)       -0.429    13.463    uut1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  3.787    

Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 uut1/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.828ns (22.269%)  route 2.890ns (77.731%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.860     5.958    uut1/sysclk_IBUF_BUFG
    SLICE_X109Y88        FDRE                                         r  uut1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.456     6.414 f  uut1/counter_reg[28]/Q
                         net (fo=2, routed)           0.833     7.247    uut1/counter[28]
    SLICE_X108Y89        LUT4 (Prop_lut4_I1_O)        0.124     7.371 f  uut1/counter[31]_i_8/O
                         net (fo=1, routed)           0.307     7.679    uut1/counter[31]_i_8_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I4_O)        0.124     7.803 f  uut1/counter[31]_i_4/O
                         net (fo=2, routed)           0.972     8.775    uut1/counter[31]_i_4_n_0
    SLICE_X110Y84        LUT4 (Prop_lut4_I1_O)        0.124     8.899 r  uut1/counter[31]_i_1/O
                         net (fo=31, routed)          0.777     9.676    uut1/sclk
    SLICE_X109Y82        FDRE                                         r  uut1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.675    13.463    uut1/sysclk_IBUF_BUFG
    SLICE_X109Y82        FDRE                                         r  uut1/counter_reg[3]/C
                         clock pessimism              0.465    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X109Y82        FDRE (Setup_fdre_C_R)       -0.429    13.463    uut1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  3.787    

Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 uut1/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.828ns (22.269%)  route 2.890ns (77.731%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.860     5.958    uut1/sysclk_IBUF_BUFG
    SLICE_X109Y88        FDRE                                         r  uut1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.456     6.414 f  uut1/counter_reg[28]/Q
                         net (fo=2, routed)           0.833     7.247    uut1/counter[28]
    SLICE_X108Y89        LUT4 (Prop_lut4_I1_O)        0.124     7.371 f  uut1/counter[31]_i_8/O
                         net (fo=1, routed)           0.307     7.679    uut1/counter[31]_i_8_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I4_O)        0.124     7.803 f  uut1/counter[31]_i_4/O
                         net (fo=2, routed)           0.972     8.775    uut1/counter[31]_i_4_n_0
    SLICE_X110Y84        LUT4 (Prop_lut4_I1_O)        0.124     8.899 r  uut1/counter[31]_i_1/O
                         net (fo=31, routed)          0.777     9.676    uut1/sclk
    SLICE_X109Y82        FDRE                                         r  uut1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.675    13.463    uut1/sysclk_IBUF_BUFG
    SLICE_X109Y82        FDRE                                         r  uut1/counter_reg[4]/C
                         clock pessimism              0.465    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X109Y82        FDRE (Setup_fdre_C_R)       -0.429    13.463    uut1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  3.787    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 uut1/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.828ns (22.278%)  route 2.889ns (77.722%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 13.464 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.860     5.958    uut1/sysclk_IBUF_BUFG
    SLICE_X109Y88        FDRE                                         r  uut1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.456     6.414 f  uut1/counter_reg[28]/Q
                         net (fo=2, routed)           0.833     7.247    uut1/counter[28]
    SLICE_X108Y89        LUT4 (Prop_lut4_I1_O)        0.124     7.371 f  uut1/counter[31]_i_8/O
                         net (fo=1, routed)           0.307     7.679    uut1/counter[31]_i_8_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I4_O)        0.124     7.803 f  uut1/counter[31]_i_4/O
                         net (fo=2, routed)           0.972     8.775    uut1/counter[31]_i_4_n_0
    SLICE_X110Y84        LUT4 (Prop_lut4_I1_O)        0.124     8.899 r  uut1/counter[31]_i_1/O
                         net (fo=31, routed)          0.776     9.675    uut1/sclk
    SLICE_X109Y83        FDRE                                         r  uut1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.676    13.464    uut1/sysclk_IBUF_BUFG
    SLICE_X109Y83        FDRE                                         r  uut1/counter_reg[5]/C
                         clock pessimism              0.465    13.929    
                         clock uncertainty           -0.035    13.893    
    SLICE_X109Y83        FDRE (Setup_fdre_C_R)       -0.429    13.464    uut1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.464    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 uut1/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.828ns (22.278%)  route 2.889ns (77.722%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 13.464 - 8.000 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.860     5.958    uut1/sysclk_IBUF_BUFG
    SLICE_X109Y88        FDRE                                         r  uut1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.456     6.414 f  uut1/counter_reg[28]/Q
                         net (fo=2, routed)           0.833     7.247    uut1/counter[28]
    SLICE_X108Y89        LUT4 (Prop_lut4_I1_O)        0.124     7.371 f  uut1/counter[31]_i_8/O
                         net (fo=1, routed)           0.307     7.679    uut1/counter[31]_i_8_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I4_O)        0.124     7.803 f  uut1/counter[31]_i_4/O
                         net (fo=2, routed)           0.972     8.775    uut1/counter[31]_i_4_n_0
    SLICE_X110Y84        LUT4 (Prop_lut4_I1_O)        0.124     8.899 r  uut1/counter[31]_i_1/O
                         net (fo=31, routed)          0.776     9.675    uut1/sclk
    SLICE_X109Y83        FDRE                                         r  uut1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.676    13.464    uut1/sysclk_IBUF_BUFG
    SLICE_X109Y83        FDRE                                         r  uut1/counter_reg[6]/C
                         clock pessimism              0.465    13.929    
                         clock uncertainty           -0.035    13.893    
    SLICE_X109Y83        FDRE (Setup_fdre_C_R)       -0.429    13.464    uut1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.464    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  3.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 uut0/btns_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut0/btns_reg[8][1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.771%)  route 0.120ns (42.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.631     1.741    uut0/sysclk_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  uut0/btns_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.164     1.905 r  uut0/btns_reg[5][1]/Q
                         net (fo=2, routed)           0.120     2.025    uut0/p_3_in
    SLICE_X108Y84        SRL16E                                       r  uut0/btns_reg[8][1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.899     2.266    uut0/sysclk_IBUF_BUFG
    SLICE_X108Y84        SRL16E                                       r  uut0/btns_reg[8][1]_srl3/CLK
                         clock pessimism             -0.510     1.755    
    SLICE_X108Y84        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.864    uut0/btns_reg[8][1]_srl3
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uut0/btns_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut0/btns_reg[8][3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.631     1.741    uut0/sysclk_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  uut0/btns_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.164     1.905 r  uut0/btns_reg[5][3]/Q
                         net (fo=2, routed)           0.122     2.027    uut0/p_9_in
    SLICE_X108Y84        SRL16E                                       r  uut0/btns_reg[8][3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.899     2.266    uut0/sysclk_IBUF_BUFG
    SLICE_X108Y84        SRL16E                                       r  uut0/btns_reg[8][3]_srl3/CLK
                         clock pessimism             -0.510     1.755    
    SLICE_X108Y84        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.863    uut0/btns_reg[8][3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uut0/btns_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut0/btns_reg[8][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.771%)  route 0.120ns (42.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.631     1.741    uut0/sysclk_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  uut0/btns_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.164     1.905 r  uut0/btns_reg[5][0]/Q
                         net (fo=2, routed)           0.120     2.025    uut0/btns_reg_n_0_[5][0]
    SLICE_X108Y84        SRL16E                                       r  uut0/btns_reg[8][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.899     2.266    uut0/sysclk_IBUF_BUFG
    SLICE_X108Y84        SRL16E                                       r  uut0/btns_reg[8][0]_srl3/CLK
                         clock pessimism             -0.510     1.755    
    SLICE_X108Y84        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.857    uut0/btns_reg[8][0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uut0/btns_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut0/btns_reg[8][2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.631     1.741    uut0/sysclk_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  uut0/btns_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.164     1.905 r  uut0/btns_reg[5][2]/Q
                         net (fo=2, routed)           0.122     2.027    uut0/p_6_in
    SLICE_X108Y84        SRL16E                                       r  uut0/btns_reg[8][2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.899     2.266    uut0/sysclk_IBUF_BUFG
    SLICE_X108Y84        SRL16E                                       r  uut0/btns_reg[8][2]_srl3/CLK
                         clock pessimism             -0.510     1.755    
    SLICE_X108Y84        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.849    uut0/btns_reg[8][2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uut0/btn_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut0/btn_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.631     1.741    uut0/sysclk_IBUF_BUFG
    SLICE_X111Y83        FDRE                                         r  uut0/btn_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.141     1.882 f  uut0/btn_p1_reg[1]/Q
                         net (fo=1, routed)           0.098     1.980    uut0/p_2_in
    SLICE_X110Y83        LUT2 (Prop_lut2_I1_O)        0.045     2.025 r  uut0/btn_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.025    uut0/p_7_out[1]
    SLICE_X110Y83        FDRE                                         r  uut0/btn_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.901     2.268    uut0/sysclk_IBUF_BUFG
    SLICE_X110Y83        FDRE                                         r  uut0/btn_out_reg[1]/C
                         clock pessimism             -0.513     1.754    
    SLICE_X110Y83        FDRE (Hold_fdre_C_D)         0.092     1.846    uut0/btn_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uut0/btn_p0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut0/btn_p1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.660%)  route 0.127ns (47.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.631     1.741    uut0/sysclk_IBUF_BUFG
    SLICE_X110Y83        FDRE                                         r  uut0/btn_p0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDRE (Prop_fdre_C_Q)         0.141     1.882 r  uut0/btn_p0_reg[1]/Q
                         net (fo=2, routed)           0.127     2.009    uut0/p_3_in4_in
    SLICE_X111Y83        FDRE                                         r  uut0/btn_p1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.901     2.268    uut0/sysclk_IBUF_BUFG
    SLICE_X111Y83        FDRE                                         r  uut0/btn_p1_reg[1]/C
                         clock pessimism             -0.513     1.754    
    SLICE_X111Y83        FDRE (Hold_fdre_C_D)         0.070     1.824    uut0/btn_p1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uut0/btn_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut0/btn_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.631     1.741    uut0/sysclk_IBUF_BUFG
    SLICE_X108Y86        FDRE                                         r  uut0/btn_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.148     1.889 f  uut0/btn_p1_reg[3]/Q
                         net (fo=1, routed)           0.059     1.948    uut0/btn_p1_reg_n_0_[3]
    SLICE_X108Y86        LUT2 (Prop_lut2_I1_O)        0.098     2.046 r  uut0/btn_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.046    uut0/p_7_out[3]
    SLICE_X108Y86        FDRE                                         r  uut0/btn_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.900     2.267    uut0/sysclk_IBUF_BUFG
    SLICE_X108Y86        FDRE                                         r  uut0/btn_out_reg[3]/C
                         clock pessimism             -0.525     1.741    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.120     1.861    uut0/btn_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uut0/btn_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut0/btn_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.630     1.740    uut0/sysclk_IBUF_BUFG
    SLICE_X108Y83        FDRE                                         r  uut0/btn_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.148     1.888 f  uut0/btn_p1_reg[0]/Q
                         net (fo=1, routed)           0.059     1.947    uut0/btn_p1_reg_n_0_[0]
    SLICE_X108Y83        LUT2 (Prop_lut2_I1_O)        0.098     2.045 r  uut0/btn_out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.045    uut0/p_7_out[0]
    SLICE_X108Y83        FDRE                                         r  uut0/btn_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.898     2.265    uut0/sysclk_IBUF_BUFG
    SLICE_X108Y83        FDRE                                         r  uut0/btn_out_reg[0]/C
                         clock pessimism             -0.524     1.740    
    SLICE_X108Y83        FDRE (Hold_fdre_C_D)         0.120     1.860    uut0/btn_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uut0/btns_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut0/btns_reg[4][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.967%)  route 0.187ns (57.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.632     1.742    uut0/sysclk_IBUF_BUFG
    SLICE_X110Y86        FDRE                                         r  uut0/btns_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.141     1.883 r  uut0/btns_reg[0][3]/Q
                         net (fo=2, routed)           0.187     2.070    uut0/p_10_in
    SLICE_X108Y85        SRL16E                                       r  uut0/btns_reg[4][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.900     2.267    uut0/sysclk_IBUF_BUFG
    SLICE_X108Y85        SRL16E                                       r  uut0/btns_reg[4][3]_srl4/CLK
                         clock pessimism             -0.490     1.776    
    SLICE_X108Y85        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.884    uut0/btns_reg[4][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uut0/btns_reg[9][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut0/btn_p0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.430%)  route 0.115ns (35.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.631     1.741    uut0/sysclk_IBUF_BUFG
    SLICE_X108Y84        FDRE                                         r  uut0/btns_reg[9][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y84        FDRE (Prop_fdre_C_Q)         0.164     1.905 r  uut0/btns_reg[9][1]/Q
                         net (fo=1, routed)           0.115     2.020    uut0/btns_reg_n_0_[9][1]
    SLICE_X110Y83        LUT3 (Prop_lut3_I0_O)        0.045     2.065 r  uut0/btn_p0[1]_i_1/O
                         net (fo=1, routed)           0.000     2.065    uut0/btn_p0[1]_i_1_n_0
    SLICE_X110Y83        FDRE                                         r  uut0/btn_p0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.901     2.268    uut0/sysclk_IBUF_BUFG
    SLICE_X110Y83        FDRE                                         r  uut0/btn_p0_reg[1]/C
                         clock pessimism             -0.490     1.777    
    SLICE_X110Y83        FDRE (Hold_fdre_C_D)         0.092     1.869    uut0/btn_p0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X110Y83   count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y85   count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X111Y84   count_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y84   count_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X110Y85   count_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y84   count_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X111Y84   count_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X111Y84   count_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X108Y83   uut0/btn_out_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y85   uut0/btns_reg[4][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y85   uut0/btns_reg[4][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y85   uut0/btns_reg[4][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y85   uut0/btns_reg[4][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y84   uut0/btns_reg[8][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y84   uut0/btns_reg[8][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y84   uut0/btns_reg[8][2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y84   uut0/btns_reg[8][3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y85   uut0/btns_reg[4][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y85   uut0/btns_reg[4][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y85   uut0/btns_reg[4][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y85   uut0/btns_reg[4][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y85   uut0/btns_reg[4][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y85   uut0/btns_reg[4][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y84   uut0/btns_reg[8][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y84   uut0/btns_reg[8][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y84   uut0/btns_reg[8][2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y84   uut0/btns_reg[8][3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y85   uut0/btns_reg[4][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y85   uut0/btns_reg[4][1]_srl4/CLK



