#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Mar 22 16:16:31 2025
# Process ID         : 3812138
# Current directory  : /home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.runs/impl_1
# Command line       : vivado -log simple_hdmi_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source simple_hdmi_wrapper.tcl -notrace
# Log file           : /home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.runs/impl_1/simple_hdmi_wrapper.vdi
# Journal file       : /home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.runs/impl_1/vivado.jou
# Running On         : gtr
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.10
# Processor Detail   : AMD Ryzen 7 7840HS w/ Radeon 780M Graphics
# CPU Frequency      : 2035.345 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 28585 MB
# Swap memory        : 8589 MB
# Total Virtual      : 37175 MB
# Available Virtual  : 26982 MB
#-----------------------------------------------------------
source simple_hdmi_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/njordan/Applications/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top simple_hdmi_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_intc_0_0/simple_hdmi_axi_intc_0_0.dcp' for cell 'simple_hdmi_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/simple_hdmi_axi_smc_0.dcp' for cell 'simple_hdmi_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.dcp' for cell 'simple_hdmi_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_hdmi_top_0_0/simple_hdmi_hdmi_top_0_0.dcp' for cell 'simple_hdmi_i/hdmi_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_processing_system7_0_0/simple_hdmi_processing_system7_0_0.dcp' for cell 'simple_hdmi_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_rst_ps7_0_100M_0/simple_hdmi_rst_ps7_0_100M_0.dcp' for cell 'simple_hdmi_i/rst_ps7_0_100M'
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2068.727 ; gain = 0.000 ; free physical = 5962 ; free virtual = 25078
INFO: [Netlist 29-17] Analyzing 333 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'simple_hdmi_i/hdmi_top_0/CLK_100MHZ' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_processing_system7_0_0/simple_hdmi_processing_system7_0_0.xdc] for cell 'simple_hdmi_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_processing_system7_0_0/simple_hdmi_processing_system7_0_0.xdc] for cell 'simple_hdmi_i/processing_system7_0/inst'
Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc] for cell 'simple_hdmi_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:136]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:144]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:220]
Finished Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc] for cell 'simple_hdmi_i/axi_vdma_0/U0'
Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/bd_0/ip/ip_1/bd_0340_psr_aclk_0_board.xdc] for cell 'simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/bd_0/ip/ip_1/bd_0340_psr_aclk_0_board.xdc] for cell 'simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/bd_0/ip/ip_1/bd_0340_psr_aclk_0.xdc] for cell 'simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/bd_0/ip/ip_1/bd_0340_psr_aclk_0.xdc] for cell 'simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/smartconnect.xdc] for cell 'simple_hdmi_i/axi_smc/inst'
Finished Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/smartconnect.xdc] for cell 'simple_hdmi_i/axi_smc/inst'
Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_rst_ps7_0_100M_0/simple_hdmi_rst_ps7_0_100M_0_board.xdc] for cell 'simple_hdmi_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_rst_ps7_0_100M_0/simple_hdmi_rst_ps7_0_100M_0_board.xdc] for cell 'simple_hdmi_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_rst_ps7_0_100M_0/simple_hdmi_rst_ps7_0_100M_0.xdc] for cell 'simple_hdmi_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_rst_ps7_0_100M_0/simple_hdmi_rst_ps7_0_100M_0.xdc] for cell 'simple_hdmi_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_intc_0_0/simple_hdmi_axi_intc_0_0.xdc] for cell 'simple_hdmi_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_intc_0_0/simple_hdmi_axi_intc_0_0.xdc] for cell 'simple_hdmi_i/axi_intc_0/U0'
Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'sws_2bits_tri_i[0]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_2bits_tri_i[1]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_clk_10MHz'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bclk'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lrclk'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdata_o'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdata_i'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'codec_addr[0]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'codec_addr[1]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[1]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[0]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[5]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[4]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[1]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[0]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[3]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[2]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[5]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[4]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[7]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[6]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[2]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[3]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[6]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[7]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[0]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[1]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[2]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[3]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[4]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[5]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[6]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[7]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[8]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[9]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[10]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[11]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[12]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[13]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[14]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[15]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[16]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[17]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[18]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[19]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_scl_io'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_sda_io'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_scl_io'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_sda_io'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_io1_io'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_io0_io'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_sck_io'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_ss_io'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_n'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_p'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_n'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_p'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_n'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_p'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_n'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_p'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125MHZ'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125MHZ'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:120]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK_125MHZ]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:120]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:123]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports hdmi_in_clk_p]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:123]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_n'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[0]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[0]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[1]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[1]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[2]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[2]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_hpd[0]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_ddc_scl_io'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_ddc_sda_io'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_hpd[0]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_cec'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_ddc_sda_io'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out__ddc_scl_io'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[0]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[1]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[2]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[3]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[4]'. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:200]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc:202]
Finished Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0_clocks.xdc] for cell 'simple_hdmi_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0_clocks.xdc] for cell 'simple_hdmi_i/axi_vdma_0/U0'
Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_intc_0_0/simple_hdmi_axi_intc_0_0_clocks.xdc] for cell 'simple_hdmi_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_intc_0_0/simple_hdmi_axi_intc_0_0_clocks.xdc] for cell 'simple_hdmi_i/axi_intc_0/U0'
INFO: [Project 1-1714] 87 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2666.582 ; gain = 0.000 ; free physical = 5576 ; free virtual = 24692
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 213 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 209 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

19 Infos, 134 Warnings, 102 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2666.582 ; gain = 989.520 ; free physical = 5576 ; free virtual = 24692
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2696.301 ; gain = 29.719 ; free physical = 5511 ; free virtual = 24627

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1969d21ad

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2696.301 ; gain = 0.000 ; free physical = 5506 ; free virtual = 24621

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1969d21ad

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2982.285 ; gain = 0.000 ; free physical = 5200 ; free virtual = 24315

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1969d21ad

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2982.285 ; gain = 0.000 ; free physical = 5200 ; free virtual = 24315
Phase 1 Initialization | Checksum: 1969d21ad

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2982.285 ; gain = 0.000 ; free physical = 5200 ; free virtual = 24315

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1969d21ad

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2982.285 ; gain = 0.000 ; free physical = 5201 ; free virtual = 24316

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1969d21ad

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2982.285 ; gain = 0.000 ; free physical = 5193 ; free virtual = 24309
Phase 2 Timer Update And Timing Data Collection | Checksum: 1969d21ad

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2982.285 ; gain = 0.000 ; free physical = 5193 ; free virtual = 24309

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 27 pins
INFO: [Opt 31-138] Pushed 23 inverter(s) to 153 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: f1616f85

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2982.285 ; gain = 0.000 ; free physical = 5183 ; free virtual = 24299
Retarget | Checksum: f1616f85
INFO: [Opt 31-389] Phase Retarget created 32 cells and removed 337 cells
INFO: [Opt 31-1021] In phase Retarget, 88 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
Phase 4 Constant propagation | Checksum: d61afd78

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2982.285 ; gain = 0.000 ; free physical = 5183 ; free virtual = 24299
Constant propagation | Checksum: d61afd78
INFO: [Opt 31-389] Phase Constant propagation created 165 cells and removed 450 cells
INFO: [Opt 31-1021] In phase Constant propagation, 88 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2982.285 ; gain = 0.000 ; free physical = 5178 ; free virtual = 24294
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2982.285 ; gain = 0.000 ; free physical = 5178 ; free virtual = 24294
Phase 5 Sweep | Checksum: d2059e4f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2982.285 ; gain = 0.000 ; free physical = 5178 ; free virtual = 24294
Sweep | Checksum: d2059e4f
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 896 cells
INFO: [Opt 31-1021] In phase Sweep, 144 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: d2059e4f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3014.301 ; gain = 32.016 ; free physical = 5180 ; free virtual = 24295
BUFG optimization | Checksum: d2059e4f
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: d2059e4f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3014.301 ; gain = 32.016 ; free physical = 5180 ; free virtual = 24295
Shift Register Optimization | Checksum: d2059e4f
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 97f84dd3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3014.301 ; gain = 32.016 ; free physical = 5180 ; free virtual = 24295
Post Processing Netlist | Checksum: 97f84dd3
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 88 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: e9b6164a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3014.301 ; gain = 32.016 ; free physical = 5181 ; free virtual = 24296

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3014.301 ; gain = 0.000 ; free physical = 5181 ; free virtual = 24296
Phase 9.2 Verifying Netlist Connectivity | Checksum: e9b6164a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3014.301 ; gain = 32.016 ; free physical = 5181 ; free virtual = 24296
Phase 9 Finalization | Checksum: e9b6164a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3014.301 ; gain = 32.016 ; free physical = 5181 ; free virtual = 24296
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              32  |             337  |                                             88  |
|  Constant propagation         |             165  |             450  |                                             88  |
|  Sweep                        |               0  |             896  |                                            144  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             88  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e9b6164a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3014.301 ; gain = 32.016 ; free physical = 5181 ; free virtual = 24296

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 1 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 16a7072fa

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5026 ; free virtual = 24142
Ending Power Optimization Task | Checksum: 16a7072fa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3340.254 ; gain = 325.953 ; free physical = 5026 ; free virtual = 24142

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16a7072fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5026 ; free virtual = 24142

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5026 ; free virtual = 24142
Ending Netlist Obfuscation Task | Checksum: f99acff2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5026 ; free virtual = 24142
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 134 Warnings, 102 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file simple_hdmi_wrapper_drc_opted.rpt -pb simple_hdmi_wrapper_drc_opted.pb -rpx simple_hdmi_wrapper_drc_opted.rpx
Command: report_drc -file simple_hdmi_wrapper_drc_opted.rpt -pb simple_hdmi_wrapper_drc_opted.pb -rpx simple_hdmi_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.runs/impl_1/simple_hdmi_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5032 ; free virtual = 24149
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5032 ; free virtual = 24149
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5029 ; free virtual = 24146
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5027 ; free virtual = 24145
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5027 ; free virtual = 24145
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5026 ; free virtual = 24145
Write Physdb Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5025 ; free virtual = 24144
INFO: [Common 17-1381] The checkpoint '/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.runs/impl_1/simple_hdmi_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4987 ; free virtual = 24109
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e1f21e29

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4987 ; free virtual = 24109
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4987 ; free virtual = 24109

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_audio_counter[5]_i_3' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_reg {FDRE}
	simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_reg[2] {FDRE}
	simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_reg[1] {FDRE}
	simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_reg[0] {FDRE}
	simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_reg[5] {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13052c34a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4988 ; free virtual = 24110

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 225a5d9df

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4986 ; free virtual = 24108

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 225a5d9df

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4986 ; free virtual = 24108
Phase 1 Placer Initialization | Checksum: 225a5d9df

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4987 ; free virtual = 24108

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23fae4cc4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5033 ; free virtual = 24151

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 23c67a0f3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5032 ; free virtual = 24150

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 23c67a0f3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5032 ; free virtual = 24150

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2396dbfe5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5059 ; free virtual = 24178

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 24fbe3dc4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5059 ; free virtual = 24178

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 577 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 1, total 1, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 234 nets or LUTs. Breaked 1 LUT, combined 233 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5047 ; free virtual = 24166

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            233  |                   234  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |            233  |                   234  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 20ff7f0e5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5036 ; free virtual = 24155
Phase 2.5 Global Place Phase2 | Checksum: 232663e86

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5036 ; free virtual = 24155
Phase 2 Global Placement | Checksum: 232663e86

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5036 ; free virtual = 24155

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cfc48e39

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5036 ; free virtual = 24155

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ab1e447b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5036 ; free virtual = 24155

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13e18fdac

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5036 ; free virtual = 24155

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b43f758d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5036 ; free virtual = 24155

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1af4d951a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5031 ; free virtual = 24149

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 116254297

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5028 ; free virtual = 24147

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ddc48bb4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5028 ; free virtual = 24147

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 24a078712

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5028 ; free virtual = 24147

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2284059af

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5027 ; free virtual = 24146
Phase 3 Detail Placement | Checksum: 2284059af

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5027 ; free virtual = 24146

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17e6cfe50

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.031 | TNS=-92.972 |
Phase 1 Physical Synthesis Initialization | Checksum: 112a0c2c0

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5031 ; free virtual = 24150
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: ecbafe56

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5031 ; free virtual = 24150
Phase 4.1.1.1 BUFG Insertion | Checksum: 17e6cfe50

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5031 ; free virtual = 24150

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.692. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: e045c8a4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5028 ; free virtual = 24146

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5028 ; free virtual = 24146
Phase 4.1 Post Commit Optimization | Checksum: e045c8a4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5028 ; free virtual = 24146

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e045c8a4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5028 ; free virtual = 24146

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e045c8a4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5028 ; free virtual = 24146
Phase 4.3 Placer Reporting | Checksum: e045c8a4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5028 ; free virtual = 24146

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5028 ; free virtual = 24146

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5028 ; free virtual = 24146
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17023b2ed

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5028 ; free virtual = 24146
Ending Placer Task | Checksum: 13a6cb294

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5028 ; free virtual = 24146
93 Infos, 135 Warnings, 102 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5028 ; free virtual = 24146
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file simple_hdmi_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 5003 ; free virtual = 24122
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file simple_hdmi_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4994 ; free virtual = 24113
INFO: [Vivado 12-24828] Executing command : report_utilization -file simple_hdmi_wrapper_utilization_placed.rpt -pb simple_hdmi_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4985 ; free virtual = 24109
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4981 ; free virtual = 24121
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4981 ; free virtual = 24121
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4980 ; free virtual = 24120
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4978 ; free virtual = 24119
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4978 ; free virtual = 24120
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4978 ; free virtual = 24120
INFO: [Common 17-1381] The checkpoint '/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.runs/impl_1/simple_hdmi_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4972 ; free virtual = 24098
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.61s |  WALL: 0.87s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4973 ; free virtual = 24099

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.692 | TNS=-86.253 |
Phase 1 Physical Synthesis Initialization | Checksum: 1046fa841

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4987 ; free virtual = 24112
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.692 | TNS=-86.253 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1046fa841

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4987 ; free virtual = 24112

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.692 | TNS=-86.253 |
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_2_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_2_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.692 | TNS=-86.253 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4988 ; free virtual = 24114
Phase 3 Critical Path Optimization | Checksum: 1046fa841

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4988 ; free virtual = 24114
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4988 ; free virtual = 24114
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.692 | TNS=-86.253 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4988 ; free virtual = 24114
Ending Physical Synthesis Task | Checksum: 1cf3a9ff9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4988 ; free virtual = 24114
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 135 Warnings, 102 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4985 ; free virtual = 24114
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4971 ; free virtual = 24117
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4971 ; free virtual = 24117
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4971 ; free virtual = 24117
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4971 ; free virtual = 24118
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4967 ; free virtual = 24115
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4967 ; free virtual = 24115
INFO: [Common 17-1381] The checkpoint '/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.runs/impl_1/simple_hdmi_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e59d8799 ConstDB: 0 ShapeSum: bbfaf3a7 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: e4d0694e | NumContArr: a9dfa650 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3140204d8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4887 ; free virtual = 24019

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3140204d8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4887 ; free virtual = 24019

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3140204d8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3340.254 ; gain = 0.000 ; free physical = 4887 ; free virtual = 24019
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e673babf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3340.297 ; gain = 0.043 ; free physical = 4862 ; free virtual = 23994
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.579 | TNS=-82.831| WHS=-0.669 | THS=-557.495|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000880191 %
  Global Horizontal Routing Utilization  = 0.000507099 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13255
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13255
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 113eacc27

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3340.297 ; gain = 0.043 ; free physical = 4863 ; free virtual = 23995

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 113eacc27

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3340.297 ; gain = 0.043 ; free physical = 4863 ; free virtual = 23995

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2c33f02a3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3514.297 ; gain = 174.043 ; free physical = 4684 ; free virtual = 23816
Phase 4 Initial Routing | Checksum: 2c33f02a3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3514.297 ; gain = 174.043 ; free physical = 4684 ; free virtual = 23816
INFO: [Route 35-580] Design has 36 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==========================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                      |
+====================+===================+==========================================================+
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/ip2bus_wrack_reg/R           |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/mer_int_reg[0]/R |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/mer_int_reg[1]/R |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg/R    |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/ip2bus_wrack_int_d1_reg/R    |
+--------------------+-------------------+----------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1054
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.946 | TNS=-135.719| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 18889a316

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 3807.297 ; gain = 467.043 ; free physical = 4382 ; free virtual = 23514

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.268 | TNS=-138.774| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2f119b7b5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 3807.297 ; gain = 467.043 ; free physical = 4385 ; free virtual = 23517
Phase 5 Rip-up And Reroute | Checksum: 2f119b7b5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 3807.297 ; gain = 467.043 ; free physical = 4385 ; free virtual = 23517

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 212e3ec6a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 3807.297 ; gain = 467.043 ; free physical = 4385 ; free virtual = 23517
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.946 | TNS=-135.719| WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 212e3ec6a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 3807.297 ; gain = 467.043 ; free physical = 4385 ; free virtual = 23517

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 212e3ec6a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 3807.297 ; gain = 467.043 ; free physical = 4385 ; free virtual = 23517
Phase 6 Delay and Skew Optimization | Checksum: 212e3ec6a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 3807.297 ; gain = 467.043 ; free physical = 4385 ; free virtual = 23517

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.946 | TNS=-135.719| WHS=0.001  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2bbdd7620

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 3807.297 ; gain = 467.043 ; free physical = 4385 ; free virtual = 23517
Phase 7 Post Hold Fix | Checksum: 2bbdd7620

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 3807.297 ; gain = 467.043 ; free physical = 4385 ; free virtual = 23517

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.13094 %
  Global Horizontal Routing Utilization  = 2.74011 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2bbdd7620

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 3807.297 ; gain = 467.043 ; free physical = 4385 ; free virtual = 23517

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2bbdd7620

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 3807.297 ; gain = 467.043 ; free physical = 4384 ; free virtual = 23516

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 26d6efa9a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 3807.297 ; gain = 467.043 ; free physical = 4384 ; free virtual = 23516

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 26d6efa9a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 3807.297 ; gain = 467.043 ; free physical = 4384 ; free virtual = 23516

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.946 | TNS=-135.719| WHS=0.001  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 26d6efa9a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 3807.297 ; gain = 467.043 ; free physical = 4384 ; free virtual = 23516
Total Elapsed time in route_design: 32.17 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1385b090e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 3807.297 ; gain = 467.043 ; free physical = 4384 ; free virtual = 23516
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1385b090e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 3807.297 ; gain = 467.043 ; free physical = 4384 ; free virtual = 23516

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 136 Warnings, 102 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 3807.297 ; gain = 467.043 ; free physical = 4384 ; free virtual = 23516
INFO: [Vivado 12-24828] Executing command : report_drc -file simple_hdmi_wrapper_drc_routed.rpt -pb simple_hdmi_wrapper_drc_routed.pb -rpx simple_hdmi_wrapper_drc_routed.rpx
Command: report_drc -file simple_hdmi_wrapper_drc_routed.rpt -pb simple_hdmi_wrapper_drc_routed.pb -rpx simple_hdmi_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.runs/impl_1/simple_hdmi_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file simple_hdmi_wrapper_methodology_drc_routed.rpt -pb simple_hdmi_wrapper_methodology_drc_routed.pb -rpx simple_hdmi_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file simple_hdmi_wrapper_methodology_drc_routed.rpt -pb simple_hdmi_wrapper_methodology_drc_routed.pb -rpx simple_hdmi_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.runs/impl_1/simple_hdmi_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file simple_hdmi_wrapper_timing_summary_routed.rpt -pb simple_hdmi_wrapper_timing_summary_routed.pb -rpx simple_hdmi_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file simple_hdmi_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file simple_hdmi_wrapper_bus_skew_routed.rpt -pb simple_hdmi_wrapper_bus_skew_routed.pb -rpx simple_hdmi_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file simple_hdmi_wrapper_route_status.rpt -pb simple_hdmi_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file simple_hdmi_wrapper_power_routed.rpt -pb simple_hdmi_wrapper_power_summary_routed.pb -rpx simple_hdmi_wrapper_power_routed.rpx
Command: report_power -file simple_hdmi_wrapper_power_routed.rpt -pb simple_hdmi_wrapper_power_summary_routed.pb -rpx simple_hdmi_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
151 Infos, 137 Warnings, 103 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file simple_hdmi_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3863.324 ; gain = 56.027 ; free physical = 4358 ; free virtual = 23501
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3863.324 ; gain = 0.000 ; free physical = 4354 ; free virtual = 23502
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3863.324 ; gain = 0.000 ; free physical = 4350 ; free virtual = 23513
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3863.324 ; gain = 0.000 ; free physical = 4350 ; free virtual = 23513
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3863.324 ; gain = 0.000 ; free physical = 4349 ; free virtual = 23514
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3863.324 ; gain = 0.000 ; free physical = 4349 ; free virtual = 23516
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3863.324 ; gain = 0.000 ; free physical = 4345 ; free virtual = 23513
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3863.324 ; gain = 0.000 ; free physical = 4345 ; free virtual = 23514
INFO: [Common 17-1381] The checkpoint '/home/njordan/Development/fpga/pynq_z2_hdmi_demo/pynq_z2_hdmi_demo.runs/impl_1/simple_hdmi_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Mar 22 16:17:52 2025...
