// Seed: 1100243974
module module_0 (
    output tri  id_0,
    output tri0 id_1,
    input  wand id_2,
    output tri0 id_3
);
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1
);
  assign #id_3 id_1 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_3;
  wire id_1, id_2;
  id_3 :
  assert property (@(posedge 1) -1)
  else id_3 = id_2 / {1{id_1}};
  module_2 modCall_1 (
      id_1,
      id_2,
      id_2
  );
endmodule
