// Seed: 4039052019
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(1'b0) begin
    id_6 = 1;
  end
endmodule
module module_4 #(
    parameter id_10 = 32'd26,
    parameter id_11 = 32'd67
) (
    input tri id_0
    , id_8,
    output uwire id_1,
    input uwire id_2,
    inout wand id_3,
    input supply1 module_1,
    input wand id_5,
    input supply1 id_6
);
  wire id_9;
  assign id_3 = ~1;
  defparam id_10.id_11 = 1;
  reg id_12;
  real id_13, id_14;
  module_0(
      id_8, id_9, id_8, id_8, id_8, id_9, id_9, id_9, id_9, id_8, id_8
  );
  wire id_15, id_16;
  wire id_17;
  always_latch @(id_4 * id_8 == id_0 or posedge id_0) begin
    id_12 <= 1;
  end
endmodule
