INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:50:40 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 lsq4/handshake_lsq_lsq4_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            lsq4/handshake_lsq_lsq4_core/stq_data_7_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 1.749ns (30.072%)  route 4.067ns (69.928%))
  Logic Levels:           15  (CARRY4=7 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3643, unset)         0.508     0.508    lsq4/handshake_lsq_lsq4_core/clk
                         FDCE                                         r  lsq4/handshake_lsq_lsq4_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     0.734 r  lsq4/handshake_lsq_lsq4_core/ldq_alloc_1_q_reg/Q
                         net (fo=23, unplaced)        0.479     1.213    lsq4/handshake_lsq_lsq4_core/ldq_alloc_1_q
                         LUT5 (Prop_lut5_I0_O)        0.119     1.332 r  lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_i_24/O
                         net (fo=1, unplaced)         0.000     1.332    lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_i_24_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.578 r  lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.007     1.585    lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_reg_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.635 r  lsq4/handshake_lsq_lsq4_core/dataReg_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.635    lsq4/handshake_lsq_lsq4_core/dataReg_reg[31]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     1.789 f  lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_reg_i_6/O[3]
                         net (fo=1, unplaced)         0.456     2.245    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_ldd_dispatcher/TEMP_1_double_out_01[11]
                         LUT4 (Prop_lut4_I0_O)        0.120     2.365 r  lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_i_4/O
                         net (fo=35, unplaced)        0.450     2.815    lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.858 r  lsq4/handshake_lsq_lsq4_core/i___0_i_3/O
                         net (fo=1, unplaced)         0.244     3.102    lsq4/handshake_lsq_lsq4_core/i___0_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     3.145 r  lsq4/handshake_lsq_lsq4_core/i___0_i_1/O
                         net (fo=2, unplaced)         0.255     3.400    lsq4/handshake_lsq_lsq4_core/lsq4_ldData_0_valid
                         LUT2 (Prop_lut2_I0_O)        0.043     3.443 r  lsq4/handshake_lsq_lsq4_core/i___0_i_2__0/O
                         net (fo=19, unplaced)        0.303     3.746    lsq4/handshake_lsq_lsq4_core/fullReg_reg
                         LUT6 (Prop_lut6_I4_O)        0.043     3.789 r  lsq4/handshake_lsq_lsq4_core/stq_data_1_q[31]_i_3__0/O
                         net (fo=3, unplaced)         0.477     4.266    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_std_dispatcher/entry_port_options_1_1
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.511 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_4__0/CO[3]
                         net (fo=1, unplaced)         0.007     4.518    lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_4__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.568 r  lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[31]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.568    lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[31]_i_3__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.618 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_7__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.618    lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_7__0_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     4.772 f  lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[31]_i_6__0/O[3]
                         net (fo=1, unplaced)         0.456     5.228    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_std_dispatcher/TEMP_11_double_out_110_out[15]
                         LUT6 (Prop_lut6_I3_O)        0.120     5.348 r  lsq4/handshake_lsq_lsq4_core/stq_data_7_q[31]_i_2__0/O
                         net (fo=34, unplaced)        0.317     5.665    lsq4/handshake_lsq_lsq4_core/stq_data_wen_7
                         LUT2 (Prop_lut2_I0_O)        0.043     5.708 r  lsq4/handshake_lsq_lsq4_core/stq_data_7_q[31]_i_1__0/O
                         net (fo=32, unplaced)        0.616     6.324    lsq4/handshake_lsq_lsq4_core/stq_data_7_q[31]_i_1__0_n_0
                         FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_7_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=3643, unset)         0.483    10.183    lsq4/handshake_lsq_lsq4_core/clk
                         FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_7_q_reg[0]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
                         FDRE (Setup_fdre_C_R)       -0.294     9.853    lsq4/handshake_lsq_lsq4_core/stq_data_7_q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.853    
                         arrival time                          -6.324    
  -------------------------------------------------------------------
                         slack                                  3.529    




