\t (00:00:09) allegro 16.6-2015 S057 (v16-6-112EM) Windows 32
\t (00:00:09)     Journal start - Sun Jul 09 20:48:39 2017
\t (00:00:09)         Host=ANSIBLE_HD User=tesla Pid=4308 CPUs=8
\t (00:00:09) CmdLine= C:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:09) 
\t (00:00:15) Opening existing design...
\d (00:00:15) Design opened: C:/Users/tesla/Dropbox/NCREPT/Projects/Unified_Control_Boards/PCBs/UCB/UCB-BaseBoard-4Layer_v1/UCB-BaseBoard-4Layer_v1.brd
\i (00:00:15) trapsize 13712
\i (00:00:15) trapsize 13248
\i (00:00:15) trapsize 13793
\i (00:00:15) trapsize 14655
\i (00:00:15) trapsize 14655
\i (00:00:15) generaledit 
\i (00:00:17) zoom in 1 
\i (00:00:17) setwindow pcb
\i (00:00:17) zoom in 2083.45 2763.45
\i (00:00:17) trapsize 7328
\i (00:00:17) zoom in 1 
\i (00:00:17) setwindow pcb
\i (00:00:17) zoom in 2083.45 2763.46
\i (00:00:17) trapsize 3664
\i (00:00:17) zoom in 1 
\i (00:00:17) setwindow pcb
\i (00:00:17) zoom in 2083.45 2763.46
\i (00:00:17) trapsize 1832
\i (00:00:18) zoom out 1 
\i (00:00:18) setwindow pcb
\i (00:00:18) zoom out 3156.94 2869.71
\i (00:00:18) trapsize 3664
\i (00:00:19) zoom out 1 
\i (00:00:19) setwindow pcb
\i (00:00:19) zoom out 2907.81 2715.83
\i (00:00:19) trapsize 7328
\i (00:00:19) zoom out 1 
\i (00:00:19) setwindow pcb
\i (00:00:19) zoom out 2907.81 2715.84
\i (00:00:19) trapsize 14655
\i (00:00:20) zoom in 1 
\i (00:00:20) setwindow pcb
\i (00:00:20) zoom in -495.86 2411.73
\i (00:00:20) trapsize 7328
\i (00:00:20) zoom in 1 
\i (00:00:20) setwindow pcb
\i (00:00:20) zoom in -495.86 2411.73
\i (00:00:20) trapsize 3664
\i (00:00:23) zoom in 1 
\i (00:00:23) setwindow pcb
\i (00:00:23) zoom in -70.86 2397.08
\i (00:00:23) trapsize 1832
\i (00:00:23) zoom in 1 
\i (00:00:23) setwindow pcb
\i (00:00:23) zoom in -70.85 2397.08
\i (00:00:23) trapsize 916
\i (00:00:24) zoom in 1 
\i (00:00:24) setwindow pcb
\i (00:00:24) zoom in 22.58 2675.53
\i (00:00:24) trapsize 458
\i (00:00:25) zoom in 1 
\i (00:00:25) setwindow pcb
\i (00:00:25) zoom in 22.58 2675.53
\i (00:00:25) trapsize 229
\i (00:00:26) zoom out 1 
\i (00:00:26) setwindow pcb
\i (00:00:26) zoom out 23.49 2637.99
\i (00:00:26) trapsize 458
\i (00:00:26) zoom out 1 
\i (00:00:26) setwindow pcb
\i (00:00:26) zoom out 19.82 2633.41
\i (00:00:26) trapsize 916
\i (00:00:26) zoom out 1 
\i (00:00:26) setwindow pcb
\i (00:00:26) zoom out 10.65 2616.93
\i (00:00:26) trapsize 1832
\i (00:00:26) zoom out 1 
\i (00:00:26) setwindow pcb
\i (00:00:26) zoom out -7.68 2594.94
\i (00:00:26) trapsize 3664
\i (00:00:26) zoom out 1 
\i (00:00:26) setwindow pcb
\i (00:00:26) zoom out -51.66 2529.00
\i (00:00:26) trapsize 7328
\i (00:00:27) zoom in 1 
\i (00:00:27) setwindow pcb
\i (00:00:27) zoom in 2498.47 140.07
\i (00:00:27) trapsize 3664
\i (00:00:27) zoom in 1 
\i (00:00:27) setwindow pcb
\i (00:00:27) zoom in 2498.47 140.07
\i (00:00:27) trapsize 1832
\i (00:00:27) zoom in 1 
\i (00:00:27) setwindow pcb
\i (00:00:27) zoom in 2498.47 140.08
\i (00:00:27) trapsize 916
\i (00:00:27) zoom in 1 
\i (00:00:27) setwindow pcb
\i (00:00:27) zoom in 2498.47 141.91
\i (00:00:27) trapsize 458
\i (00:00:27) zoom in 1 
\i (00:00:27) setwindow pcb
\i (00:00:27) zoom in 2498.47 141.92
\i (00:00:27) trapsize 229
\i (00:00:28) zoom out 1 
\i (00:00:28) setwindow pcb
\i (00:00:28) zoom out 2499.38 152.00
\i (00:00:28) trapsize 458
\i (00:00:28) zoom out 1 
\i (00:00:28) setwindow pcb
\i (00:00:28) zoom out 2494.80 155.66
\i (00:00:28) trapsize 916
\i (00:00:28) zoom out 1 
\i (00:00:28) setwindow pcb
\i (00:00:28) zoom out 2491.14 159.33
\i (00:00:28) trapsize 1832
\i (00:00:29) zoom out 1 
\i (00:00:29) setwindow pcb
\i (00:00:29) zoom out 2403.20 159.33
\i (00:00:29) trapsize 3664
\i (00:00:29) zoom out 1 
\i (00:00:29) setwindow pcb
\i (00:00:29) zoom out 2388.54 159.34
\i (00:00:29) trapsize 7328
\i (00:00:29) zoom out 1 
\i (00:00:29) setwindow pcb
\i (00:00:29) zoom out 2388.54 159.33
\i (00:00:29) trapsize 14655
\i (00:00:30) zoom in 1 
\i (00:00:30) setwindow pcb
\i (00:00:30) zoom in 5307.59 2528.97
\i (00:00:30) trapsize 7328
\i (00:00:30) zoom in 1 
\i (00:00:30) setwindow pcb
\i (00:00:30) zoom in 5307.59 2528.97
\i (00:00:30) trapsize 3664
\i (00:00:32) zoom in 1 
\i (00:00:32) setwindow pcb
\i (00:00:32) zoom in 5248.98 2638.89
\i (00:00:32) trapsize 1832
\i (00:00:32) zoom in 1 
\i (00:00:32) setwindow pcb
\i (00:00:32) zoom in 5248.98 2638.89
\i (00:00:32) trapsize 916
\i (00:00:34) zoom out 1 
\i (00:00:34) setwindow pcb
\i (00:00:34) zoom out 5248.98 2648.05
\i (00:00:34) trapsize 1832
\i (00:00:34) zoom out 1 
\i (00:00:34) setwindow pcb
\i (00:00:34) zoom out 5248.98 2648.06
\i (00:00:34) trapsize 3664
\i (00:00:35) zoom out 1 
\i (00:00:35) setwindow pcb
\i (00:00:35) zoom out 5248.98 2648.06
\i (00:00:35) trapsize 7328
\i (00:00:37) zoom in 1 
\i (00:00:37) setwindow pcb
\i (00:00:37) zoom in 2449.84 5168.76
\i (00:00:37) trapsize 3664
\i (00:00:37) zoom in 1 
\i (00:00:37) setwindow pcb
\i (00:00:37) zoom in 2515.79 5146.77
\i (00:00:37) trapsize 1832
\i (00:00:38) zoom out 1 
\i (00:00:38) setwindow pcb
\i (00:00:38) zoom out 3047.04 4417.68
\i (00:00:38) trapsize 3664
\i (00:00:44) zoom out 1 
\i (00:00:44) setwindow pcb
\i (00:00:44) zoom out 3237.56 4381.03
\i (00:00:44) trapsize 7328
\i (00:00:46) zoom in 1 
\i (00:00:46) setwindow pcb
\i (00:00:46) zoom in 2226.35 -220.70
\i (00:00:46) trapsize 3664
\i (00:00:59) zoom out 1 
\i (00:00:59) setwindow pcb
\i (00:00:59) zoom out 2680.66 1215.52
\i (00:00:59) trapsize 7328
\i (00:00:59) zoom out 1 
\i (00:00:59) setwindow pcb
\i (00:00:59) zoom out 2680.67 1230.17
\i (00:00:59) trapsize 14655
\i (00:01:00) zoom in 1 
\i (00:01:00) setwindow pcb
\i (00:01:00) zoom in 2464.48 2880.69
\i (00:01:00) trapsize 7328
\i (00:01:00) zoom in 1 
\i (00:01:00) setwindow pcb
\i (00:01:00) zoom in 2464.48 2880.70
\i (00:01:00) trapsize 3664
\i (00:01:01) zoom out 1 
\i (00:01:01) setwindow pcb
\i (00:01:01) zoom out 2801.55 2902.69
\i (00:01:01) trapsize 7328
\i (00:01:10) 3d_viewer 
\i (00:01:10) setwindow pcb3D
\i (00:01:10) trapsize 7328
\i (00:01:10) setwindow pcb
\i (00:01:10) generaledit 
\i (00:02:12) open 
\i (00:02:21) fillin "C:\Users\tesla\Dropbox\NCREPT\Projects\Unified_Control_Boards\PCBs\Peripheral_Boards\BaseBoard-4Layer_v1\BaseBoard-4Layer_v1.brd"
\i (00:02:21) cd "C:\Users\tesla\Dropbox\NCREPT\Projects\Unified_Control_Boards\PCBs\Peripheral_Boards\BaseBoard-4Layer_v1"
\t (00:02:21) Opening existing design...
\i (00:02:21) trapsize 5634
\t (00:02:21)     Journal end - Sun Jul 09 20:50:51 2017
