# Verilog-OJ
[![Build Status](https://travis-ci.org/lluckydog/Verilog-OJ.svg?branch=master)](https://travis-ci.org/lluckydog/Verilog-OJ)
[![Coverage Status](https://coveralls.io/repos/github/lluckydog/Verilog-OJ/badge.svg?branch=master)](https://coveralls.io/github/lluckydog/Verilog-OJ?branch=master)

A job for compter engineering class aimed at improving for other classes
