============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Oct 10 2021  12:53:20 am
  Module:                 Simpler_Cipher_Decryption
  Technology library:     NanGate_15nm_OCL revision 1.0
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

        Pin              Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock clk)             launch                                  0 R 
CT_address_reg[2]/CLK                             0             0 R 
CT_address_reg[2]/Q     DFFSNQ_X1       9  9.1   16   +20      20 R 
CT/address[2] 
  g39511/I                                             +0      20   
  g39511/ZN             INV_X1          2  1.7    6    +5      25 F 
  g39498/A1                                            +0      25   
  g39498/Z              OR2_X1          2  2.4    4    +8      32 F 
  g39462/A1                                            +0      32   
  g39462/ZN             NOR2_X2        87 81.6  111   +61      93 R 
  g39461/I                                             +0      93   
  g39461/ZN             INV_X1          5  7.6   32   +24     118 F 
  g39431/I                                             +0     118   
  g39431/ZN             INV_X2         46 42.7   39   +30     148 R 
  g38286/B1                                            +0     148   
  g38286/ZN             AOI22_X1        1  0.9   19   +10     158 F 
  g37761/A1                                            +0     158   
  g37761/ZN             NAND4_X1        1  0.9    9    +6     164 R 
  g35482/B1                                            +0     164   
  g35482/ZN             AOI22_X1        1  0.8   16    +6     169 F 
  g35381/A4                                            +0     169   
  g35381/ZN             NAND4_X1        1  1.0    7    +8     176 R 
  g35345/A1                                            +0     176   
  g35345/ZN             AOI22_X1        1  0.8   10    +4     180 F 
  g35327/A3                                            +0     180   
  g35327/ZN             NAND3_X1        1  0.6    4    +5     185 R 
  q_reg[5]/D            DFFSNQ_X1                      +0     185   
  q_reg[5]/CLK          setup                     0    +9     194 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                               200 R 
--------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :       6ps 
Start-point  : CT_address_reg[2]/CLK
End-point    : CT/q_reg[5]/D
