<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="utf-8">
<title>ps_2_x</title>
<style>
table th { border: 1px solid; }
table td { border: 1px solid; }
</style>
</head>
<body>
<hr />
<p>title: ps_2_x
description: Learn about ps_2_x, a programmable pixel shader, which is made up of a set of instructions that operate on pixel data.
ms.assetid: 06f657a9-6521-404e-b012-7c8e972e9d5c
ms.topic: article
ms.date: 05/31/2018
topic_type:</p>
<ul>
<li>kbArticle
api_name:
api_type:
api_location:</li>
</ul>
<hr />
<h1>ps_2_x</h1>
<p>A programmable pixel shader is made up of a set of instructions that operate on pixel data. Registers transfer data in and out of the ALU. Additional control can be applied to modify the instruction, the results, or what data gets written out.</p>
<ul>
<li><a href="dx9-graphics-reference-asm-ps-instructions-ps-2-x.html">ps_2_x Instructions</a> contains a list of the available instructions.</li>
<li><a href="dx9-graphics-reference-asm-ps-registers-ps-2-x.html">ps_2_x Registers</a> lists the different types of registers used by the vertex shader ALU.</li>
<li><a href="dx9-graphics-reference-asm-ps-registers-modifiers.html">Modifiers</a> Are used to modify the way an instruction works.</li>
<li><a href="dx9-graphics-reference-asm-ps-registers-modifiers-write-mask.html">Destination Register Write Mask</a> determines what components of the destination register get written.</li>
<li><a href="dx9-graphics-reference-asm-ps-registers-modifiers-source.html">Pixel Shader Source Register Modifiers</a> alter the source register data before the instruction runs.</li>
<li><a href="dx9-graphics-reference-asm-ps-registers-modifiers-source-register-swizzling.html">Source Register Swizzling</a> gives additional control over which register components are read, copied, or written.</li>
</ul>
<h2>Dynamic Flow Control</h2>
<p><a href="/windows/desktop/api/d3d9caps/ns-d3d9caps-d3dpshadercaps2_0"><strong>DynamicFlowControlDepth</strong></a> represents the nesting depth of dynamic flow control instructions: <a href="if-bool---ps.html">if</a>, <a href="if-comp---ps.html">if_comp</a>, <a href="if-pred---ps.html">if_pred</a>, <a href="break---ps.html">break - ps</a>, and <a href="break-comp---ps.html">break_comp - ps</a>. The value is equal to the nesting depth of the if_comp block. If this cap is zero, the device does not support dynamic flow control instructions.</p>
<h2>Number of Temporary Registers</h2>
<p>The number of temporary registers supported by the device. The range is from 12 to 32.</p>
<h2>Static Flow Control Nesting Depth</h2>
<p><a href="/windows/desktop/api/d3d9caps/ns-d3d9caps-d3dpshadercaps2_0"><strong>StaticFlowControlDepth</strong></a> represents the nesting depth of two types of static flow control instructions: <a href="loop---ps.html">loop</a> /<a href="rep---ps.html">rep</a> And <a href="call---ps.html">call</a> /<a href="callnz-bool---ps.html">callnz</a>. loop /rep instructions can be nested up to <strong>StaticFlowControlDepth</strong> deep. Independently, call /callnz instructions can be nested up to <strong>StaticFlowControlDepth</strong> deep.</p>
<h2>Number of Instruction Slots</h2>
<p>The number of instruction slots can range from 96 to a maximum of 512, and is specified by the <a href="/windows/desktop/api/d3d9caps/ns-d3d9caps-d3dpshadercaps2_0"><strong>MaxPixelShaderInstructionSlots</strong></a>. The total number of instructions that can run is defined by <strong>MaxPixelShaderInstructionsExecuted</strong>. This can be larger than the number of instruction slots due to looping and subroutine calls.</p>
<h2>Arbitrary Swizzle</h2>
<p>If <a href="/windows/desktop/api/d3d9caps/ns-d3d9caps-d3dpshadercaps2_0"><strong>D3DD3DPSHADERCAPS2_0_ARBITRARYSWIZZLE</strong></a> is set, arbitrary swizzle is supported. See <a href="dx9-graphics-reference-asm-ps-registers-modifiers-source-register-swizzling.html">Source Register Swizzling</a>.</p>
<h2>Gradient Instructions</h2>
<p>If <a href="/windows/desktop/api/d3d9caps/ns-d3d9caps-d3dpshadercaps2_0"><strong>D3DD3DPSHADERCAPS2_0_GRADIENTINSTRUCTIONS</strong></a> is set, gradient instructions are supported. See <a href="dsx---ps.html">dsx - ps</a>, <a href="dsy---ps.html">dsy - ps</a>, and <a href="texldd---ps.html">texldd - ps</a>.</p>
<h2>Predication</h2>
<p>If <a href="/windows/desktop/api/d3d9caps/ns-d3d9caps-d3dpshadercaps2_0"><strong>D3DD3DPSHADERCAPS2_0_PREDICATION</strong></a> is set, instruction predication is supported. See <a href="dx9-graphics-reference-asm-ps-registers-predicate.html">Predicate Register</a>.</p>
<h2>Dependent Read Limit</h2>
<p>If <a href="/windows/desktop/api/d3d9caps/ns-d3d9caps-d3dpshadercaps2_0"><strong>D3DD3DPSHADERCAPS2_0_NODEPENDENTREADLIMIT</strong></a> is set, there are no dependent read limits.</p>
<h2>Texture Instruction Limit</h2>
<p>If <a href="/windows/desktop/api/d3d9caps/ns-d3d9caps-d3dpshadercaps2_0"><strong>D3DD3DPSHADERCAPS2_0_NOTEXINSTRUCTIONLIMIT</strong></a> is set, there is no limit on texture instructions.</p>
<h2>Sampler Count</h2>
<p>The number of texture samplers available is 16.</p>
<h2>Related topics</h2>
<!-- raw HTML omitted -->
<p><a href="dx9-graphics-reference-asm-ps.html">Pixel Shaders</a></p>
<!-- raw HTML omitted -->
<p>Â </p>
<p>Â </p>
</body>
