{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 23:43:29 2024 " "Info: Processing started: Thu Jul 04 23:43:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PUC1-24 -c PUC1-24 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PUC1-24 -c PUC1-24 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "puc1-24.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file puc1-24.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PUC1-24 " "Info: Found entity 1: PUC1-24" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "control_puc_241.vhd " "Warning: Can't analyze file -- file control_puc_241.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_2k_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom_2k_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_2k_16-SYN " "Info: Found design unit 1: rom_2k_16-SYN" {  } { { "rom_2k_16.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/rom_2k_16.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom_2k_16 " "Info: Found entity 1: rom_2k_16" {  } { { "rom_2k_16.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/rom_2k_16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PUC1-24 " "Info: Elaborating entity \"PUC1-24\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "control_unit.vhd 2 1 " "Warning: Using design file control_unit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-arch " "Info: Found design unit 1: control_unit-arch" {  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Info: Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst3 " "Info: Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst3\"" {  } { { "PUC1-24.bdf" "inst3" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 768 1192 1400 1056 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg_bank.vhd 2 1 " "Warning: Using design file reg_bank.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bank-arch1 " "Info: Found design unit 1: reg_bank-arch1" {  } { { "reg_bank.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Info: Found entity 1: reg_bank" {  } { { "reg_bank.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank reg_bank:inst10 " "Info: Elaborating entity \"reg_bank\" for hierarchy \"reg_bank:inst10\"" {  } { { "PUC1-24.bdf" "inst10" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 224 792 1016 480 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alu_3.vhd 2 1 " "Warning: Using design file alu_3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_3-arch " "Info: Found design unit 1: alu_3-arch" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_3 " "Info: Found entity 1: alu_3" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_3 alu_3:inst " "Info: Elaborating entity \"alu_3\" for hierarchy \"alu_3:inst\"" {  } { { "PUC1-24.bdf" "inst" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 224 1520 1680 352 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux alu_3.vhd(73) " "Warning (10492): VHDL Process Statement warning at alu_3.vhd(73): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_internal alu_3.vhd(74) " "Warning (10492): VHDL Process Statement warning at alu_3.vhd(74): signal \"r_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux alu_3.vhd(75) " "Warning (10492): VHDL Process Statement warning at alu_3.vhd(75): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_internal alu_3.vhd(78) " "Warning (10492): VHDL Process Statement warning at alu_3.vhd(78): signal \"r_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux alu_3.vhd(86) " "Warning (10492): VHDL Process Statement warning at alu_3.vhd(86): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst2 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst2\"" {  } { { "PUC1-24.bdf" "inst2" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 344 1160 1272 432 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst2 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst2\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 344 1160 1272 432 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst2 " "Info: Instantiated megafunction \"BUSMUX:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 344 1160 1272 432 "inst2" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst2\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/users/user/desktop/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst2\|lpm_mux:\$00000 BUSMUX:inst2 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst2\"" {  } { { "busmux.tdf" "" { Text "c:/users/user/desktop/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 344 1160 1272 432 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Info: Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/mux_smc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc BUSMUX:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated " "Info: Elaborating entity \"mux_smc\" for hierarchy \"BUSMUX:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/users/user/desktop/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_2k_16 rom_2k_16:inst7 " "Info: Elaborating entity \"rom_2k_16\" for hierarchy \"rom_2k_16:inst7\"" {  } { { "PUC1-24.bdf" "inst7" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 608 1136 1352 744 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_2k_16:inst7\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"rom_2k_16:inst7\|altsyncram:altsyncram_component\"" {  } { { "rom_2k_16.vhd" "altsyncram_component" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/rom_2k_16.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_2k_16:inst7\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"rom_2k_16:inst7\|altsyncram:altsyncram_component\"" {  } { { "rom_2k_16.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/rom_2k_16.vhd" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_2k_16:inst7\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"rom_2k_16:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../Downloads/program-1 (1).mif " "Info: Parameter \"init_file\" = \"../../../Downloads/program-1 (1).mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Info: Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom_2k_16.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/rom_2k_16.vhd" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif " "Warning: Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif" {  } { { "db/altsyncram_gla1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_gla1.tdf" 361 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif " "Warning: Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif" {  } { { "db/altsyncram_gla1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_gla1.tdf" 364 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif " "Warning: Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif" {  } { { "db/altsyncram_gla1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_gla1.tdf" 367 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif " "Warning: Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif" {  } { { "db/altsyncram_gla1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_gla1.tdf" 370 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif " "Warning: Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif" {  } { { "db/altsyncram_gla1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_gla1.tdf" 373 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif " "Warning: Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif" {  } { { "db/altsyncram_gla1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_gla1.tdf" 376 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif " "Warning: Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif" {  } { { "db/altsyncram_gla1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_gla1.tdf" 379 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif " "Warning: Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif" {  } { { "db/altsyncram_gla1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_gla1.tdf" 382 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif " "Warning: Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif" {  } { { "db/altsyncram_gla1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_gla1.tdf" 385 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif " "Warning: Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif" {  } { { "db/altsyncram_gla1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_gla1.tdf" 388 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif " "Warning: Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif" {  } { { "db/altsyncram_gla1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_gla1.tdf" 391 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif " "Warning: Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif" {  } { { "db/altsyncram_gla1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_gla1.tdf" 394 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif " "Warning: Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif" {  } { { "db/altsyncram_gla1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_gla1.tdf" 397 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif " "Warning: Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif" {  } { { "db/altsyncram_gla1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_gla1.tdf" 400 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif " "Warning: Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif" {  } { { "db/altsyncram_gla1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_gla1.tdf" 403 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif " "Warning: Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is ../../../Downloads/program-1 (1).mif and the valid value list is UNUSED\|../../../Downloads/program-1 (1).mif" {  } { { "db/altsyncram_gla1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_gla1.tdf" 406 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gla1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gla1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gla1 " "Info: Found entity 1: altsyncram_gla1" {  } { { "db/altsyncram_gla1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_gla1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gla1 rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated " "Info: Elaborating entity \"altsyncram_gla1\" for hierarchy \"rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/user/desktop/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "prog_cnt.vhd 2 1 " "Warning: Using design file prog_cnt.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_cnt-arch1 " "Info: Found design unit 1: prog_cnt-arch1" {  } { { "prog_cnt.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/prog_cnt.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 prog_cnt " "Info: Found entity 1: prog_cnt" {  } { { "prog_cnt.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/prog_cnt.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_cnt prog_cnt:inst4 " "Info: Elaborating entity \"prog_cnt\" for hierarchy \"prog_cnt:inst4\"" {  } { { "PUC1-24.bdf" "inst4" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 640 728 960 768 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "stack.vhd 2 1 " "Warning: Using design file stack.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stack-Behavioral " "Info: Found design unit 1: Stack-Behavioral" {  } { { "stack.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/stack.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Info: Found entity 1: Stack" {  } { { "stack.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/stack.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack Stack:inst14 " "Info: Elaborating entity \"Stack\" for hierarchy \"Stack:inst14\"" {  } { { "PUC1-24.bdf" "inst14" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 816 728 936 944 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ram_256x8.vhd 2 1 " "Warning: Using design file ram_256x8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_256x8-mem_ram " "Info: Found design unit 1: ram_256x8-mem_ram" {  } { { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_256x8 " "Info: Found entity 1: ram_256x8" {  } { { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_256x8 ram_256x8:inst11 " "Info: Elaborating entity \"ram_256x8\" for hierarchy \"ram_256x8:inst11\"" {  } { { "PUC1-24.bdf" "inst11" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 232 112 264 360 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "port_io.vhd 2 1 " "Warning: Using design file port_io.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 port_io-behavior " "Info: Found design unit 1: port_io-behavior" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 port_io " "Info: Found entity 1: port_io" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_io port_io:inst12 " "Info: Elaborating entity \"port_io\" for hierarchy \"port_io:inst12\"" {  } { { "PUC1-24.bdf" "inst12" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 448 104 264 576 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "latch port_io.vhd(29) " "Warning (10036): Verilog HDL or VHDL warning at port_io.vhd(29): object \"latch\" assigned a value but never read" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "port_io port_io.vhd(56) " "Warning (10631): VHDL Process Statement warning at port_io.vhd(56): inferring latch(es) for signal or variable \"port_io\", which holds its previous value in one or more paths through the process" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[0\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[0\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[1\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[1\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[2\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[2\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[3\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[3\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[4\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[4\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[5\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[5\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[6\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[6\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[7\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[7\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_io port_io:inst13 " "Info: Elaborating entity \"port_io\" for hierarchy \"port_io:inst13\"" {  } { { "PUC1-24.bdf" "inst13" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 632 104 264 760 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "latch port_io.vhd(29) " "Warning (10036): Verilog HDL or VHDL warning at port_io.vhd(29): object \"latch\" assigned a value but never read" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "port_io port_io.vhd(56) " "Warning (10631): VHDL Process Statement warning at port_io.vhd(56): inferring latch(es) for signal or variable \"port_io\", which holds its previous value in one or more paths through the process" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[0\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[0\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[1\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[1\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[2\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[2\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[3\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[3\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[4\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[4\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[5\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[5\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[6\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[6\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[7\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[7\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "64 " "Info: Inferred 64 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "ram_256x8:inst11\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram_256x8:inst11\|Mux0\"" {  } { { "ram_256x8.vhd" "Mux0" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram_256x8:inst11\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram_256x8:inst11\|Mux1\"" {  } { { "ram_256x8.vhd" "Mux1" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram_256x8:inst11\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram_256x8:inst11\|Mux2\"" {  } { { "ram_256x8.vhd" "Mux2" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram_256x8:inst11\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram_256x8:inst11\|Mux3\"" {  } { { "ram_256x8.vhd" "Mux3" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram_256x8:inst11\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram_256x8:inst11\|Mux4\"" {  } { { "ram_256x8.vhd" "Mux4" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram_256x8:inst11\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram_256x8:inst11\|Mux5\"" {  } { { "ram_256x8.vhd" "Mux5" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram_256x8:inst11\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram_256x8:inst11\|Mux6\"" {  } { { "ram_256x8.vhd" "Mux6" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram_256x8:inst11\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram_256x8:inst11\|Mux7\"" {  } { { "ram_256x8.vhd" "Mux7" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "prog_cnt:inst4\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"prog_cnt:inst4\|Mux0\"" {  } { { "prog_cnt.vhd" "Mux0" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "prog_cnt:inst4\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"prog_cnt:inst4\|Mux1\"" {  } { { "prog_cnt.vhd" "Mux1" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "prog_cnt:inst4\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"prog_cnt:inst4\|Mux2\"" {  } { { "prog_cnt.vhd" "Mux2" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "prog_cnt:inst4\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"prog_cnt:inst4\|Mux3\"" {  } { { "prog_cnt.vhd" "Mux3" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "prog_cnt:inst4\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"prog_cnt:inst4\|Mux4\"" {  } { { "prog_cnt.vhd" "Mux4" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "prog_cnt:inst4\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"prog_cnt:inst4\|Mux5\"" {  } { { "prog_cnt.vhd" "Mux5" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "prog_cnt:inst4\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"prog_cnt:inst4\|Mux6\"" {  } { { "prog_cnt.vhd" "Mux6" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "prog_cnt:inst4\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"prog_cnt:inst4\|Mux7\"" {  } { { "prog_cnt.vhd" "Mux7" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "prog_cnt:inst4\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"prog_cnt:inst4\|Mux8\"" {  } { { "prog_cnt.vhd" "Mux8" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "prog_cnt:inst4\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"prog_cnt:inst4\|Mux9\"" {  } { { "prog_cnt.vhd" "Mux9" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "prog_cnt:inst4\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"prog_cnt:inst4\|Mux10\"" {  } { { "prog_cnt.vhd" "Mux10" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_3:inst\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_3:inst\|Mux0\"" {  } { { "alu_3.vhd" "Mux0" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_3:inst\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_3:inst\|Mux1\"" {  } { { "alu_3.vhd" "Mux1" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_3:inst\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_3:inst\|Mux2\"" {  } { { "alu_3.vhd" "Mux2" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_3:inst\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_3:inst\|Mux3\"" {  } { { "alu_3.vhd" "Mux3" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_3:inst\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_3:inst\|Mux4\"" {  } { { "alu_3.vhd" "Mux4" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_3:inst\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_3:inst\|Mux5\"" {  } { { "alu_3.vhd" "Mux5" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_3:inst\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_3:inst\|Mux6\"" {  } { { "alu_3.vhd" "Mux6" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_3:inst\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_3:inst\|Mux7\"" {  } { { "alu_3.vhd" "Mux7" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_3:inst\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_3:inst\|Mux8\"" {  } { { "alu_3.vhd" "Mux8" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_bank:inst10\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_bank:inst10\|Mux0\"" {  } { { "reg_bank.vhd" "Mux0" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_bank:inst10\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_bank:inst10\|Mux1\"" {  } { { "reg_bank.vhd" "Mux1" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_bank:inst10\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_bank:inst10\|Mux2\"" {  } { { "reg_bank.vhd" "Mux2" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_bank:inst10\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_bank:inst10\|Mux3\"" {  } { { "reg_bank.vhd" "Mux3" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_bank:inst10\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_bank:inst10\|Mux4\"" {  } { { "reg_bank.vhd" "Mux4" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_bank:inst10\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_bank:inst10\|Mux5\"" {  } { { "reg_bank.vhd" "Mux5" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_bank:inst10\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_bank:inst10\|Mux6\"" {  } { { "reg_bank.vhd" "Mux6" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_bank:inst10\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_bank:inst10\|Mux7\"" {  } { { "reg_bank.vhd" "Mux7" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_bank:inst10\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_bank:inst10\|Mux8\"" {  } { { "reg_bank.vhd" "Mux8" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 79 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_bank:inst10\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_bank:inst10\|Mux9\"" {  } { { "reg_bank.vhd" "Mux9" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 79 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_bank:inst10\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_bank:inst10\|Mux10\"" {  } { { "reg_bank.vhd" "Mux10" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 79 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_bank:inst10\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_bank:inst10\|Mux11\"" {  } { { "reg_bank.vhd" "Mux11" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 79 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_bank:inst10\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_bank:inst10\|Mux12\"" {  } { { "reg_bank.vhd" "Mux12" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 79 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_bank:inst10\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_bank:inst10\|Mux13\"" {  } { { "reg_bank.vhd" "Mux13" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 79 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_bank:inst10\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_bank:inst10\|Mux14\"" {  } { { "reg_bank.vhd" "Mux14" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 79 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_bank:inst10\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_bank:inst10\|Mux15\"" {  } { { "reg_bank.vhd" "Mux15" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 79 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control_unit:inst3\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control_unit:inst3\|Mux0\"" {  } { { "control_unit.vhd" "Mux0" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 204 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control_unit:inst3\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control_unit:inst3\|Mux1\"" {  } { { "control_unit.vhd" "Mux1" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 204 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control_unit:inst3\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control_unit:inst3\|Mux2\"" {  } { { "control_unit.vhd" "Mux2" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 253 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control_unit:inst3\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control_unit:inst3\|Mux3\"" {  } { { "control_unit.vhd" "Mux3" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 253 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control_unit:inst3\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control_unit:inst3\|Mux4\"" {  } { { "control_unit.vhd" "Mux4" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 253 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control_unit:inst3\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control_unit:inst3\|Mux5\"" {  } { { "control_unit.vhd" "Mux5" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control_unit:inst3\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control_unit:inst3\|Mux6\"" {  } { { "control_unit.vhd" "Mux6" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control_unit:inst3\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control_unit:inst3\|Mux7\"" {  } { { "control_unit.vhd" "Mux7" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control_unit:inst3\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control_unit:inst3\|Mux8\"" {  } { { "control_unit.vhd" "Mux8" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control_unit:inst3\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control_unit:inst3\|Mux9\"" {  } { { "control_unit.vhd" "Mux9" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control_unit:inst3\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control_unit:inst3\|Mux10\"" {  } { { "control_unit.vhd" "Mux10" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control_unit:inst3\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control_unit:inst3\|Mux11\"" {  } { { "control_unit.vhd" "Mux11" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control_unit:inst3\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control_unit:inst3\|Mux12\"" {  } { { "control_unit.vhd" "Mux12" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control_unit:inst3\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control_unit:inst3\|Mux13\"" {  } { { "control_unit.vhd" "Mux13" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control_unit:inst3\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control_unit:inst3\|Mux14\"" {  } { { "control_unit.vhd" "Mux14" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control_unit:inst3\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control_unit:inst3\|Mux15\"" {  } { { "control_unit.vhd" "Mux15" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control_unit:inst3\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control_unit:inst3\|Mux16\"" {  } { { "control_unit.vhd" "Mux16" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control_unit:inst3\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control_unit:inst3\|Mux17\"" {  } { { "control_unit.vhd" "Mux17" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control_unit:inst3\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control_unit:inst3\|Mux18\"" {  } { { "control_unit.vhd" "Mux18" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "control_unit:inst3\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"control_unit:inst3\|Mux19\"" {  } { { "control_unit.vhd" "Mux19" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_256x8:inst11\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"ram_256x8:inst11\|lpm_mux:Mux0\"" {  } { { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_256x8:inst11\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"ram_256x8:inst11\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dqc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_dqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dqc " "Info: Found entity 1: mux_dqc" {  } { { "db/mux_dqc.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/mux_dqc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "prog_cnt:inst4\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"prog_cnt:inst4\|lpm_mux:Mux0\"" {  } { { "prog_cnt.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prog_cnt:inst4\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"prog_cnt:inst4\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "prog_cnt.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Info: Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/mux_umc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_3:inst\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"alu_3:inst\|lpm_mux:Mux0\"" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_3:inst\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"alu_3:inst\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Info: Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/mux_joc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_3:inst\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"alu_3:inst\|lpm_mux:Mux1\"" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_3:inst\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"alu_3:inst\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_3:inst\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"alu_3:inst\|lpm_mux:Mux2\"" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_3:inst\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"alu_3:inst\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_3:inst\|lpm_mux:Mux8 " "Info: Elaborated megafunction instantiation \"alu_3:inst\|lpm_mux:Mux8\"" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_3:inst\|lpm_mux:Mux8 " "Info: Instantiated megafunction \"alu_3:inst\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_bank:inst10\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"reg_bank:inst10\|lpm_mux:Mux0\"" {  } { { "reg_bank.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 78 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_bank:inst10\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"reg_bank:inst10\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "reg_bank.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 78 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Info: Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/mux_3nc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:inst3\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"control_unit:inst3\|lpm_mux:Mux0\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 204 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:inst3\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"control_unit:inst3\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 204 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:inst3\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"control_unit:inst3\|lpm_mux:Mux1\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 204 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:inst3\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"control_unit:inst3\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 204 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:inst3\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"control_unit:inst3\|lpm_mux:Mux2\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 253 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:inst3\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"control_unit:inst3\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 253 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:inst3\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"control_unit:inst3\|lpm_mux:Mux3\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 253 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:inst3\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"control_unit:inst3\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 253 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:inst3\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"control_unit:inst3\|lpm_mux:Mux4\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 253 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:inst3\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"control_unit:inst3\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 253 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:inst3\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"control_unit:inst3\|lpm_mux:Mux5\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:inst3\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"control_unit:inst3\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:inst3\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"control_unit:inst3\|lpm_mux:Mux6\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:inst3\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"control_unit:inst3\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:inst3\|lpm_mux:Mux8 " "Info: Elaborated megafunction instantiation \"control_unit:inst3\|lpm_mux:Mux8\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:inst3\|lpm_mux:Mux8 " "Info: Instantiated megafunction \"control_unit:inst3\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:inst3\|lpm_mux:Mux12 " "Info: Elaborated megafunction instantiation \"control_unit:inst3\|lpm_mux:Mux12\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:inst3\|lpm_mux:Mux12 " "Info: Instantiated megafunction \"control_unit:inst3\|lpm_mux:Mux12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:inst3\|lpm_mux:Mux14 " "Info: Elaborated megafunction instantiation \"control_unit:inst3\|lpm_mux:Mux14\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:inst3\|lpm_mux:Mux14 " "Info: Instantiated megafunction \"control_unit:inst3\|lpm_mux:Mux14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:inst3\|lpm_mux:Mux15 " "Info: Elaborated megafunction instantiation \"control_unit:inst3\|lpm_mux:Mux15\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:inst3\|lpm_mux:Mux15 " "Info: Instantiated megafunction \"control_unit:inst3\|lpm_mux:Mux15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 146 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 33 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 23:43:33 2024 " "Info: Processing ended: Thu Jul 04 23:43:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
