<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6700/ip/hpm_ptpc_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6700_2ip_2hpm__ptpc__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_ptpc_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6700_2ip_2hpm__ptpc__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_PTPC_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_PTPC_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>        __RW uint32_t CTRL0;                   <span class="comment">/* 0x0: Control Register 0 */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>        __RW uint32_t CTRL1;                   <span class="comment">/* 0x4: Control Register 1 */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>        __R  uint32_t TIMEH;                   <span class="comment">/* 0x8: timestamp high */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>        __R  uint32_t TIMEL;                   <span class="comment">/* 0xC: timestamp low */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>        __RW uint32_t TS_UPDTH;                <span class="comment">/* 0x10: timestamp update high */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>        __RW uint32_t TS_UPDTL;                <span class="comment">/* 0x14: timestamp update low */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>        __RW uint32_t ADDEND;                  <span class="comment">/* 0x18:  */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>        __RW uint32_t TARH;                    <span class="comment">/* 0x1C:  */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>        __RW uint32_t TARL;                    <span class="comment">/* 0x20:  */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>        __R  uint8_t  RESERVED0[8];            <span class="comment">/* 0x24 - 0x2B: Reserved */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>        __RW uint32_t PPS_CTRL;                <span class="comment">/* 0x2C:  */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>        __R  uint32_t CAPT_SNAPH;              <span class="comment">/* 0x30:  */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>        __RW uint32_t CAPT_SNAPL;              <span class="comment">/* 0x34:  */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>        __R  uint8_t  RESERVED1[4040];         <span class="comment">/* 0x38 - 0xFFF: Reserved */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structPTPC__Type.html#adbdac963c3209f63a54388c4ba9e9984">   28</a></span>    } PTPC[2];</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    __RW uint32_t TIME_SEL;                    <span class="comment">/* 0x2000:  */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    __W  uint32_t INT_STS;                     <span class="comment">/* 0x2004:  */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    __RW uint32_t INT_EN;                      <span class="comment">/* 0x2008:  */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    __R  uint8_t  RESERVED0[4084];             <span class="comment">/* 0x200C - 0x2FFF: Reserved */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    __RW uint32_t PTPC_CAN_TS_SEL;             <span class="comment">/* 0x3000:  */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>} <a class="code hl_struct" href="structPTPC__Type.html">PTPC_Type</a>;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/* Bitfield definition for register of struct array PTPC: CTRL0 */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/*</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> * SUBSEC_DIGITAL_ROLLOVER (RW)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"> *</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"> * Format for ns counter rollover,</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> * 1-digital, overflow time 1000000000/0x3B9ACA00</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> * 0-binary, overflow time  0x7FFFFFFF</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a86e568124cb3398312b9d7df50f3ddae">   45</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_SUBSEC_DIGITAL_ROLLOVER_MASK (0x200U)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a6a85edf30b99b1f136f8d82d2810f717">   46</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_SUBSEC_DIGITAL_ROLLOVER_SHIFT (9U)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ac306dd867060a505c08d105a970c2273">   47</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_SUBSEC_DIGITAL_ROLLOVER_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_CTRL0_SUBSEC_DIGITAL_ROLLOVER_SHIFT) &amp; PTPC_PTPC_CTRL0_SUBSEC_DIGITAL_ROLLOVER_MASK)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#aaf56879268b20bb4af29af95f79b3d76">   48</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_SUBSEC_DIGITAL_ROLLOVER_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_CTRL0_SUBSEC_DIGITAL_ROLLOVER_MASK) &gt;&gt; PTPC_PTPC_CTRL0_SUBSEC_DIGITAL_ROLLOVER_SHIFT)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/*</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> * CAPT_SNAP_KEEP (RW)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> *</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> * set  will keep capture snap till software read capt_snapl.</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> * If this bit is set, software should read capt_snaph first to avoid wrong result.</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> * If this bit is cleared, capture result will be updated at each capture event</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#add57a522ab22bd2a18572cdd2bf63c31">   57</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_CAPT_SNAP_KEEP_MASK (0x100U)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a07ec7d3422de36b60171c9686c81aca9">   58</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_CAPT_SNAP_KEEP_SHIFT (8U)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a5c147322b90e6c24296b623275554ba4">   59</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_CAPT_SNAP_KEEP_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_CTRL0_CAPT_SNAP_KEEP_SHIFT) &amp; PTPC_PTPC_CTRL0_CAPT_SNAP_KEEP_MASK)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ab205ef4076bc78e2e6607ca938ad61cd">   60</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_CAPT_SNAP_KEEP_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_CTRL0_CAPT_SNAP_KEEP_MASK) &gt;&gt; PTPC_PTPC_CTRL0_CAPT_SNAP_KEEP_SHIFT)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/*</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"> * CAPT_SNAP_POS_EN (RW)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> *</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> * set will use posege of input capture signal to latch timestamp value</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a6e38f0473039f27bd551b27261b6b652">   67</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_CAPT_SNAP_POS_EN_MASK (0x80U)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#adac84dd0d3b3f76d5ce1b9acf5c6f9cc">   68</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_CAPT_SNAP_POS_EN_SHIFT (7U)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a070edde20e810026cb2c4c98089c1d01">   69</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_CAPT_SNAP_POS_EN_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_CTRL0_CAPT_SNAP_POS_EN_SHIFT) &amp; PTPC_PTPC_CTRL0_CAPT_SNAP_POS_EN_MASK)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ac9a67f82d6f0ae2bb892e2f32a30ebf1">   70</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_CAPT_SNAP_POS_EN_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_CTRL0_CAPT_SNAP_POS_EN_MASK) &gt;&gt; PTPC_PTPC_CTRL0_CAPT_SNAP_POS_EN_SHIFT)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/*</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> * CAPT_SNAP_NEG_EN (RW)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> *</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"> */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a7a55eceab59020e71551715fd2236ded">   76</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_CAPT_SNAP_NEG_EN_MASK (0x40U)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ad3905b2deba0427a976a84cb4f2de7b6">   77</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_CAPT_SNAP_NEG_EN_SHIFT (6U)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a55464382e46d49d6894c90e45a1e58d1">   78</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_CAPT_SNAP_NEG_EN_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_CTRL0_CAPT_SNAP_NEG_EN_SHIFT) &amp; PTPC_PTPC_CTRL0_CAPT_SNAP_NEG_EN_MASK)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a8ea4ce474c38ac2d420091bcd2627de4">   79</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_CAPT_SNAP_NEG_EN_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_CTRL0_CAPT_SNAP_NEG_EN_MASK) &gt;&gt; PTPC_PTPC_CTRL0_CAPT_SNAP_NEG_EN_SHIFT)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/*</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> * COMP_EN (RW)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> *</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * set to enable compare, will be cleared by HW when compare event triggered</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a33710481eb26dd2aad175bcd8130a461">   86</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_COMP_EN_MASK (0x10U)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#af78b0f48180a6c0b1b91571ccf427afb">   87</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_COMP_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a4f7d9a5c0c8b5e8c5aee235fad928341">   88</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_COMP_EN_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_CTRL0_COMP_EN_SHIFT) &amp; PTPC_PTPC_CTRL0_COMP_EN_MASK)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a860bb51333013a88e75bc2c12a6eccce">   89</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_COMP_EN_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_CTRL0_COMP_EN_MASK) &gt;&gt; PTPC_PTPC_CTRL0_COMP_EN_SHIFT)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/*</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> * UPDATE_TIMER (WO)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> *</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> * update timer with +/- ts_updt, pulse, clear after set</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#aa51878e2b2e24fbb7283ceadb855b112">   96</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_UPDATE_TIMER_MASK (0x8U)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a74ee844d4e6d636f93d727795885a2ab">   97</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_UPDATE_TIMER_SHIFT (3U)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ac3e976c63825b3c0dbd0780e7c7a260e">   98</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_UPDATE_TIMER_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_CTRL0_UPDATE_TIMER_SHIFT) &amp; PTPC_PTPC_CTRL0_UPDATE_TIMER_MASK)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ac16631013dce6cad7d99cfcf19bc9e88">   99</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_UPDATE_TIMER_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_CTRL0_UPDATE_TIMER_MASK) &gt;&gt; PTPC_PTPC_CTRL0_UPDATE_TIMER_SHIFT)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">/*</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> * INIT_TIMER (WO)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> *</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> * initial timer with ts_updt, pulse, clear after set</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> */</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a7dc06fbabb63378e5f9c9ed6759b6bd8">  106</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_INIT_TIMER_MASK (0x4U)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a2a8cb4e1bd72cdd3439f8fdc7f0acce8">  107</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_INIT_TIMER_SHIFT (2U)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#afefed2f812956faa91a25c0a55e559a9">  108</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_INIT_TIMER_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_CTRL0_INIT_TIMER_SHIFT) &amp; PTPC_PTPC_CTRL0_INIT_TIMER_MASK)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a01be0a415baa9d8d6af34f86172d300c">  109</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_INIT_TIMER_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_CTRL0_INIT_TIMER_MASK) &gt;&gt; PTPC_PTPC_CTRL0_INIT_TIMER_SHIFT)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">/*</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> * FINE_COARSE_SEL (RW)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> *</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> * 0: coarse update, ns counter add ss_incr[7:0] each clk</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> * 1: fine update, ns counter add ss_incr[7:0] each time addend counter overflow</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a3e976accd405e906359b3edebbed3948">  117</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_FINE_COARSE_SEL_MASK (0x2U)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#abc06331f175321f35f924ffc22b9687d">  118</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_FINE_COARSE_SEL_SHIFT (1U)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#acc6e8b7a1a816e72e3a9460acc0def61">  119</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_FINE_COARSE_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_CTRL0_FINE_COARSE_SEL_SHIFT) &amp; PTPC_PTPC_CTRL0_FINE_COARSE_SEL_MASK)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ad22c0a4bbbf4f83516b26304b79e9e65">  120</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_FINE_COARSE_SEL_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_CTRL0_FINE_COARSE_SEL_MASK) &gt;&gt; PTPC_PTPC_CTRL0_FINE_COARSE_SEL_SHIFT)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">/*</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * TIMER_ENABLE (RW)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> *</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#adc04e19dc820a45e1435aae02cbe2a5d">  126</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_TIMER_ENABLE_MASK (0x1U)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a4f130df708e1a09d02c4e140b2c191a9">  127</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_TIMER_ENABLE_SHIFT (0U)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a375b36562a6ae45bc19613958218b4fd">  128</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_TIMER_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_CTRL0_TIMER_ENABLE_SHIFT) &amp; PTPC_PTPC_CTRL0_TIMER_ENABLE_MASK)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a3a4d2597301578a1f48fb0af37661a20">  129</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL0_TIMER_ENABLE_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_CTRL0_TIMER_ENABLE_MASK) &gt;&gt; PTPC_PTPC_CTRL0_TIMER_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/* Bitfield definition for register of struct array PTPC: CTRL1 */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/*</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> * SS_INCR (RW)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> *</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> * constant value used to add ns counter;</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * such as for 50MHz timer clock, set it to 8&#39;d20</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a775187972adbff4e1f2ca84367f8ca10">  138</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL1_SS_INCR_MASK (0xFFU)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ad84cbd55e9db84c57e7f64b9ca5f6ff8">  139</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL1_SS_INCR_SHIFT (0U)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a943e48bf2c600feb0d83b313abab4469">  140</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL1_SS_INCR_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_CTRL1_SS_INCR_SHIFT) &amp; PTPC_PTPC_CTRL1_SS_INCR_MASK)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#af2a550b5213d64780123ad60a7645ce9">  141</a></span><span class="preprocessor">#define PTPC_PTPC_CTRL1_SS_INCR_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_CTRL1_SS_INCR_MASK) &gt;&gt; PTPC_PTPC_CTRL1_SS_INCR_SHIFT)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/* Bitfield definition for register of struct array PTPC: TIMEH */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/*</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * TIMESTAMP_HIGH (RO)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> *</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> */</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a1415f196c4a785f578f44248a76c1439">  148</a></span><span class="preprocessor">#define PTPC_PTPC_TIMEH_TIMESTAMP_HIGH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a2e7764d758801833ec15d273c1dbb50e">  149</a></span><span class="preprocessor">#define PTPC_PTPC_TIMEH_TIMESTAMP_HIGH_SHIFT (0U)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a3a0364f0dfad973ce4aac16c275c1a64">  150</a></span><span class="preprocessor">#define PTPC_PTPC_TIMEH_TIMESTAMP_HIGH_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_TIMEH_TIMESTAMP_HIGH_MASK) &gt;&gt; PTPC_PTPC_TIMEH_TIMESTAMP_HIGH_SHIFT)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/* Bitfield definition for register of struct array PTPC: TIMEL */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">/*</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> * TIMESTAMP_LOW (RO)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> *</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#af7ce95cd221a5d54f2b4efea2bfa049a">  157</a></span><span class="preprocessor">#define PTPC_PTPC_TIMEL_TIMESTAMP_LOW_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a3f18a199f155b9bbded1b452083ec504">  158</a></span><span class="preprocessor">#define PTPC_PTPC_TIMEL_TIMESTAMP_LOW_SHIFT (0U)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a4d2454381f5f42912f2839784f175367">  159</a></span><span class="preprocessor">#define PTPC_PTPC_TIMEL_TIMESTAMP_LOW_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_TIMEL_TIMESTAMP_LOW_MASK) &gt;&gt; PTPC_PTPC_TIMEL_TIMESTAMP_LOW_SHIFT)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">/* Bitfield definition for register of struct array PTPC: TS_UPDTH */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">/*</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> * SEC_UPDATE (RW)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> *</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * together with ts_updtl, used to initial or update timestamp</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a3107b36b6beb5a6e1d7811b9729b96dc">  167</a></span><span class="preprocessor">#define PTPC_PTPC_TS_UPDTH_SEC_UPDATE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#aa680ecad495e6f04141af40005f09058">  168</a></span><span class="preprocessor">#define PTPC_PTPC_TS_UPDTH_SEC_UPDATE_SHIFT (0U)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a35d7f3bb762f647a2646b13ab2712f07">  169</a></span><span class="preprocessor">#define PTPC_PTPC_TS_UPDTH_SEC_UPDATE_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_TS_UPDTH_SEC_UPDATE_SHIFT) &amp; PTPC_PTPC_TS_UPDTH_SEC_UPDATE_MASK)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a33f988832f4b4a6362c178aa82a9dd84">  170</a></span><span class="preprocessor">#define PTPC_PTPC_TS_UPDTH_SEC_UPDATE_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_TS_UPDTH_SEC_UPDATE_MASK) &gt;&gt; PTPC_PTPC_TS_UPDTH_SEC_UPDATE_SHIFT)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">/* Bitfield definition for register of struct array PTPC: TS_UPDTL */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">/*</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * ADD_SUB (RW)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> *</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> * 1 for sub; 0 for add, used only at update</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#aff83680c86d297bc60ecf172d148c737">  178</a></span><span class="preprocessor">#define PTPC_PTPC_TS_UPDTL_ADD_SUB_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a1856ceeda45aeb4cfb52d6b82259ac1e">  179</a></span><span class="preprocessor">#define PTPC_PTPC_TS_UPDTL_ADD_SUB_SHIFT (31U)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a28c7a1b8e76575c961568c3fa5f7ec32">  180</a></span><span class="preprocessor">#define PTPC_PTPC_TS_UPDTL_ADD_SUB_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_TS_UPDTL_ADD_SUB_SHIFT) &amp; PTPC_PTPC_TS_UPDTL_ADD_SUB_MASK)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a27f1a04a73f1d1f6c0752f388696586f">  181</a></span><span class="preprocessor">#define PTPC_PTPC_TS_UPDTL_ADD_SUB_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_TS_UPDTL_ADD_SUB_MASK) &gt;&gt; PTPC_PTPC_TS_UPDTL_ADD_SUB_SHIFT)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">/*</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> * NS_UPDATE (RW)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> *</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a078b8acbab4ee003e92ff931542238be">  187</a></span><span class="preprocessor">#define PTPC_PTPC_TS_UPDTL_NS_UPDATE_MASK (0x7FFFFFFFUL)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a950ee80bd2f924b6247f1fd2d8a1dc73">  188</a></span><span class="preprocessor">#define PTPC_PTPC_TS_UPDTL_NS_UPDATE_SHIFT (0U)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#acd653952446068f3908dc6505f3e1bf5">  189</a></span><span class="preprocessor">#define PTPC_PTPC_TS_UPDTL_NS_UPDATE_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_TS_UPDTL_NS_UPDATE_SHIFT) &amp; PTPC_PTPC_TS_UPDTL_NS_UPDATE_MASK)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#aedae90fd8bfa480c4f7e5393de450e29">  190</a></span><span class="preprocessor">#define PTPC_PTPC_TS_UPDTL_NS_UPDATE_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_TS_UPDTL_NS_UPDATE_MASK) &gt;&gt; PTPC_PTPC_TS_UPDTL_NS_UPDATE_SHIFT)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">/* Bitfield definition for register of struct array PTPC: ADDEND */</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">/*</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> * ADDEND (RW)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> *</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> * used in fine update mode only</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a058f7c032155bdfd8e0d4aacbb94b349">  198</a></span><span class="preprocessor">#define PTPC_PTPC_ADDEND_ADDEND_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ac9080d8e4bf693330949f7fc3573ead4">  199</a></span><span class="preprocessor">#define PTPC_PTPC_ADDEND_ADDEND_SHIFT (0U)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#aa4f27bec200ba4a5401f6568e329ad85">  200</a></span><span class="preprocessor">#define PTPC_PTPC_ADDEND_ADDEND_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_ADDEND_ADDEND_SHIFT) &amp; PTPC_PTPC_ADDEND_ADDEND_MASK)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a1e89475a27d1c36370db88b5e35aa937">  201</a></span><span class="preprocessor">#define PTPC_PTPC_ADDEND_ADDEND_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_ADDEND_ADDEND_MASK) &gt;&gt; PTPC_PTPC_ADDEND_ADDEND_SHIFT)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">/* Bitfield definition for register of struct array PTPC: TARH */</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">/*</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> * TARGET_TIME_HIGH (RW)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> *</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * used for generate compare signal if enabled</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> */</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ad87ba220a4cec1263e843e8a1aaf05b8">  209</a></span><span class="preprocessor">#define PTPC_PTPC_TARH_TARGET_TIME_HIGH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a484b8fe888a5a2753fb552f0af5d855e">  210</a></span><span class="preprocessor">#define PTPC_PTPC_TARH_TARGET_TIME_HIGH_SHIFT (0U)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ab79c42f00bbea8f06095533d2899f617">  211</a></span><span class="preprocessor">#define PTPC_PTPC_TARH_TARGET_TIME_HIGH_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_TARH_TARGET_TIME_HIGH_SHIFT) &amp; PTPC_PTPC_TARH_TARGET_TIME_HIGH_MASK)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a22f0620cb0f0e962e5593639dc52be0e">  212</a></span><span class="preprocessor">#define PTPC_PTPC_TARH_TARGET_TIME_HIGH_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_TARH_TARGET_TIME_HIGH_MASK) &gt;&gt; PTPC_PTPC_TARH_TARGET_TIME_HIGH_SHIFT)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">/* Bitfield definition for register of struct array PTPC: TARL */</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">/*</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> * TARGET_TIME_LOW (RW)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> *</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> */</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#aa590a7e01ec4f321484be64d26bceb20">  219</a></span><span class="preprocessor">#define PTPC_PTPC_TARL_TARGET_TIME_LOW_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#afbb2bc85de596573fc477e99f56af8c2">  220</a></span><span class="preprocessor">#define PTPC_PTPC_TARL_TARGET_TIME_LOW_SHIFT (0U)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#af8857ecbf83b0781b35a179e7683d90f">  221</a></span><span class="preprocessor">#define PTPC_PTPC_TARL_TARGET_TIME_LOW_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_TARL_TARGET_TIME_LOW_SHIFT) &amp; PTPC_PTPC_TARL_TARGET_TIME_LOW_MASK)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a828638818d4217149fdf520e5c7f8e67">  222</a></span><span class="preprocessor">#define PTPC_PTPC_TARL_TARGET_TIME_LOW_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_TARL_TARGET_TIME_LOW_MASK) &gt;&gt; PTPC_PTPC_TARL_TARGET_TIME_LOW_SHIFT)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">/* Bitfield definition for register of struct array PTPC: PPS_CTRL */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">/*</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> * PPS_CTRL (RW)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> *</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> */</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ab180823109c7ae435fdd3738a38298b9">  229</a></span><span class="preprocessor">#define PTPC_PTPC_PPS_CTRL_PPS_CTRL_MASK (0xFU)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a39eccb070db503db5bf33ce72f22df5e">  230</a></span><span class="preprocessor">#define PTPC_PTPC_PPS_CTRL_PPS_CTRL_SHIFT (0U)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a1d1ef07ece20d2e30d496b5140e69881">  231</a></span><span class="preprocessor">#define PTPC_PTPC_PPS_CTRL_PPS_CTRL_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_PPS_CTRL_PPS_CTRL_SHIFT) &amp; PTPC_PTPC_PPS_CTRL_PPS_CTRL_MASK)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a5538618a8eab350db60301a39dd25bfa">  232</a></span><span class="preprocessor">#define PTPC_PTPC_PPS_CTRL_PPS_CTRL_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_PPS_CTRL_PPS_CTRL_MASK) &gt;&gt; PTPC_PTPC_PPS_CTRL_PPS_CTRL_SHIFT)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">/* Bitfield definition for register of struct array PTPC: CAPT_SNAPH */</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">/*</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> * CAPT_SNAP_HIGH (RO)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> *</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * take snapshot for input capture signal, at pos or neg or both;</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> * the result can be kept or updated at each event according to cfg0.bit8</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> */</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a85c7d73822cba448539af953a19157ee">  241</a></span><span class="preprocessor">#define PTPC_PTPC_CAPT_SNAPH_CAPT_SNAP_HIGH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a63c52665d6b68233e12065681c9ff8ae">  242</a></span><span class="preprocessor">#define PTPC_PTPC_CAPT_SNAPH_CAPT_SNAP_HIGH_SHIFT (0U)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a2cff7013c4bffdcc73730a7347cd823f">  243</a></span><span class="preprocessor">#define PTPC_PTPC_CAPT_SNAPH_CAPT_SNAP_HIGH_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_CAPT_SNAPH_CAPT_SNAP_HIGH_MASK) &gt;&gt; PTPC_PTPC_CAPT_SNAPH_CAPT_SNAP_HIGH_SHIFT)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">/* Bitfield definition for register of struct array PTPC: CAPT_SNAPL */</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">/*</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> * CAPT_SNAP_LOW (RW)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> *</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> */</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a5651c668f8e0c4b868a55861946daa78">  250</a></span><span class="preprocessor">#define PTPC_PTPC_CAPT_SNAPL_CAPT_SNAP_LOW_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a8ba8ab1db5138ea9f35ac1914a6fa57e">  251</a></span><span class="preprocessor">#define PTPC_PTPC_CAPT_SNAPL_CAPT_SNAP_LOW_SHIFT (0U)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#aa58418cacb17cc978054cbd862562440">  252</a></span><span class="preprocessor">#define PTPC_PTPC_CAPT_SNAPL_CAPT_SNAP_LOW_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_CAPT_SNAPL_CAPT_SNAP_LOW_SHIFT) &amp; PTPC_PTPC_CAPT_SNAPL_CAPT_SNAP_LOW_MASK)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a689cb82cfa9ef4a3ee480a58f9077feb">  253</a></span><span class="preprocessor">#define PTPC_PTPC_CAPT_SNAPL_CAPT_SNAP_LOW_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_CAPT_SNAPL_CAPT_SNAP_LOW_MASK) &gt;&gt; PTPC_PTPC_CAPT_SNAPL_CAPT_SNAP_LOW_SHIFT)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">/* Bitfield definition for register: TIME_SEL */</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">/*</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> * CAN3_TIME_SEL (RW)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> *</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> */</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a6a56b975bdd3c909795e6ca54398f7b3">  260</a></span><span class="preprocessor">#define PTPC_TIME_SEL_CAN3_TIME_SEL_MASK (0x8U)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ad9ef189bf57ad2e2b7f1a558cbefdb43">  261</a></span><span class="preprocessor">#define PTPC_TIME_SEL_CAN3_TIME_SEL_SHIFT (3U)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a9a0a7c6bcdcc97834dfbb2d0f8860341">  262</a></span><span class="preprocessor">#define PTPC_TIME_SEL_CAN3_TIME_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_TIME_SEL_CAN3_TIME_SEL_SHIFT) &amp; PTPC_TIME_SEL_CAN3_TIME_SEL_MASK)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a6894c7c3d76684c38b91d041d03691c7">  263</a></span><span class="preprocessor">#define PTPC_TIME_SEL_CAN3_TIME_SEL_GET(x) (((uint32_t)(x) &amp; PTPC_TIME_SEL_CAN3_TIME_SEL_MASK) &gt;&gt; PTPC_TIME_SEL_CAN3_TIME_SEL_SHIFT)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">/*</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * CAN2_TIME_SEL (RW)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> *</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> */</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a5cfe618f26980dcca1135a00d7f3c3fa">  269</a></span><span class="preprocessor">#define PTPC_TIME_SEL_CAN2_TIME_SEL_MASK (0x4U)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a981def21a4a00fbc6fe5487eea491944">  270</a></span><span class="preprocessor">#define PTPC_TIME_SEL_CAN2_TIME_SEL_SHIFT (2U)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a6b90aeb7ed8ef7d3933214ea5b69698d">  271</a></span><span class="preprocessor">#define PTPC_TIME_SEL_CAN2_TIME_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_TIME_SEL_CAN2_TIME_SEL_SHIFT) &amp; PTPC_TIME_SEL_CAN2_TIME_SEL_MASK)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a6a86aeae95ac80a65af3cd39923639fe">  272</a></span><span class="preprocessor">#define PTPC_TIME_SEL_CAN2_TIME_SEL_GET(x) (((uint32_t)(x) &amp; PTPC_TIME_SEL_CAN2_TIME_SEL_MASK) &gt;&gt; PTPC_TIME_SEL_CAN2_TIME_SEL_SHIFT)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">/*</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"> * CAN1_TIME_SEL (RW)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> *</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> */</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#aa01f72aeecff129ea2e2f93459770276">  278</a></span><span class="preprocessor">#define PTPC_TIME_SEL_CAN1_TIME_SEL_MASK (0x2U)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a5b2dff6eef518df185eb63dc15dbea06">  279</a></span><span class="preprocessor">#define PTPC_TIME_SEL_CAN1_TIME_SEL_SHIFT (1U)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ad1b8b1c226e2380f776a4fb0deea2c8e">  280</a></span><span class="preprocessor">#define PTPC_TIME_SEL_CAN1_TIME_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_TIME_SEL_CAN1_TIME_SEL_SHIFT) &amp; PTPC_TIME_SEL_CAN1_TIME_SEL_MASK)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a198e9e12417bcee978e93b66ec1ca128">  281</a></span><span class="preprocessor">#define PTPC_TIME_SEL_CAN1_TIME_SEL_GET(x) (((uint32_t)(x) &amp; PTPC_TIME_SEL_CAN1_TIME_SEL_MASK) &gt;&gt; PTPC_TIME_SEL_CAN1_TIME_SEL_SHIFT)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">/*</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> * CAN0_TIME_SEL (RW)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> *</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> * set to use ptpc1 for canx</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> * clr to use ptpc0 for canx</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> */</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a47cf5668ec3a5ebbee76c579c2027184">  289</a></span><span class="preprocessor">#define PTPC_TIME_SEL_CAN0_TIME_SEL_MASK (0x1U)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ad331e34a885b26f816ccbd681c8e90f7">  290</a></span><span class="preprocessor">#define PTPC_TIME_SEL_CAN0_TIME_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a4693a7efaff92835100738141292ba61">  291</a></span><span class="preprocessor">#define PTPC_TIME_SEL_CAN0_TIME_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_TIME_SEL_CAN0_TIME_SEL_SHIFT) &amp; PTPC_TIME_SEL_CAN0_TIME_SEL_MASK)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a22a43ad3721f324bdfab544bad8ea9bc">  292</a></span><span class="preprocessor">#define PTPC_TIME_SEL_CAN0_TIME_SEL_GET(x) (((uint32_t)(x) &amp; PTPC_TIME_SEL_CAN0_TIME_SEL_MASK) &gt;&gt; PTPC_TIME_SEL_CAN0_TIME_SEL_SHIFT)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">/* Bitfield definition for register: INT_STS */</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">/*</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> * COMP_INT_STS1 (W1C)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> *</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a20e4173d2afeecb3b42a37f31cd561d3">  299</a></span><span class="preprocessor">#define PTPC_INT_STS_COMP_INT_STS1_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a8313eb60e3cd092328c4528dff059e0d">  300</a></span><span class="preprocessor">#define PTPC_INT_STS_COMP_INT_STS1_SHIFT (18U)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a135e8c8881cf7f21db381d56be9ac952">  301</a></span><span class="preprocessor">#define PTPC_INT_STS_COMP_INT_STS1_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_INT_STS_COMP_INT_STS1_SHIFT) &amp; PTPC_INT_STS_COMP_INT_STS1_MASK)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a3c5a516fde7b39808bed66d2b46aa9bb">  302</a></span><span class="preprocessor">#define PTPC_INT_STS_COMP_INT_STS1_GET(x) (((uint32_t)(x) &amp; PTPC_INT_STS_COMP_INT_STS1_MASK) &gt;&gt; PTPC_INT_STS_COMP_INT_STS1_SHIFT)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">/*</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> * CAPTURE_INT_STS1 (W1C)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> *</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a0ec1d2b80c965d5672724f1ada369fc1">  308</a></span><span class="preprocessor">#define PTPC_INT_STS_CAPTURE_INT_STS1_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ac29d00221505387d44715e8ef1c00bdd">  309</a></span><span class="preprocessor">#define PTPC_INT_STS_CAPTURE_INT_STS1_SHIFT (17U)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#af91d971dec0e7b58b71deaab7174f90a">  310</a></span><span class="preprocessor">#define PTPC_INT_STS_CAPTURE_INT_STS1_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_INT_STS_CAPTURE_INT_STS1_SHIFT) &amp; PTPC_INT_STS_CAPTURE_INT_STS1_MASK)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a595f1e095a58320ea20aa5f7a98b6cab">  311</a></span><span class="preprocessor">#define PTPC_INT_STS_CAPTURE_INT_STS1_GET(x) (((uint32_t)(x) &amp; PTPC_INT_STS_CAPTURE_INT_STS1_MASK) &gt;&gt; PTPC_INT_STS_CAPTURE_INT_STS1_SHIFT)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">/*</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> * PPS_INT_STS1 (W1C)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> *</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> */</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a2d7a8fe9cf4bda90978d8bd347050174">  317</a></span><span class="preprocessor">#define PTPC_INT_STS_PPS_INT_STS1_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#aa86bf216854344dc77c9d17f442ddd13">  318</a></span><span class="preprocessor">#define PTPC_INT_STS_PPS_INT_STS1_SHIFT (16U)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a591690515543e2bc1f83a3d50dd7806a">  319</a></span><span class="preprocessor">#define PTPC_INT_STS_PPS_INT_STS1_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_INT_STS_PPS_INT_STS1_SHIFT) &amp; PTPC_INT_STS_PPS_INT_STS1_MASK)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#adc04687710296821632a4844e7f9f3e2">  320</a></span><span class="preprocessor">#define PTPC_INT_STS_PPS_INT_STS1_GET(x) (((uint32_t)(x) &amp; PTPC_INT_STS_PPS_INT_STS1_MASK) &gt;&gt; PTPC_INT_STS_PPS_INT_STS1_SHIFT)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">/*</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> * COMP_INT_STS0 (W1C)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> *</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> */</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ad5055e7b138e06f81d38a18ff64d0f64">  326</a></span><span class="preprocessor">#define PTPC_INT_STS_COMP_INT_STS0_MASK (0x4U)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a4dd911f30b51fb42bac415a80dd6d15a">  327</a></span><span class="preprocessor">#define PTPC_INT_STS_COMP_INT_STS0_SHIFT (2U)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ac36ffdcad5b9ac0a29506e1fc19c751f">  328</a></span><span class="preprocessor">#define PTPC_INT_STS_COMP_INT_STS0_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_INT_STS_COMP_INT_STS0_SHIFT) &amp; PTPC_INT_STS_COMP_INT_STS0_MASK)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ad5c2d2cefda2dc45bb8a2a6755a3f929">  329</a></span><span class="preprocessor">#define PTPC_INT_STS_COMP_INT_STS0_GET(x) (((uint32_t)(x) &amp; PTPC_INT_STS_COMP_INT_STS0_MASK) &gt;&gt; PTPC_INT_STS_COMP_INT_STS0_SHIFT)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">/*</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> * CAPTURE_INT_STS0 (W1C)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> *</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> */</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#af3c1b4c34b44b4bf19711c516daa4c0f">  335</a></span><span class="preprocessor">#define PTPC_INT_STS_CAPTURE_INT_STS0_MASK (0x2U)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ae03b9f5f37252495f657cc10b477646c">  336</a></span><span class="preprocessor">#define PTPC_INT_STS_CAPTURE_INT_STS0_SHIFT (1U)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a28b2d5d1a0103d66835816380d1e519f">  337</a></span><span class="preprocessor">#define PTPC_INT_STS_CAPTURE_INT_STS0_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_INT_STS_CAPTURE_INT_STS0_SHIFT) &amp; PTPC_INT_STS_CAPTURE_INT_STS0_MASK)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a1b4d63289ec89c2c77facc2825394789">  338</a></span><span class="preprocessor">#define PTPC_INT_STS_CAPTURE_INT_STS0_GET(x) (((uint32_t)(x) &amp; PTPC_INT_STS_CAPTURE_INT_STS0_MASK) &gt;&gt; PTPC_INT_STS_CAPTURE_INT_STS0_SHIFT)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">/*</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> * PPS_INT_STS0 (W1C)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> *</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> */</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#af5d9c23ba00ae5a0c4b2700f4690f55c">  344</a></span><span class="preprocessor">#define PTPC_INT_STS_PPS_INT_STS0_MASK (0x1U)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ac40404ebb868bdff622e589c98df5e17">  345</a></span><span class="preprocessor">#define PTPC_INT_STS_PPS_INT_STS0_SHIFT (0U)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a699f59d17554a3f632e66236ebcf7e49">  346</a></span><span class="preprocessor">#define PTPC_INT_STS_PPS_INT_STS0_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_INT_STS_PPS_INT_STS0_SHIFT) &amp; PTPC_INT_STS_PPS_INT_STS0_MASK)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#affb8772086e3612989f7211b646f8ffc">  347</a></span><span class="preprocessor">#define PTPC_INT_STS_PPS_INT_STS0_GET(x) (((uint32_t)(x) &amp; PTPC_INT_STS_PPS_INT_STS0_MASK) &gt;&gt; PTPC_INT_STS_PPS_INT_STS0_SHIFT)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">/* Bitfield definition for register: INT_EN */</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">/*</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> * COMP_INT_STS1 (RW)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> *</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment"> */</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a46feb1faff0c0e7600492b2c77fa0b24">  354</a></span><span class="preprocessor">#define PTPC_INT_EN_COMP_INT_STS1_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a7e367db3becdbb3ec8fbb326645b17b4">  355</a></span><span class="preprocessor">#define PTPC_INT_EN_COMP_INT_STS1_SHIFT (18U)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a6d7be4fdc09725b3965f24e41847b7ea">  356</a></span><span class="preprocessor">#define PTPC_INT_EN_COMP_INT_STS1_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_INT_EN_COMP_INT_STS1_SHIFT) &amp; PTPC_INT_EN_COMP_INT_STS1_MASK)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ac407ce6cfbfcba918671d5f533f7a0e4">  357</a></span><span class="preprocessor">#define PTPC_INT_EN_COMP_INT_STS1_GET(x) (((uint32_t)(x) &amp; PTPC_INT_EN_COMP_INT_STS1_MASK) &gt;&gt; PTPC_INT_EN_COMP_INT_STS1_SHIFT)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">/*</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> * CAPTURE_INT_STS1 (RW)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> *</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a23d8b58a3558107b014ed57b9d0ebea5">  363</a></span><span class="preprocessor">#define PTPC_INT_EN_CAPTURE_INT_STS1_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#abefa3d9af105bfdc905391e7a36919a8">  364</a></span><span class="preprocessor">#define PTPC_INT_EN_CAPTURE_INT_STS1_SHIFT (17U)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#adcf5118022bc7657f5a274fc48b8d0c7">  365</a></span><span class="preprocessor">#define PTPC_INT_EN_CAPTURE_INT_STS1_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_INT_EN_CAPTURE_INT_STS1_SHIFT) &amp; PTPC_INT_EN_CAPTURE_INT_STS1_MASK)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a503908a5db27c9d6d992df25203f7c5e">  366</a></span><span class="preprocessor">#define PTPC_INT_EN_CAPTURE_INT_STS1_GET(x) (((uint32_t)(x) &amp; PTPC_INT_EN_CAPTURE_INT_STS1_MASK) &gt;&gt; PTPC_INT_EN_CAPTURE_INT_STS1_SHIFT)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">/*</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> * PPS_INT_STS1 (RW)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> *</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> */</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a685c8a2ba94a248a2b538749ae3b1e94">  372</a></span><span class="preprocessor">#define PTPC_INT_EN_PPS_INT_STS1_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ac0444f28e1301f4e06da5bde7996cf9b">  373</a></span><span class="preprocessor">#define PTPC_INT_EN_PPS_INT_STS1_SHIFT (16U)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ad3b6311e2438d0d4eed6648e29cffb29">  374</a></span><span class="preprocessor">#define PTPC_INT_EN_PPS_INT_STS1_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_INT_EN_PPS_INT_STS1_SHIFT) &amp; PTPC_INT_EN_PPS_INT_STS1_MASK)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a5dca336d9f9cdc6fcb459078a71cd420">  375</a></span><span class="preprocessor">#define PTPC_INT_EN_PPS_INT_STS1_GET(x) (((uint32_t)(x) &amp; PTPC_INT_EN_PPS_INT_STS1_MASK) &gt;&gt; PTPC_INT_EN_PPS_INT_STS1_SHIFT)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">/*</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * COMP_INT_STS0 (RW)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> *</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> */</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#aac7b69c6a492d1c7d925d28ae3ce0986">  381</a></span><span class="preprocessor">#define PTPC_INT_EN_COMP_INT_STS0_MASK (0x4U)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a9360fabb905f2aa82a1a382b3f0a996e">  382</a></span><span class="preprocessor">#define PTPC_INT_EN_COMP_INT_STS0_SHIFT (2U)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#af3e404f353a5c9ee14e33e18c349692b">  383</a></span><span class="preprocessor">#define PTPC_INT_EN_COMP_INT_STS0_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_INT_EN_COMP_INT_STS0_SHIFT) &amp; PTPC_INT_EN_COMP_INT_STS0_MASK)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#aeac9415b0feb942d166c25f48101b065">  384</a></span><span class="preprocessor">#define PTPC_INT_EN_COMP_INT_STS0_GET(x) (((uint32_t)(x) &amp; PTPC_INT_EN_COMP_INT_STS0_MASK) &gt;&gt; PTPC_INT_EN_COMP_INT_STS0_SHIFT)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span> </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">/*</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"> * CAPTURE_INT_STS0 (RW)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> *</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> */</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a303cf9aec38cf38d3c85944fbb28cc80">  390</a></span><span class="preprocessor">#define PTPC_INT_EN_CAPTURE_INT_STS0_MASK (0x2U)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ae72161b1745922fc270d6d1bcedcd092">  391</a></span><span class="preprocessor">#define PTPC_INT_EN_CAPTURE_INT_STS0_SHIFT (1U)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a47d963d73a64bffa4c93d575201fe701">  392</a></span><span class="preprocessor">#define PTPC_INT_EN_CAPTURE_INT_STS0_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_INT_EN_CAPTURE_INT_STS0_SHIFT) &amp; PTPC_INT_EN_CAPTURE_INT_STS0_MASK)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a8b04f8946cc7cab35289cc8014af793a">  393</a></span><span class="preprocessor">#define PTPC_INT_EN_CAPTURE_INT_STS0_GET(x) (((uint32_t)(x) &amp; PTPC_INT_EN_CAPTURE_INT_STS0_MASK) &gt;&gt; PTPC_INT_EN_CAPTURE_INT_STS0_SHIFT)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">/*</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment"> * PPS_INT_STS0 (RW)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> *</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"> */</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#acbb0ab1b053e07a2f64098391729a20f">  399</a></span><span class="preprocessor">#define PTPC_INT_EN_PPS_INT_STS0_MASK (0x1U)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a2dfd3837a17d48e5790643f60db0c4f3">  400</a></span><span class="preprocessor">#define PTPC_INT_EN_PPS_INT_STS0_SHIFT (0U)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#af9a09737105f6d82b073784c65f7bd22">  401</a></span><span class="preprocessor">#define PTPC_INT_EN_PPS_INT_STS0_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_INT_EN_PPS_INT_STS0_SHIFT) &amp; PTPC_INT_EN_PPS_INT_STS0_MASK)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a3d36ce307daa702f29c8a537feccf84f">  402</a></span><span class="preprocessor">#define PTPC_INT_EN_PPS_INT_STS0_GET(x) (((uint32_t)(x) &amp; PTPC_INT_EN_PPS_INT_STS0_MASK) &gt;&gt; PTPC_INT_EN_PPS_INT_STS0_SHIFT)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span> </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">/* Bitfield definition for register: PTPC_CAN_TS_SEL */</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">/*</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> * TSU_TBIN3_SEL (RW)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"> *</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment"> */</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ad89e88c4403c3189ffc165d1901640c1">  409</a></span><span class="preprocessor">#define PTPC_PTPC_CAN_TS_SEL_TSU_TBIN3_SEL_MASK (0xFC000000UL)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#afa8f7d8b76a43a2d658afb8d507bf011">  410</a></span><span class="preprocessor">#define PTPC_PTPC_CAN_TS_SEL_TSU_TBIN3_SEL_SHIFT (26U)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a24110aa76f848d977bb16c245adbd6ef">  411</a></span><span class="preprocessor">#define PTPC_PTPC_CAN_TS_SEL_TSU_TBIN3_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_CAN_TS_SEL_TSU_TBIN3_SEL_SHIFT) &amp; PTPC_PTPC_CAN_TS_SEL_TSU_TBIN3_SEL_MASK)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a83e6d4851b129119c334dd661ad0d0c2">  412</a></span><span class="preprocessor">#define PTPC_PTPC_CAN_TS_SEL_TSU_TBIN3_SEL_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_CAN_TS_SEL_TSU_TBIN3_SEL_MASK) &gt;&gt; PTPC_PTPC_CAN_TS_SEL_TSU_TBIN3_SEL_SHIFT)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">/*</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> * TSU_TBIN2_SEL (RW)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> *</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment"> */</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a024196c4ebebe1219596d65f98f4c237">  418</a></span><span class="preprocessor">#define PTPC_PTPC_CAN_TS_SEL_TSU_TBIN2_SEL_MASK (0x3F00000UL)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#abf924e1ec28993e1c50c9edca1bcccda">  419</a></span><span class="preprocessor">#define PTPC_PTPC_CAN_TS_SEL_TSU_TBIN2_SEL_SHIFT (20U)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#aca3b89d70c5c76faca9934b4cffb6bc3">  420</a></span><span class="preprocessor">#define PTPC_PTPC_CAN_TS_SEL_TSU_TBIN2_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_CAN_TS_SEL_TSU_TBIN2_SEL_SHIFT) &amp; PTPC_PTPC_CAN_TS_SEL_TSU_TBIN2_SEL_MASK)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a767c464ee292a478516c721e40f5c592">  421</a></span><span class="preprocessor">#define PTPC_PTPC_CAN_TS_SEL_TSU_TBIN2_SEL_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_CAN_TS_SEL_TSU_TBIN2_SEL_MASK) &gt;&gt; PTPC_PTPC_CAN_TS_SEL_TSU_TBIN2_SEL_SHIFT)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">/*</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> * TSU_TBIN1_SEL (RW)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> *</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment"> */</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#aebb0d21426f6a0a5c555cc576e32cdfd">  427</a></span><span class="preprocessor">#define PTPC_PTPC_CAN_TS_SEL_TSU_TBIN1_SEL_MASK (0xFC000UL)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ad5082acf0133d8f8e9591d5691a06eaa">  428</a></span><span class="preprocessor">#define PTPC_PTPC_CAN_TS_SEL_TSU_TBIN1_SEL_SHIFT (14U)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a0fda0224f881d0086f7a22037764a72b">  429</a></span><span class="preprocessor">#define PTPC_PTPC_CAN_TS_SEL_TSU_TBIN1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_CAN_TS_SEL_TSU_TBIN1_SEL_SHIFT) &amp; PTPC_PTPC_CAN_TS_SEL_TSU_TBIN1_SEL_MASK)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a66fc19bc0eb615e5c9eeb7e1d5c66f59">  430</a></span><span class="preprocessor">#define PTPC_PTPC_CAN_TS_SEL_TSU_TBIN1_SEL_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_CAN_TS_SEL_TSU_TBIN1_SEL_MASK) &gt;&gt; PTPC_PTPC_CAN_TS_SEL_TSU_TBIN1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">/*</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> * TSU_TBIN0_SEL (RW)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> *</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> */</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a73cbfa3080ce7f7b939507e3a67fc9f0">  436</a></span><span class="preprocessor">#define PTPC_PTPC_CAN_TS_SEL_TSU_TBIN0_SEL_MASK (0x3F00U)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ae86914ed0028dc7adb05a9a4e50ed2ce">  437</a></span><span class="preprocessor">#define PTPC_PTPC_CAN_TS_SEL_TSU_TBIN0_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a7f6adf3ac0f50b99c2afadb7614e6ca9">  438</a></span><span class="preprocessor">#define PTPC_PTPC_CAN_TS_SEL_TSU_TBIN0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PTPC_PTPC_CAN_TS_SEL_TSU_TBIN0_SEL_SHIFT) &amp; PTPC_PTPC_CAN_TS_SEL_TSU_TBIN0_SEL_MASK)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#abc26757d58fbb737450c2c6b1363a003">  439</a></span><span class="preprocessor">#define PTPC_PTPC_CAN_TS_SEL_TSU_TBIN0_SEL_GET(x) (((uint32_t)(x) &amp; PTPC_PTPC_CAN_TS_SEL_TSU_TBIN0_SEL_MASK) &gt;&gt; PTPC_PTPC_CAN_TS_SEL_TSU_TBIN0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span> </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span> </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">/* PTPC register group index macro definition */</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#ac89f5f31c4919ca2e5128274ab43d6dd">  444</a></span><span class="preprocessor">#define PTPC_PTPC_0 (0UL)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html#a8194a9cb729de5492792f1d85d099f7e">  445</a></span><span class="preprocessor">#define PTPC_PTPC_1 (1UL)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_PTPC_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructPTPC__Type_html"><div class="ttname"><a href="structPTPC__Type.html">PTPC_Type</a></div><div class="ttdef"><b>Definition</b> hpm_ptpc_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_60975241a070090640bc1ccc21d02eb1.html">HPM6700</a></li><li class="navelem"><a class="el" href="dir_9f857975be7088fcc023d43b6486ea0a.html">ip</a></li><li class="navelem"><a class="el" href="HPM6700_2ip_2hpm__ptpc__regs_8h.html">hpm_ptpc_regs.h</a></li>
    <li class="footer">Generated on Mon Dec 30 2024 18:51:58 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
