
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009384                       # Number of seconds simulated
sim_ticks                                  9384050406                       # Number of ticks simulated
final_tick                               521993253294                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194868                       # Simulator instruction rate (inst/s)
host_op_rate                                   250601                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 237094                       # Simulator tick rate (ticks/s)
host_mem_usage                               67347560                       # Number of bytes of host memory used
host_seconds                                 39579.52                       # Real time elapsed on the host
sim_insts                                  7712800937                       # Number of instructions simulated
sim_ops                                    9918681355                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       309632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       159360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       154880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       101888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       189440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       100224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       251136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       190080                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1491712                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       514688                       # Number of bytes written to this memory
system.physmem.bytes_written::total            514688                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2419                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1245                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1210                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          796                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1480                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          783                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1962                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1485                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11654                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4021                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4021                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       504686                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     32995560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       463766                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16982006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       450125                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16504600                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       504686                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10857572                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       395565                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     20187445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       504686                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10680250                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       491046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     26762005                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       422845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     20255646                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               158962488                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       504686                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       463766                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       450125                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       504686                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       395565                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       504686                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       491046                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       422845                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3737405                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54847105                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54847105                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54847105                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       504686                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     32995560                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       463766                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16982006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       450125                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16504600                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       504686                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10857572                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       395565                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     20187445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       504686                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10680250                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       491046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     26762005                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       422845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     20255646                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              213809593                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus0.numCycles                22503719                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         1757658                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1585491                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        94267                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       654415                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          626939                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           96816                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         4168                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     18618196                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11057999                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1757658                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       723755                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2185812                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         296079                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        402834                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1070724                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        94571                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     21406326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.606123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.935102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        19220514     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           77728      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          160060      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           65874      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          363408      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          322615      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           62392      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          131533      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1002202      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     21406326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078105                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491385                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        18516488                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       505944                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2177488                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         7152                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        199248                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       154590                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      12966499                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1447                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        199248                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        18535760                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         350620                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        95835                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2166448                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        58409                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      12958825                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24651                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        21408                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          141                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     15220570                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     61034928                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     61034928                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     13472728                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         1747833                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1513                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          769                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           149243                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      3054685                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1544604                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13896                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        74875                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          12932143                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12426454                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         6573                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1011047                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      2429837                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     21406326                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580504                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.378250                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16994632     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1318338      6.16%     85.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1085243      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       468017      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       594733      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       575805      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       327541      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        25760      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        16257      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     21406326                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31487     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        245047     86.37%     97.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7173      2.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      7799564     62.77%     62.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       108306      0.87%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2977120     23.96%     87.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1540720     12.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12426454                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.552196                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             283707                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022831                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     46549514                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     13945052                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12319136                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12710161                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        21967                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       120342                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          347                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10289                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1103                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        199248                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         318808                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16167                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     12933670                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          135                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      3054685                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1544604                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          769                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10968                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          347                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        53917                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        56302                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       110219                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12338350                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2966971                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        88104                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             4507533                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1616349                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1540562                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.548280                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12319583                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12319136                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          6653693                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         13115912                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.547427                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507299                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11751451                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1183400                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        96101                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     21207078                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.554129                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.377841                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     16947242     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1553203      7.32%     87.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       729371      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       721246      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       195797      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       839278      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        62770      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        45798      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       112373      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     21207078                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11751451                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               4468658                       # Number of memory references committed
system.switch_cpus0.commit.loads              2934343                       # Number of loads committed
system.switch_cpus0.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1551996                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         10449671                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       113801                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       112373                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            34029530                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           26068986                       # The number of ROB writes
system.switch_cpus0.timesIdled                 410242                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1097393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11751451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.250371                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.250371                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.444371                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.444371                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60990901                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       14310909                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       15433186                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                22503719                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1835018                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1505076                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       182842                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       778613                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          718462                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          187609                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8106                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     17584716                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10432921                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1835018                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       906071                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2297238                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         515109                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        527405                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1084912                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       181369                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     20738711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.965588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        18441473     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          248201      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          289599      1.40%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          158737      0.77%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          184073      0.89%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          100675      0.49%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           67985      0.33%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          176025      0.85%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1071943      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     20738711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081543                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463609                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        17442374                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       672794                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2279483                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        16601                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        327456                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       297206                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1897                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      12734972                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10021                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        327456                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        17468789                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         213768                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       384028                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2270636                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        74031                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      12726520                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         18600                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        35228                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     17690173                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     59261082                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     59261082                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15114351                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2575822                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3352                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1879                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           201843                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1217729                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       661833                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        17515                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       145162                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12706259                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12010915                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        15791                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1577940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3653769                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          391                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     20738711                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579154                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268254                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     15673715     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2039539      9.83%     85.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1094586      5.28%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       758470      3.66%     94.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       661343      3.19%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       337334      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        81020      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        53000      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        39704      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     20738711                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2970     11.45%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         11251     43.37%     54.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11722     45.18%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10054923     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       187729      1.56%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1471      0.01%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1110299      9.24%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       656493      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12010915                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533730                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              25943                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002160                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     44802275                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14287689                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     11812411                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12036858                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        30254                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       216111                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        13704                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          736                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        327456                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         170527                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12039                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12709641                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         2853                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1217729                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       661833                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1878                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          8583                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          132                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106018                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       102067                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       208085                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     11833921                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1043589                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       176994                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1699874                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1656129                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            656285                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525865                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              11812687                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             11812411                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7022673                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         18389389                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524909                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381887                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8876590                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     10889543                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1820301                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2970                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       183777                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     20411255                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533507                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.352292                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     15962647     78.21%     78.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2062549     10.10%     88.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       864963      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       519117      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       360037      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       232269      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       121066      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        97028      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       191579      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     20411255                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8876590                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10889543                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1649747                       # Number of memory references committed
system.switch_cpus1.commit.loads              1001618                       # Number of loads committed
system.switch_cpus1.commit.membars               1482                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1558313                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9817366                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       221444                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       191579                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            32929455                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           25747156                       # The number of ROB writes
system.switch_cpus1.timesIdled                 271405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1765008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8876590                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10889543                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8876590                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.535176                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.535176                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.394450                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.394450                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        53387351                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16398877                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       11886656                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2966                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                22503719                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1836382                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1504732                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       182581                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       773751                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          717705                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          188458                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8099                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     17592075                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10450771                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1836382                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       906163                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2299999                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         516673                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        522877                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1085650                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       181266                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     20746110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.967609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        18446111     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          248857      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          288038      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          158547      0.76%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          183904      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          100550      0.48%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           68186      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          177560      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1074357      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     20746110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081603                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464402                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        17448742                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       669200                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2282059                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        16847                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        329259                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       298847                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1900                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12762209                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10008                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        329259                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        17475409                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         191813                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       401807                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2273260                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        74559                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12754097                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         18879                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        35307                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     17720516                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     59393354                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     59393354                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15123878                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2596638                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3371                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1895                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           201374                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1222211                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       664234                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        17735                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       145977                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12734373                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3378                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12034892                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        16757                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1598445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3692257                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          408                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     20746110                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580104                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.269614                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     15675108     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2039978      9.83%     85.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1096219      5.28%     90.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       757165      3.65%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       663738      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       339735      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        81532      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        52918      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        39717      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     20746110                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2850     10.79%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         11792     44.65%     55.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        11768     44.56%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10072133     83.69%     83.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       188096      1.56%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1472      0.01%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1114420      9.26%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       658771      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12034892                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534796                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              26410                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002194                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     44859061                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14336329                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     11832610                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12061302                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        30742                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       219947                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        15693                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          736                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        329259                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         149272                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11658                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12737775                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         4088                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1222211                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       664234                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1895                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          8014                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       105268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       102796                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       208064                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11855757                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1046056                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       179135                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1704623                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1658021                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            658567                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.526835                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              11832832                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             11832610                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7032653                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         18427935                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.525807                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381630                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8882134                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     10896461                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1841376                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         2970                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       183526                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     20416851                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533699                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.353064                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     15966967     78.20%     78.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2063423     10.11%     88.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       864974      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       518818      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       359787      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       231883      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       121358      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        97203      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       192438      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     20416851                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8882134                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      10896461                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1650805                       # Number of memory references committed
system.switch_cpus2.commit.loads              1002264                       # Number of loads committed
system.switch_cpus2.commit.membars               1482                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1559339                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          9823587                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       221594                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       192438                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            32962185                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           25804949                       # The number of ROB writes
system.switch_cpus2.timesIdled                 271976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1757609                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8882134                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             10896461                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8882134                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.533594                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.533594                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.394696                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.394696                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        53480396                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16421737                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       11907433                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          2966                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                22503719                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2042986                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1700833                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       187691                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       775006                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          744956                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          219449                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8723                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     17773556                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11208252                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2042986                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       964405                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2335555                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         524068                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        566655                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1105570                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       179400                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     21010430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.655752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.031598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        18674875     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          142772      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          179795      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          287716      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          120483      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          154639      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          180622      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           82957      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1186571      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     21010430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090784                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.498062                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        17668710                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       681812                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2324343                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1177                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        334380                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       310907                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13701142                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        334380                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        17687082                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          57467                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       573950                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2307121                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        50423                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13616628                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          7370                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        34904                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19014797                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     63316130                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     63316130                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15870154                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3144643                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3293                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1718                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           177474                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1277619                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       666148                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         7564                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       151784                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13291814                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3305                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         12738552                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        13635                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1637807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3352855                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          130                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     21010430                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.606297                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.327188                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     15613186     74.31%     74.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2461398     11.72%     86.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1006484      4.79%     90.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       564061      2.68%     93.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       763793      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       235979      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       231608      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       124080      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         9841      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     21010430                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          87978     78.92%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         12110     10.86%     89.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        11392     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10731124     84.24%     84.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       173864      1.36%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1574      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1168224      9.17%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       663766      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      12738552                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.566064                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             111480                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008751                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     46612649                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14933006                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12404431                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12850032                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         9518                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       246093                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10541                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        334380                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          43750                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5597                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13295124                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        10478                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1277619                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       666148                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1719                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4870                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           82                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       110359                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       105877                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       216236                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12515634                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1148873                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       222918                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1812521                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1769217                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            663648                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.556158                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12404540                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12404431                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7430754                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         19967311                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.551217                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372146                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9233183                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11377476                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1917686                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3175                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       189066                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     20676050                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.550273                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.370319                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     15858219     76.70%     76.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2442495     11.81%     88.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       887093      4.29%     92.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       441723      2.14%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       403168      1.95%     96.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       169299      0.82%     97.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       168103      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        79759      0.39%     98.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       226191      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     20676050                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9233183                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11377476                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1687133                       # Number of memory references committed
system.switch_cpus3.commit.loads              1031526                       # Number of loads committed
system.switch_cpus3.commit.membars               1584                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1648999                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10243594                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       234970                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       226191                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            33744956                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           26924717                       # The number of ROB writes
system.switch_cpus3.timesIdled                 272122                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1493289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9233183                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11377476                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9233183                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.437266                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.437266                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.410296                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.410296                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        56310944                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17332247                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12668550                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3172                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus4.numCycles                22503719                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1703971                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1529250                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       135450                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      1153556                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         1135285                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           97038                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4002                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     18134581                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               9695862                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1703971                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1232323                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2162161                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         450252                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        256085                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1096964                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       132616                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     20866902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.517852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.754691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        18704741     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          338435      1.62%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          160580      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          333752      1.60%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           97681      0.47%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          310624      1.49%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           46399      0.22%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           74645      0.36%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          800045      3.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     20866902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.075720                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.430856                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        17852193                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       542882                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2157741                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1729                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        312353                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       153860                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         1722                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      10785950                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         4205                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        312353                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        17883751                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         343286                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       106945                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2130133                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        90430                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      10769090                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          8222                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        75875                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     14051975                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     48706458                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     48706458                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     11340641                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2711301                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1387                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          709                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           183488                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1997532                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       300889                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         2735                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        68496                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          10712969                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1394                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         10014231                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         6558                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1975566                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4056827                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     20866902                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.479910                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.088590                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     16465956     78.91%     78.91% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1366450      6.55%     85.46% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1499795      7.19%     92.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       865985      4.15%     96.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       431161      2.07%     98.86% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       107670      0.52%     99.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       124447      0.60%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         2944      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         2494      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     20866902                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          16167     57.18%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          6698     23.69%     80.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         5411     19.14%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      7817507     78.06%     78.06% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        74862      0.75%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          679      0.01%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1823089     18.20%     97.02% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       298094      2.98%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      10014231                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.445003                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              28276                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002824                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     40930195                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     12689963                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      9758815                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      10042507                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         7501                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       410947                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         8092                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        312353                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         212682                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        11295                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     10714372                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          355                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1997532                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       300889                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          708                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          3572                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          193                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        91139                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        52119                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       143258                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      9891942                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1798458                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       122286                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2096527                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1508782                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            298069                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.439569                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               9761124                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              9758815                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          5918180                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         12655109                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.433653                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.467651                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      7793446                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      8724684                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1990099                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       134432                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     20554549                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.424465                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.297519                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17331529     84.32%     84.32% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1248668      6.07%     90.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       819956      3.99%     94.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       254509      1.24%     95.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       433998      2.11%     97.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        80549      0.39%     98.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        51368      0.25%     98.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        46144      0.22%     98.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       287828      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     20554549                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      7793446                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       8724684                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1879382                       # Number of memory references committed
system.switch_cpus4.commit.loads              1586585                       # Number of loads committed
system.switch_cpus4.commit.membars                684                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1343467                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          7609189                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       104239                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       287828                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            30981478                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           21742210                       # The number of ROB writes
system.switch_cpus4.timesIdled                 407152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1636817                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            7793446                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              8724684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      7793446                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.887518                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.887518                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.346318                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.346318                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        46062355                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       12663114                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       11543806                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1372                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                22503719                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2045134                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1702924                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       187680                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       774551                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          745028                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          219453                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         8736                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     17774008                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11220489                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2045134                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       964481                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2336897                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         524533                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        561426                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1105711                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       179325                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     21007462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.656495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.032793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        18670565     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          142481      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          179554      0.85%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          287425      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          120933      0.58%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          154342      0.73%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          181096      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           83115      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1187951      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     21007462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090880                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.498606                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        17669173                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       676677                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2325530                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1222                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        334852                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       310954                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      13714446                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1612                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        334852                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        17687712                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          57773                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       568443                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2308158                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        50517                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      13628774                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          7289                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        35091                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     19033965                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     63370102                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     63370102                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     15877819                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3156141                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3279                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1704                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           179067                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1278081                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       666507                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         7713                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       151987                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          13302137                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3292                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12746763                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        13451                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1643189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3360748                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     21007462                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.606773                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.327733                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     15607729     74.30%     74.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2462312     11.72%     86.02% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1006019      4.79%     90.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       565210      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       763948      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       236530      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       231557      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       124257      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         9900      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     21007462                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          88046     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         12056     10.81%     89.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        11407     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     10738551     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       173964      1.36%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1575      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1168512      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       664161      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12746763                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.566429                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             111509                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008748                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     46625948                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14948703                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12412261                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      12858272                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         9591                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       246055                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10571                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        334852                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          43903                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         5710                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     13305433                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        10440                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1278081                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       666507                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1704                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          4993                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           87                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       110307                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       106170                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       216477                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     12523182                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1148944                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       223581                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1812996                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1770167                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            664052                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.556494                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12412374                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12412261                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7435971                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         19981448                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.551565                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372144                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9237669                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     11382959                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1922518                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3179                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       189059                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     20672610                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.550630                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.370715                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     15853113     76.69%     76.69% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2442600     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       887706      4.29%     92.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       442056      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       403456      1.95%     96.89% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       169481      0.82%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       168157      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        79720      0.39%     98.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       226321      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     20672610                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9237669                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      11382959                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1687959                       # Number of memory references committed
system.switch_cpus5.commit.loads              1032023                       # Number of loads committed
system.switch_cpus5.commit.membars               1586                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1649761                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10248560                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       235082                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       226321                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            33751701                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           26945824                       # The number of ROB writes
system.switch_cpus5.timesIdled                 272220                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1496257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9237669                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             11382959                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9237669                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.436082                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.436082                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.410495                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.410495                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        56345602                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       17344928                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       12681466                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3176                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                22503719                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1835325                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1500872                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       180636                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       756993                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          721922                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          188290                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8056                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     17804781                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              10415598                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1835325                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       910212                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2180732                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         525742                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        303324                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1096179                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       181924                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     20629973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.968928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        18449241     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          117684      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          185751      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          297055      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          123150      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          137280      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          147473      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           96591      0.47%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1075748      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     20629973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081557                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.462839                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        17644224                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       465596                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2173584                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         5705                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        340861                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       300769                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      12715336                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1628                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        340861                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        17671662                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         146331                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       241586                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2152199                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        77331                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      12707000                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         1268                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         21463                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        29727                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         2996                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     17639121                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     59107685                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     59107685                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15033861                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2605260                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3273                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1818                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           236076                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1210888                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       651179                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        19288                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       147803                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          12688450                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3279                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         11999606                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        15105                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1625536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3629002                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          345                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     20629973                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581659                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.273959                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     15573157     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2029250      9.84%     85.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1108111      5.37%     90.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       756942      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       708150      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       203459      0.99%     98.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       159969      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        53881      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        37054      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     20629973                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           2869     12.70%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          8771     38.84%     51.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        10945     48.46%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10051956     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       189860      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1453      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1109168      9.24%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       647169      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      11999606                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.533228                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              22585                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001882                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     44666875                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     14317416                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     11804546                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      12022191                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        35465                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       218463                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        20318                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          768                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        340861                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         102835                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        10633                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     12691750                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         2297                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1210888                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       651179                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1814                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          7827                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          157                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       104853                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       103437                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       208290                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     11827484                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1043297                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       172122                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1690162                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1663606                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            646865                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.525579                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              11804768                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             11804546                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          6902350                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         18033341                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.524560                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382755                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      8831496                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     10825136                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1866639                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         2934                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       184221                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     20289112                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533544                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.386558                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     15891511     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2130775     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       829970      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       446121      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       333593      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       187121      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       115544      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       102999      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       251478      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     20289112                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      8831496                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      10825136                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1623286                       # Number of memory references committed
system.switch_cpus6.commit.loads               992425                       # Number of loads committed
system.switch_cpus6.commit.membars               1464                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1553834                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          9754294                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       219904                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       251478                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            32729344                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           25724441                       # The number of ROB writes
system.switch_cpus6.timesIdled                 288818                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1873746                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            8831496                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             10825136                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      8831496                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.548121                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.548121                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392446                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392446                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        53335033                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       16362068                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       11860979                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          2930                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus7.numCycles                22503719                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1703374                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1528625                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       135543                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      1153048                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         1135484                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           96956                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         3998                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     18131733                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               9690266                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1703374                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1232440                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2161776                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         450438                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        255258                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1096903                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       132680                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     20862937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.517662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.754188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        18701161     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          338782      1.62%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          160301      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          333689      1.60%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           98337      0.47%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          311018      1.49%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           46002      0.22%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           74122      0.36%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          799525      3.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     20862937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.075693                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.430607                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        17845649                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       545729                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2157372                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1737                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        312446                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       153808                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         1724                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      10780137                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         4204                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        312446                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        17877521                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         346260                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       106069                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2129745                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        90892                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      10763450                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          8148                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        76532                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     14041757                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     48681101                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     48681101                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     11335561                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2706152                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1376                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          699                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           183276                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1997640                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       300829                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         2634                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        67982                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          10707621                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1381                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         10008143                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         6552                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1973741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4055489                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     20862937                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.479709                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.088371                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     16464839     78.92%     78.92% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1365607      6.55%     85.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1498065      7.18%     92.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       865784      4.15%     96.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       431464      2.07%     98.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       107873      0.52%     99.38% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       123826      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         2955      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         2524      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     20862937                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          16094     56.92%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     56.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          6738     23.83%     80.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         5444     19.25%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      7812857     78.07%     78.07% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        74770      0.75%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          678      0.01%     78.82% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     78.82% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1821899     18.20%     97.02% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       297939      2.98%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      10008143                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.444733                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              28276                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002825                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     40914048                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     12682776                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      9753814                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      10036419                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         7690                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       411532                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         8201                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        312446                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         214229                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11532                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     10709010                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          393                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1997640                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       300829                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          698                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          3623                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents          196                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        91067                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        52177                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       143244                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      9885875                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1797259                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       122265                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2095162                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1508398                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            297903                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.439300                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               9756200                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              9753814                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          5914498                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         12646338                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.433431                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.467685                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      7790235                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      8721005                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1988416                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1367                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       134521                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     20550491                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.424370                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.297314                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17329011     84.32%     84.32% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1247513      6.07%     90.39% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       819843      3.99%     94.38% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       254362      1.24%     95.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       434411      2.11%     97.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        80310      0.39%     98.13% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        51416      0.25%     98.38% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        45970      0.22%     98.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       287655      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     20550491                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      7790235                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       8721005                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1878725                       # Number of memory references committed
system.switch_cpus7.commit.loads              1586097                       # Number of loads committed
system.switch_cpus7.commit.membars                682                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1342954                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          7605926                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       104197                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       287655                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            30972231                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           21731578                       # The number of ROB writes
system.switch_cpus7.timesIdled                 407588                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1640782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            7790235                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              8721005                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      7790235                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.888709                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.888709                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.346175                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.346175                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        46036435                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       12654977                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       11537975                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1366                       # number of misc regfile writes
system.l2.replacements                          11654                       # number of replacements
system.l2.tagsinuse                      32764.973188                       # Cycle average of tags in use
system.l2.total_refs                          1340797                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44420                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.184534                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           441.406641                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     31.536057                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1229.267763                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     29.362089                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    627.517700                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     28.252639                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    604.587120                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     32.853461                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    397.689484                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     22.576820                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    780.105226                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     32.629063                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    391.660383                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     29.865194                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    989.884180                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     23.455490                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    778.213953                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4192.966766                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3178.638333                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3263.319031                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1990.792425                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3767.206847                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2009.744952                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4060.466734                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3830.974838                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013471                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000962                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.037514                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000896                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.019150                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000862                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.018451                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001003                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.012137                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000689                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.023807                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000996                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.011953                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000911                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.030209                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000716                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.023749                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.127959                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.097004                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.099589                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.060754                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.114966                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.061333                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.123916                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.116912                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999908                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4759                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3676                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3706                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2557                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         3501                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         2573                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         4496                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         3515                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   28793                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9911                       # number of Writeback hits
system.l2.Writeback_hits::total                  9911                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    91                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4765                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3691                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3721                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2571                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3507                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         2587                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4511                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         3521                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28884                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4765                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3691                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3721                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2571                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3507                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         2587                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4511                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         3521                       # number of overall hits
system.l2.overall_hits::total                   28884                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2419                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1245                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1209                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          796                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1480                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          783                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1962                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           31                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         1485                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11653                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2419                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1245                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1210                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          796                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1480                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          783                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1962                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         1485                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11654                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2419                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1245                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1210                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          796                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1480                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          783                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1962                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         1485                       # number of overall misses
system.l2.overall_misses::total                 11654                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5524526                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    366635175                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5045501                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    187122175                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5115329                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    181799946                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5477802                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    120437945                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4501070                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    221648702                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5765365                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    118273969                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5364358                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    296331787                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4747027                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    223060614                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1756851291                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       173843                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        173843                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5524526                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    366635175                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5045501                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    187122175                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5115329                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    181973789                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5477802                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    120437945                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4501070                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    221648702                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5765365                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    118273969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5364358                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    296331787                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4747027                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    223060614                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1757025134                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5524526                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    366635175                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5045501                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    187122175                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5115329                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    181973789                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5477802                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    120437945                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4501070                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    221648702                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5765365                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    118273969                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5364358                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    296331787                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4747027                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    223060614                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1757025134                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7178                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4921                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4915                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3353                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         4981                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         3356                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         6458                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         5000                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               40446                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9911                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9911                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                92                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7184                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4936                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4931                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3367                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4987                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         3370                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         6473                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         5006                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                40538                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7184                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4936                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4931                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3367                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4987                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         3370                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         6473                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         5006                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               40538                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.337002                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.252997                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.245982                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.237399                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.297129                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.233313                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.303809                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.968750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.297000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.288113                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.062500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.010870                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.336720                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.252229                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.245386                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.236412                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.296772                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.232344                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.303105                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.296644                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.287483                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.336720                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.252229                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.245386                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.236412                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.296772                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.232344                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.303105                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.296644                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.287483                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 149311.513514                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151564.768499                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148397.088235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150298.935743                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 155009.969697                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150372.163772                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 148048.702703                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151303.951005                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 155209.310345                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 149762.636486                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 155820.675676                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151052.323116                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 149009.944444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151035.569317                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 153129.903226                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150209.167677                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150763.862610                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data       173843                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       173843                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 149311.513514                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151564.768499                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148397.088235                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150298.935743                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 155009.969697                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150391.561157                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 148048.702703                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151303.951005                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 155209.310345                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 149762.636486                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 155820.675676                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151052.323116                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 149009.944444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151035.569317                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 153129.903226                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150209.167677                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150765.842972                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 149311.513514                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151564.768499                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148397.088235                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150298.935743                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 155009.969697                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150391.561157                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 148048.702703                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151303.951005                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 155209.310345                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 149762.636486                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 155820.675676                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151052.323116                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 149009.944444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151035.569317                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 153129.903226                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150209.167677                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150765.842972                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4021                       # number of writebacks
system.l2.writebacks::total                      4021                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2419                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1245                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1209                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          796                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1480                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          783                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1962                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         1485                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11653                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2419                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          783                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         1485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11654                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2419                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          783                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         1485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11654                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3369094                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    225774983                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3066498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    114582811                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3194831                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    111356683                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3324733                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     74076984                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2813104                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    135389725                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3614048                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     72667158                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3267498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    182062404                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2941363                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    136529187                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1078031104                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       115967                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       115967                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3369094                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    225774983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3066498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    114582811                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3194831                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    111472650                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3324733                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     74076984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2813104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    135389725                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3614048                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     72667158                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3267498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    182062404                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2941363                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    136529187                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1078147071                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3369094                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    225774983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3066498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    114582811                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3194831                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    111472650                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3324733                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     74076984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2813104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    135389725                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3614048                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     72667158                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3267498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    182062404                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2941363                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    136529187                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1078147071                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.337002                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.252997                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.245982                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.237399                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.297129                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.233313                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.303809                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.297000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.288113                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.062500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.010870                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.336720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.252229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.245386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.236412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.296772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.232344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.303105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.296644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.287483                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.336720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.252229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.245386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.236412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.296772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.232344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.303105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.296644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.287483                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91056.594595                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93334.015296                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90191.117647                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92034.386345                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 96813.060606                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92106.437552                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 89857.648649                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93061.537688                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 97003.586207                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91479.543919                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 97676.972973                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92806.076628                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 90763.833333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92794.293578                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 94882.677419                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91938.846465                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92511.036128                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       115967                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       115967                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91056.594595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93334.015296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90191.117647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92034.386345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 96813.060606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92126.157025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 89857.648649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93061.537688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 97003.586207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 91479.543919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 97676.972973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92806.076628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 90763.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92794.293578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 94882.677419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 91938.846465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92513.048824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91056.594595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93334.015296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90191.117647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92034.386345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 96813.060606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92126.157025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 89857.648649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93061.537688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 97003.586207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 91479.543919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 97676.972973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92806.076628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 90763.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92794.293578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 94882.677419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 91938.846465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92513.048824                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               573.098875                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001078566                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1723026.791738                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    32.652709                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   540.446166                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.052328                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.866100                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.918428                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1070676                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1070676                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1070676                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1070676                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1070676                       # number of overall hits
system.cpu0.icache.overall_hits::total        1070676                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7518663                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7518663                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7518663                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7518663                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7518663                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7518663                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1070724                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1070724                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1070724                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1070724                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1070724                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1070724                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 156638.812500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 156638.812500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 156638.812500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 156638.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 156638.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 156638.812500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6110181                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6110181                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6110181                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6110181                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6110181                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6110181                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 160794.236842                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 160794.236842                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 160794.236842                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 160794.236842                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 160794.236842                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 160794.236842                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7184                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               393104036                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7440                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              52836.563978                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   110.780778                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   145.219222                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.432737                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.567263                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2800535                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2800535                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1532776                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1532776                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          751                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          751                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      4333311                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4333311                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      4333311                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4333311                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        25345                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        25345                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           20                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        25365                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         25365                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        25365                       # number of overall misses
system.cpu0.dcache.overall_misses::total        25365                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2784525421                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2784525421                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1594257                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1594257                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2786119678                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2786119678                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2786119678                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2786119678                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2825880                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2825880                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      4358676                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4358676                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      4358676                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4358676                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008969                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008969                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005819                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005819                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005819                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005819                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109864.881476                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109864.881476                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79712.850000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79712.850000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109841.106958                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109841.106958                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109841.106958                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109841.106958                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1812                       # number of writebacks
system.cpu0.dcache.writebacks::total             1812                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        18167                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18167                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18181                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18181                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18181                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18181                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7178                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7178                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7184                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7184                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7184                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7184                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    717509798                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    717509798                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       389810                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       389810                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    717899608                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    717899608                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    717899608                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    717899608                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001648                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001648                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001648                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001648                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 99959.570632                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99959.570632                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64968.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64968.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 99930.346325                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99930.346325                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 99930.346325                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99930.346325                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.203895                       # Cycle average of tags in use
system.cpu1.icache.total_refs               972764208                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1881555.528046                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    31.203895                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.050006                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822442                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1084867                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1084867                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1084867                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1084867                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1084867                       # number of overall hits
system.cpu1.icache.overall_hits::total        1084867                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7010267                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7010267                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7010267                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7010267                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7010267                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7010267                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1084912                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1084912                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1084912                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1084912                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1084912                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1084912                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 155783.711111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 155783.711111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 155783.711111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 155783.711111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 155783.711111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 155783.711111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5561480                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5561480                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5561480                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5561480                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5561480                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5561480                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158899.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158899.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158899.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158899.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158899.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158899.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4936                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153805266                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5192                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              29623.510401                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.558534                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.441466                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.884994                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.115006                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       761830                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         761830                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       644513                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        644513                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1546                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1546                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1483                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1483                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1406343                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1406343                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1406343                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1406343                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17041                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17041                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          439                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          439                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17480                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17480                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17480                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17480                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1970292417                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1970292417                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     49868962                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     49868962                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2020161379                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2020161379                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2020161379                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2020161379                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       778871                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       778871                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       644952                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       644952                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1483                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1483                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1423823                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1423823                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1423823                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1423823                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021879                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021879                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000681                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000681                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012277                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012277                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012277                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012277                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 115620.704008                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 115620.704008                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 113596.724374                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 113596.724374                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 115569.872941                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 115569.872941                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 115569.872941                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 115569.872941                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1980                       # number of writebacks
system.cpu1.dcache.writebacks::total             1980                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12120                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12120                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          424                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          424                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12544                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12544                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12544                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12544                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4921                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4921                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4936                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4936                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4936                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4936                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    443714061                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    443714061                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       980510                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       980510                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    444694571                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    444694571                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    444694571                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    444694571                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006318                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006318                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003467                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003467                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003467                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003467                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90167.458037                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90167.458037                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65367.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65367.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90092.092990                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90092.092990                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90092.092990                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90092.092990                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               511.588038                       # Cycle average of tags in use
system.cpu2.icache.total_refs               972764949                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1885203.389535                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    29.588038                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.047417                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.819853                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1085608                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1085608                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1085608                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1085608                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1085608                       # number of overall hits
system.cpu2.icache.overall_hits::total        1085608                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.cpu2.icache.overall_misses::total           42                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6819986                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6819986                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6819986                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6819986                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6819986                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6819986                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1085650                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1085650                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1085650                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1085650                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1085650                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1085650                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 162380.619048                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 162380.619048                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 162380.619048                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 162380.619048                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 162380.619048                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 162380.619048                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5606718                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5606718                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5606718                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5606718                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5606718                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5606718                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 164903.470588                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 164903.470588                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 164903.470588                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 164903.470588                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 164903.470588                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 164903.470588                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4931                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153807659                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5187                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              29652.527280                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.487741                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.512259                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.884718                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.115282                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       763804                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         763804                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       644925                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        644925                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1553                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1553                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1483                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1483                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1408729                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1408729                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1408729                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1408729                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        16902                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16902                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          438                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          438                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        17340                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         17340                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        17340                       # number of overall misses
system.cpu2.dcache.overall_misses::total        17340                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1945700910                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1945700910                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     51776549                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     51776549                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1997477459                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1997477459                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1997477459                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1997477459                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       780706                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       780706                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       645363                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       645363                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1483                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1483                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1426069                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1426069                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1426069                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1426069                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021650                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021650                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000679                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000679                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012159                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012159                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012159                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012159                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 115116.608094                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 115116.608094                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 118211.299087                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 118211.299087                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 115194.778489                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 115194.778489                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 115194.778489                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 115194.778489                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2036                       # number of writebacks
system.cpu2.dcache.writebacks::total             2036                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        11987                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        11987                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          422                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          422                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        12409                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        12409                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        12409                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        12409                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4915                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4915                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4931                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4931                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4931                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4931                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    440089032                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    440089032                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1153904                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1153904                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    441242936                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    441242936                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    441242936                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    441242936                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006296                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006296                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003458                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003458                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003458                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003458                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89539.986165                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89539.986165                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        72119                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        72119                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89483.458933                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89483.458933                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89483.458933                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89483.458933                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               490.090051                       # Cycle average of tags in use
system.cpu3.icache.total_refs               974689077                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1973054.811741                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.090051                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.056234                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.785401                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1105516                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1105516                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1105516                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1105516                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1105516                       # number of overall hits
system.cpu3.icache.overall_hits::total        1105516                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8429969                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8429969                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8429969                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8429969                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8429969                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8429969                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1105570                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1105570                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1105570                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1105570                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1105570                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1105570                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000049                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000049                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 156110.537037                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 156110.537037                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 156110.537037                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 156110.537037                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 156110.537037                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 156110.537037                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6431956                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6431956                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6431956                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6431956                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6431956                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6431956                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 164921.948718                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 164921.948718                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 164921.948718                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 164921.948718                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 164921.948718                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 164921.948718                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3367                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               144279607                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3623                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              39823.242341                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   219.204105                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    36.795895                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.856266                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.143734                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       879996                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         879996                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       652341                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        652341                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1690                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1690                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1586                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1586                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1532337                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1532337                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1532337                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1532337                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         8601                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         8601                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           61                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           61                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8662                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8662                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8662                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8662                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    844950282                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    844950282                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5269287                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5269287                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    850219569                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    850219569                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    850219569                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    850219569                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       888597                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       888597                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       652402                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       652402                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1540999                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1540999                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1540999                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1540999                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009679                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009679                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000094                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000094                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005621                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005621                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005621                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005621                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 98238.609697                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98238.609697                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86381.754098                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86381.754098                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 98155.110713                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 98155.110713                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 98155.110713                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 98155.110713                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          726                       # number of writebacks
system.cpu3.dcache.writebacks::total              726                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5248                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5248                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           47                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           47                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         5295                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5295                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         5295                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5295                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3353                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3353                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           14                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3367                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3367                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3367                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3367                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    297695318                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    297695318                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       996151                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       996151                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    298691469                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    298691469                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    298691469                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    298691469                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002185                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002185                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002185                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002185                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88784.765285                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88784.765285                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 71153.642857                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 71153.642857                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 88711.455004                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88711.455004                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88711.455004                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88711.455004                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               549.576692                       # Cycle average of tags in use
system.cpu4.icache.total_refs               888912775                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1595893.671454                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    23.248037                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   526.328656                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.037256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.843475                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.880732                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1096928                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1096928                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1096928                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1096928                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1096928                       # number of overall hits
system.cpu4.icache.overall_hits::total        1096928                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.cpu4.icache.overall_misses::total           36                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5665128                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5665128                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5665128                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5665128                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5665128                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5665128                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1096964                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1096964                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1096964                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1096964                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1096964                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1096964                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000033                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000033                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 157364.666667                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 157364.666667                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 157364.666667                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 157364.666667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 157364.666667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 157364.666667                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            6                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            6                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           30                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           30                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4877917                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4877917                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4877917                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4877917                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4877917                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4877917                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 162597.233333                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 162597.233333                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 162597.233333                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 162597.233333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 162597.233333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 162597.233333                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  4987                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               199355605                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5243                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              38023.193782                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   184.270554                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    71.729446                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.719807                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.280193                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1651689                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1651689                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       291384                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        291384                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          696                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          696                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          686                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          686                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1943073                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1943073                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1943073                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1943073                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        17379                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        17379                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           30                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        17409                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         17409                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        17409                       # number of overall misses
system.cpu4.dcache.overall_misses::total        17409                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1778500367                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1778500367                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2549741                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2549741                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1781050108                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1781050108                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1781050108                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1781050108                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1669068                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1669068                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       291414                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       291414                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          686                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          686                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1960482                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1960482                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1960482                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1960482                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010412                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010412                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000103                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008880                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008880                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008880                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008880                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 102336.173946                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 102336.173946                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84991.366667                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84991.366667                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 102306.284565                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 102306.284565                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 102306.284565                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 102306.284565                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          614                       # number of writebacks
system.cpu4.dcache.writebacks::total              614                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        12398                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        12398                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           24                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        12422                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        12422                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        12422                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        12422                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         4981                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4981                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         4987                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4987                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         4987                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4987                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    467500079                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    467500079                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    467884679                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    467884679                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    467884679                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    467884679                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002984                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002984                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002544                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002544                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002544                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002544                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93856.671150                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 93856.671150                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 93820.870062                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 93820.870062                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 93820.870062                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 93820.870062                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               489.887182                       # Cycle average of tags in use
system.cpu5.icache.total_refs               974689220                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1973055.101215                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    34.887182                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.055909                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.785076                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1105659                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1105659                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1105659                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1105659                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1105659                       # number of overall hits
system.cpu5.icache.overall_hits::total        1105659                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           52                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           52                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           52                       # number of overall misses
system.cpu5.icache.overall_misses::total           52                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8585613                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8585613                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8585613                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8585613                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8585613                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8585613                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1105711                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1105711                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1105711                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1105711                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1105711                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1105711                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000047                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000047                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 165107.942308                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 165107.942308                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 165107.942308                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 165107.942308                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 165107.942308                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 165107.942308                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6796363                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6796363                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6796363                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6796363                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6796363                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6796363                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 174265.717949                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 174265.717949                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 174265.717949                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 174265.717949                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 174265.717949                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 174265.717949                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3370                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               144279801                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  3626                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              39790.347766                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   219.227943                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    36.772057                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.856359                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.143641                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       879894                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         879894                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       652649                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        652649                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1676                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1676                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1588                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1588                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1532543                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1532543                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1532543                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1532543                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         8612                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         8612                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           79                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           79                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         8691                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          8691                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         8691                       # number of overall misses
system.cpu5.dcache.overall_misses::total         8691                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    845242449                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    845242449                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      7424818                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      7424818                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    852667267                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    852667267                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    852667267                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    852667267                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       888506                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       888506                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       652728                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       652728                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1588                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1588                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1541234                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1541234                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1541234                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1541234                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009693                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009693                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000121                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005639                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005639                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005639                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005639                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 98147.056317                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 98147.056317                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 93985.037975                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 93985.037975                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 98109.224140                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 98109.224140                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 98109.224140                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 98109.224140                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets        36097                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets        36097                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          727                       # number of writebacks
system.cpu5.dcache.writebacks::total              727                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         5256                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         5256                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           65                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         5321                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         5321                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         5321                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         5321                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3356                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3356                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           14                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3370                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3370                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3370                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3370                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    296297183                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    296297183                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1167414                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1167414                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    297464597                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    297464597                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    297464597                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    297464597                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003777                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003777                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002187                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002187                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002187                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002187                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 88288.791120                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 88288.791120                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 83386.714286                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 83386.714286                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 88268.426409                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 88268.426409                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 88268.426409                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 88268.426409                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               520.757516                       # Cycle average of tags in use
system.cpu6.icache.total_refs               977199646                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1854268.777989                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.757516                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.049291                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.834547                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1096131                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1096131                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1096131                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1096131                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1096131                       # number of overall hits
system.cpu6.icache.overall_hits::total        1096131                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           48                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           48                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           48                       # number of overall misses
system.cpu6.icache.overall_misses::total           48                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7075862                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7075862                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7075862                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7075862                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7075862                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7075862                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1096179                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1096179                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1096179                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1096179                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1096179                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1096179                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000044                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000044                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 147413.791667                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 147413.791667                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 147413.791667                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 147413.791667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 147413.791667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 147413.791667                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5796659                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5796659                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5796659                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5796659                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5796659                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5796659                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 156666.459459                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 156666.459459                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 156666.459459                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 156666.459459                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 156666.459459                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 156666.459459                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  6473                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               162702186                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  6729                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              24179.251895                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   228.098528                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    27.901472                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.891010                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.108990                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       759517                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         759517                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       627809                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        627809                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1770                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1770                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1465                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1465                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1387326                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1387326                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1387326                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1387326                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        16523                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        16523                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           89                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        16612                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         16612                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        16612                       # number of overall misses
system.cpu6.dcache.overall_misses::total        16612                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1811993128                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1811993128                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      7185596                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      7185596                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1819178724                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1819178724                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1819178724                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1819178724                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       776040                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       776040                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       627898                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       627898                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1770                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1770                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1465                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1465                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1403938                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1403938                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1403938                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1403938                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021291                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021291                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000142                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000142                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011832                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011832                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011832                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011832                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 109664.899110                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 109664.899110                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 80737.033708                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 80737.033708                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 109509.915964                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 109509.915964                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 109509.915964                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 109509.915964                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1398                       # number of writebacks
system.cpu6.dcache.writebacks::total             1398                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        10065                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        10065                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           74                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        10139                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        10139                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        10139                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        10139                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         6458                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         6458                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         6473                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         6473                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         6473                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         6473                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    613614110                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    613614110                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       988791                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       988791                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    614602901                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    614602901                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    614602901                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    614602901                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008322                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008322                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004611                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004611                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004611                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004611                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 95016.121090                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 95016.121090                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65919.400000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65919.400000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 94948.694732                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 94948.694732                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 94948.694732                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 94948.694732                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               550.455347                       # Cycle average of tags in use
system.cpu7.icache.total_refs               888912713                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1590183.744186                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    24.126337                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   526.329010                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.038664                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.843476                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.882140                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1096866                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1096866                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1096866                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1096866                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1096866                       # number of overall hits
system.cpu7.icache.overall_hits::total        1096866                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.cpu7.icache.overall_misses::total           37                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5807778                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5807778                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5807778                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5807778                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5807778                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5807778                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1096903                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1096903                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1096903                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1096903                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1096903                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1096903                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000034                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000034                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 156966.972973                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 156966.972973                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 156966.972973                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 156966.972973                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 156966.972973                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 156966.972973                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            5                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            5                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            5                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           32                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           32                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           32                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5132803                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5132803                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5132803                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5132803                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5132803                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5132803                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 160400.093750                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 160400.093750                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 160400.093750                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 160400.093750                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 160400.093750                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 160400.093750                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  5005                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               199354113                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  5261                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              37892.817525                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   184.271238                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    71.728762                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.719810                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.280190                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1650373                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1650373                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       291219                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        291219                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          688                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          688                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          683                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          683                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1941592                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1941592                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1941592                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1941592                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        17311                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        17311                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           30                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        17341                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         17341                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        17341                       # number of overall misses
system.cpu7.dcache.overall_misses::total        17341                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1779689481                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1779689481                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2555582                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2555582                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1782245063                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1782245063                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1782245063                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1782245063                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1667684                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1667684                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       291249                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       291249                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          683                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          683                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1958933                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1958933                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1958933                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1958933                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010380                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010380                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000103                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008852                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008852                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008852                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008852                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 102806.855814                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 102806.855814                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85186.066667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85186.066667                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 102776.371778                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 102776.371778                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 102776.371778                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 102776.371778                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          618                       # number of writebacks
system.cpu7.dcache.writebacks::total              618                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        12311                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        12311                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           24                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        12335                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        12335                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        12335                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        12335                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         5000                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         5000                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         5006                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5006                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         5006                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5006                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    470382497                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    470382497                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       393748                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       393748                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    470776245                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    470776245                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    470776245                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    470776245                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002998                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002998                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002555                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002555                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002555                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002555                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94076.499400                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 94076.499400                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65624.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65624.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 94042.398122                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 94042.398122                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 94042.398122                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 94042.398122                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
