

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         150 # DRAM latency (default 30)
-dram_write_latency                   150 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               2f712f89b3956aaa109e9fb538bcf027  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
ExtracExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
ting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c87, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19scan_L1_kernel_nvmojPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19scan_L1_kernel_nvmojPjS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19scan_L1_kernel_nvmujPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19scan_L1_kernel_nvmujPjS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19scan_L1_kernel_nvmbjPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19scan_L1_kernel_nvmbjPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23scan_inter1_kernel_nvmbPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23scan_inter1_kernel_nvmoPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23scan_inter1_kernel_nvmuPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z23scan_inter1_kernel_nvmuPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z23scan_inter1_kernel_nvmoPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z23scan_inter1_kernel_nvmbPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z19scan_L1_kernel_nvmbjPjS_' : regs=16, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Kernel '_Z19scan_L1_kernel_nvmujPjS_' : regs=23, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Kernel '_Z19scan_L1_kernel_nvmojPjS_' : regs=23, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404ae1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x40493b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047a5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x404630, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044bb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404346, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041d1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x40405c, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ed1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403cd8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403adf, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613490; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613494; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613498; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6134a4; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6134a8; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6134c0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x46134c0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x4073c6, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x407274, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z23scan_inter1_kernel_nvmuPjj : hostFun 0x0x407138, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z23scan_inter1_kernel_nvmoPjj : hostFun 0x0x406ffc, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z23scan_inter1_kernel_nvmbPjj : hostFun 0x0x406ec0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x406d84, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z19scan_L1_kernel_nvmbjPjS_ : hostFun 0x0x406c40, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z19scan_L1_kernel_nvmujPjS_ : hostFun 0x0x406ae6, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z19scan_L1_kernel_nvmojPjS_ : hostFun 0x0x40698c, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x406832, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x4066f7, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x4065fd, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x407dbf, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407bd4, fat_cubin_handle = 4

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613490
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613490
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613490
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613494
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613494
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613494
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613498
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613498
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613498
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6134a4
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6134a4
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6134a4
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6134a8
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6134a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6134a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd62c6b25c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd62c6b250..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd62c6b248..

GPGPU-Sim PTX: cudaLaunch for 0x0x406832 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14scan_L1_kerneljPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z14scan_L1_kerneljPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14scan_L1_kerneljPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14scan_L1_kerneljPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14scan_L1_kerneljPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14scan_L1_kerneljPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z14scan_L1_kerneljPjS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x46d0 (mri-gridding.3.sm_70.ptx:130) @%p2 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46e0 (mri-gridding.3.sm_70.ptx:135) add.s32 %r27, %r3, 4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4738 (mri-gridding.3.sm_70.ptx:146) @%p3 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4748 (mri-gridding.3.sm_70.ptx:151) add.s32 %r34, %r2, %r3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4798 (mri-gridding.3.sm_70.ptx:161) @%p4 bra BB2_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48a0 (mri-gridding.3.sm_70.ptx:202) setp.ne.s32%p7, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x47c8 (mri-gridding.3.sm_70.ptx:170) @%p5 bra BB2_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4880 (mri-gridding.3.sm_70.ptx:196) shl.b32 %r105, %r105, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4898 (mri-gridding.3.sm_70.ptx:199) @%p6 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48a0 (mri-gridding.3.sm_70.ptx:202) setp.ne.s32%p7, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x48a8 (mri-gridding.3.sm_70.ptx:203) @%p7 bra BB2_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4928 (mri-gridding.3.sm_70.ptx:222) @%p4 bra BB2_16;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4928 (mri-gridding.3.sm_70.ptx:222) @%p4 bra BB2_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a38 (mri-gridding.3.sm_70.ptx:264) setp.lt.u32%p1, %r4, %r23;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4958 (mri-gridding.3.sm_70.ptx:231) @%p9 bra BB2_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a20 (mri-gridding.3.sm_70.ptx:259) shl.b32 %r106, %r106, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4a30 (mri-gridding.3.sm_70.ptx:261) @%p10 bra BB2_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a38 (mri-gridding.3.sm_70.ptx:264) setp.lt.u32%p1, %r4, %r23;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4a48 (mri-gridding.3.sm_70.ptx:266) @!%p1 bra BB2_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a68 (mri-gridding.3.sm_70.ptx:274) @%p3 bra BB2_20;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4a50 (mri-gridding.3.sm_70.ptx:267) bra.uni BB2_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a58 (mri-gridding.3.sm_70.ptx:270) ld.shared.u32 %r99, [%r8];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4a68 (mri-gridding.3.sm_70.ptx:274) @%p3 bra BB2_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a80 (mri-gridding.3.sm_70.ptx:280) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14scan_L1_kerneljPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14scan_L1_kerneljPjS_'.
GPGPU-Sim PTX: pushing kernel '_Z14scan_L1_kerneljPjS_' to stream 0, gridDim= (41,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z14scan_L1_kerneljPjS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 12005
gpu_sim_insn = 5855058
gpu_ipc =     487.7183
gpu_tot_sim_cycle = 12005
gpu_tot_sim_insn = 5855058
gpu_tot_ipc =     487.7183
gpu_tot_issued_cta = 41
gpu_occupancy = 24.8501% 
gpu_tot_occupancy = 24.8501% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.8677
partiton_level_parallism_total  =       0.8677
partiton_level_parallism_util =       6.1061
partiton_level_parallism_util_total  =       6.1061
L2_BW  =      31.4324 GB/Sec
L2_BW_total  =      31.4324 GB/Sec
gpu_total_sim_rate=195168
############## bottleneck_stats #############
cycles: core 12005, icnt 12005, l2 12005, dram 9014
gpu_ipc	487.718
gpu_tot_issued_cta = 41, average cycles = 293
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 5188 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.052	41
L1D data util	0.027	41	0.054	0
L1D tag util	0.011	41	0.021	0
L2 data util	0.034	64	0.037	47
L2 tag util	0.014	64	0.017	45
n_l2_access	 10417
icnt s2m util	0.000	0	0.000	45	flits per packet: -nan
icnt m2s util	0.000	0	0.000	45	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.018	32	0.019	23

latency_l1_hit:	1080041, num_l1_reqs:	5188
L1 hit latency:	208
latency_dram:	2852010, num_dram_reqs:	5229
DRAM latency:	545

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.750
smem size	0.178
thread slot	1.000
TB slot    	0.125
L1I tag util	0.121	41	0.236	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.020	41	0.039	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.068	41

n_reg_bank	16
reg port	0.046	16	0.070	1
L1D tag util	0.011	41	0.021	0
L1D fill util	0.005	41	0.011	0
n_l1d_mshr	4096
L1D mshr util	0.001	41
n_l1d_missq	16
L1D missq util	0.001	41
L1D hit rate	0.498
L1D miss rate	0.502
L1D rsfail rate	0.000
L2 tag util	0.014	64	0.017	45
L2 fill util	0.007	64	0.007	47
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.008	64	0.010	49
L2 missq util	0.000	64	0.000	47
L2 hit rate	0.498
L2 miss rate	0.502
L2 rsfail rate	0.000

dram activity	0.022	32	0.026	3

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 166016, load_transaction_bytes 166016, icnt_m2s_bytes 0
n_gmem_load_insns 1297, n_gmem_load_accesses 5188
n_smem_access_insn 14499, n_smem_accesses 65339

tmp_counter/12	0.014

run 0.048, fetch 0.041, sync 0.557, control 0.005, data 0.346, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 137, Miss = 69, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10417
	L1D_total_cache_misses = 5229
	L1D_total_cache_miss_rate = 0.5020
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5229

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
674, 383, 337, 337, 291, 291, 291, 291, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 6368320
gpgpu_n_tot_w_icount = 199010
gpgpu_n_stall_shd_mem = 58622
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5188
gpgpu_n_mem_write_global = 5229
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41504
gpgpu_n_store_insn = 41545
gpgpu_n_shmem_insn = 419114
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 62976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 50840
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7782
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20313	W0_Idle:393434	W0_Scoreboard:506203	W1:2501	W2:1886	W3:0	W4:1886	W5:0	W6:0	W7:0	W8:1886	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1886	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:188965
single_issue_nums: WS0:59646	WS1:47712	WS2:45826	WS3:45826	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 41504 {8:5188,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 209160 {40:5229,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 207520 {40:5188,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 41832 {8:5229,}
maxmflatency = 1041 
max_icnt2mem_latency = 546 
maxmrqlatency = 88 
max_icnt2sh_latency = 21 
averagemflatency = 376 
avg_icnt2mem_latency = 98 
avg_mrq_latency = 22 
avg_icnt2sh_latency = 2 
mrq_lat_table:693 	471 	200 	396 	2151 	1179 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4680 	3510 	2220 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	4924 	1605 	1550 	968 	1332 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9288 	833 	275 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0      6052      5997      6055      6000 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0      6204      6140      6207      6152 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0      6173      6112      6180      6115 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0      6081      6027      6084      6029 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0      6244      6147      6240      6184 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0      6413      6318      6422      6373 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0      6266      6204      6272      6253 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0      5442      5443      5447      5449 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0      5471      5473      5477      5478 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0      5674      5675      5679      5680 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0      5602      5605      5609      5610 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0      5542      5543      5547      5549 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0      5704      5706      5710      5711 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0      5895      5898      5902      5903 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0      5774      5775      5779      5780 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0      5965      5967      5971      5972 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0      5996      5997      6001      6003 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0      6136      6139      6172      6173 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0      6065      6068      6101      6103 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0      6025      6027      6031      6056 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0      6168      6169      6204      6205 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0      6358      6361      6394      6396 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0      6237      6238      6273      6274 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0      5442      5443      5447      5451 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0      5471      5475      5474      5483 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0      5674      5698      5676      5704 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0      5602      5621      5606      5627 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0      5542      5553      5545      5561 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0      5704      5730      5707      5740 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0      5895      5942      5899      5949 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0      5774      5807      5776      5815 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0      5965      6017      5968      6024 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 60.000000 
average row locality = 5188/128 = 40.531250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        60 
total dram reads = 5188
min_bank_accesses = 0!
chip skew: 168/160 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none         671       630       710       673
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none         592       573       655       629
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none         654       594       680       664
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none         596       577       659       615
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none         606       562       662       633
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none         574       561       619       633
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none         580       560       614       627
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none         646       648       673       681
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none         666       668       703       716
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none         849       850       890       892
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none         781       783       824       837
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none         806       807       849       850
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none         872       873       929       933
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none        1038      1040      1080      1091
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none         927       929       972       980
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none         624       624       691       686
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none         636       638       700       684
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none         564       565       664       643
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none         564       567       665       640
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none         576       575       662       643
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none         565       570       674       649
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none         562       562       660       636
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none         563       567       656       639
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none         641       659       669       693
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none         663       680       693       732
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none         834       878       872       925
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none         769       807       803       867
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none         792       831       830       877
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none         851       906       901       970
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none        1006      1085      1062      1145
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none         912       958       954      1023
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none         618       661       655       728
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0       514       463       559       509
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0       459       413       494       466
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0       519       454       523       504
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0       455       426       499       459
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0       452       391       474       468
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0       392       386       416       467
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0       402       388       415       462
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0       553       555       575       576
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0       568       569       603       615
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0       757       759       779       780
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0       687       688       716       731
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0       784       785       805       807
dram[12]:          0         0         0         0         0         0         0         0         0         0         0         0       773       775       808       820
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0       944       945       973       988
dram[14]:          0         0         0         0         0         0         0         0         0         0         0         0       826       828       861       873
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0       497       496       514       522
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0       497       498       513       514
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0       386       389       453       471
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0       383       386       467       459
dram[19]:          0         0         0         0         0         0         0         0         0         0         0         0       419       411       452       460
dram[20]:          0         0         0         0         0         0         0         0         0         0         0         0       386       389       461       463
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0       383       386       466       461
dram[22]:          0         0         0         0         0       190         0         0         0         0         0         0       387       390       463       459
dram[23]:          0         0         0         0         0         0         0         0         0         0         0         0       544       573       575       600
dram[24]:          0         0         0         0         0         0         0         0         0         0         0         0       564       592       593       643
dram[25]:          0         0         0         0         0         0         0         0         0         0         0         0       721       777       776       821
dram[26]:          0         0         0         0         0         0         0         0         0         0         0         0       671       708       699       765
dram[27]:          0         0         0         0         0         0         0         0         0         0         0         0       747       806       798       848
dram[28]:          0         0         0         0         0         0         0         0         0         0         0         0       751       800       792       857
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0       897       965       964      1041
dram[30]:          0         0         0         0         0         0         0         0         0         0         0         0       812       850       852       917
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0       457       517       498       555
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8851 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=215 dram_eff=0.7442
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8992i bk13: 16a 8992i bk14: 64a 8937i bk15: 64a 8928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.807882
Bank_Level_Parallism_Col = 1.796020
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.796020 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 8811 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8851 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018083 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.006135 
queue_avg = 0.430885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.430885
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8851 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=209 dram_eff=0.7656
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8996i bk13: 16a 8989i bk14: 64a 8946i bk15: 64a 8917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.868020
Bank_Level_Parallism_Col = 1.861538
Bank_Level_Parallism_Ready = 1.218750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.861538 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 8817 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8851 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018083 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.006135 
queue_avg = 0.400044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.400044
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8852 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=207 dram_eff=0.7729
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8993i bk13: 16a 8988i bk14: 64a 8942i bk15: 64a 8929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.866667
Bank_Level_Parallism_Col = 1.850515
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.850515 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 8819 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8852 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.017972 
Issued_on_Two_Bus_Simul_Util = 0.000222 
issued_two_Eff = 0.012346 
queue_avg = 0.383404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.383404
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8851 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=268 dram_eff=0.597
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8993i bk13: 16a 8988i bk14: 64a 8945i bk15: 64a 8945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.474359
Bank_Level_Parallism_Col = 1.461207
Bank_Level_Parallism_Ready = 1.106250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.461207 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 8780 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8851 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018083 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.006135 
queue_avg = 0.279343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.279343
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8851 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=235 dram_eff=0.6809
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8991i bk13: 16a 8988i bk14: 64a 8939i bk15: 64a 8922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693694
Bank_Level_Parallism_Col = 1.690909
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690909 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 8792 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8851 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018083 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.006135 
queue_avg = 0.366985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.366985
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8851 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=241 dram_eff=0.6639
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8991i bk13: 16a 8986i bk14: 64a 8940i bk15: 64a 8912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.791667
Bank_Level_Parallism_Col = 1.789720
Bank_Level_Parallism_Ready = 1.281250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.789720 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 8798 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8851 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018083 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.006135 
queue_avg = 0.376747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.376747
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8851 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=231 dram_eff=0.6926
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8986i bk13: 16a 8989i bk14: 64a 8947i bk15: 64a 8935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.717703
Bank_Level_Parallism_Col = 1.714976
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.714976 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 8805 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8851 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018083 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.006135 
queue_avg = 0.263812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.263812
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8850 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=190 dram_eff=0.8421
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 9000i bk13: 16a 8998i bk14: 64a 8959i bk15: 64a 8963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.672316
Bank_Level_Parallism_Col = 1.613636
Bank_Level_Parallism_Ready = 1.118750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613636 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 8837 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8850 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.117373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.117373
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8850 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=191 dram_eff=0.8377
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8998i bk13: 16a 8995i bk14: 64a 8917i bk15: 64a 8930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.100559
Bank_Level_Parallism_Col = 2.044944
Bank_Level_Parallism_Ready = 1.243750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.044944 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 8835 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8850 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.242401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.242401
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8850 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=190 dram_eff=0.8421
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 9000i bk13: 16a 8998i bk14: 64a 8959i bk15: 64a 8963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.672316
Bank_Level_Parallism_Col = 1.613636
Bank_Level_Parallism_Ready = 1.118750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613636 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 8837 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8850 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.117373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.117373
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8850 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=192 dram_eff=0.8333
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 9001i bk13: 16a 9000i bk14: 64a 8926i bk15: 64a 8920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.050000
Bank_Level_Parallism_Col = 2.011173
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.011173 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 8834 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8850 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.226093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.226093
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8850 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=201 dram_eff=0.796
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 9000i bk13: 16a 8998i bk14: 64a 8959i bk15: 64a 8963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.672316
Bank_Level_Parallism_Col = 1.613636
Bank_Level_Parallism_Ready = 1.118750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613636 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 8837 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8850 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.117373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.117373
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8850 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=191 dram_eff=0.8377
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8998i bk13: 16a 8995i bk14: 64a 8917i bk15: 64a 8930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.100559
Bank_Level_Parallism_Col = 2.044944
Bank_Level_Parallism_Ready = 1.243750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.044944 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 8835 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8850 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.242401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.242401
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8850 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=192 dram_eff=0.8333
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 9001i bk13: 16a 9000i bk14: 64a 8926i bk15: 64a 8920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.050000
Bank_Level_Parallism_Col = 2.011173
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.011173 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 8834 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8850 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.226093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.226093
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8850 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=191 dram_eff=0.8377
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8998i bk13: 16a 8995i bk14: 64a 8917i bk15: 64a 8930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.100559
Bank_Level_Parallism_Col = 2.044944
Bank_Level_Parallism_Ready = 1.243750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.044944 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 8835 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8850 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.242401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.242401
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8850 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=192 dram_eff=0.8333
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8998i bk13: 16a 8995i bk14: 64a 8922i bk15: 64a 8925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.088889
Bank_Level_Parallism_Col = 2.033520
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.033520 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 8834 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8850 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.242955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.242955
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8850 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=190 dram_eff=0.8421
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8994i bk13: 16a 8990i bk14: 64a 8928i bk15: 64a 8928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.112360
Bank_Level_Parallism_Col = 2.056497
Bank_Level_Parallism_Ready = 1.168750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.056497 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 8836 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8850 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.241957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.241957
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8851 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=200 dram_eff=0.8
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8992i bk13: 16a 8990i bk14: 64a 8934i bk15: 64a 8934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.946808
Bank_Level_Parallism_Col = 1.919786
Bank_Level_Parallism_Ready = 1.118750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.919786 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8826 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8851 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018083 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.006135 
queue_avg = 0.200133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.200133
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8851 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=198 dram_eff=0.8081
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8990i bk13: 16a 8989i bk14: 64a 8939i bk15: 64a 8932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.967742
Bank_Level_Parallism_Col = 1.940541
Bank_Level_Parallism_Ready = 1.056250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.940541 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 8828 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8851 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018083 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.006135 
queue_avg = 0.366097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.366097
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8851 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=203 dram_eff=0.7882
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8997i bk13: 16a 8993i bk14: 64a 8963i bk15: 64a 8970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.636871
Bank_Level_Parallism_Col = 1.601124
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.601124 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 8835 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8851 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018083 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.006135 
queue_avg = 0.109053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.109053
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8851 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=202 dram_eff=0.7921
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8990i bk13: 16a 8987i bk14: 64a 8942i bk15: 64a 8930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.931579
Bank_Level_Parallism_Col = 1.899471
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.899471 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 8824 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8851 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018083 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.006135 
queue_avg = 0.321833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.321833
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8851 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=199 dram_eff=0.804
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8990i bk13: 16a 8989i bk14: 64a 8940i bk15: 64a 8931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.957219
Bank_Level_Parallism_Col = 1.930107
Bank_Level_Parallism_Ready = 1.081250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.930107 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 8827 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8851 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018083 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.006135 
queue_avg = 0.375416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.375416
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8851 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01775
n_activity=200 dram_eff=0.8
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8991i bk13: 16a 8987i bk14: 64a 8938i bk15: 64a 8933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.952128
Bank_Level_Parallism_Col = 1.919786
Bank_Level_Parallism_Ready = 1.087500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.919786 

BW Util details:
bwutil = 0.017750 
total_CMD = 9014 
util_bw = 160 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8826 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8851 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.017750 
Either_Row_CoL_Bus_Util = 0.018083 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.006135 
queue_avg = 0.368538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.368538
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8842 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01864
n_activity=208 dram_eff=0.8077
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 9000i bk13: 24a 8991i bk14: 64a 8938i bk15: 64a 8914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.943878
Bank_Level_Parallism_Col = 1.902564
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.902564 

BW Util details:
bwutil = 0.018638 
total_CMD = 9014 
util_bw = 168 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8818 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8842 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.018638 
Either_Row_CoL_Bus_Util = 0.019081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.160639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.160639
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8842 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01864
n_activity=212 dram_eff=0.7925
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 9000i bk13: 24a 8998i bk14: 64a 8942i bk15: 64a 8899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.925000
Bank_Level_Parallism_Col = 1.894472
Bank_Level_Parallism_Ready = 1.351190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.894472 

BW Util details:
bwutil = 0.018638 
total_CMD = 9014 
util_bw = 168 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 8814 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8842 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.018638 
Either_Row_CoL_Bus_Util = 0.019081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.255381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.255381
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8844 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01864
n_activity=221 dram_eff=0.7602
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8995i bk13: 24a 8989i bk14: 64a 8944i bk15: 64a 8929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.755981
Bank_Level_Parallism_Col = 1.740385
Bank_Level_Parallism_Ready = 1.238095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.740385 

BW Util details:
bwutil = 0.018638 
total_CMD = 9014 
util_bw = 168 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 8805 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8844 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.018638 
Either_Row_CoL_Bus_Util = 0.018860 
Issued_on_Two_Bus_Simul_Util = 0.000222 
issued_two_Eff = 0.011765 
queue_avg = 0.240959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.240959
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8844 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01864
n_activity=218 dram_eff=0.7706
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8994i bk13: 24a 8993i bk14: 64a 8947i bk15: 64a 8907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.859223
Bank_Level_Parallism_Col = 1.848781
Bank_Level_Parallism_Ready = 1.386905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.848781 

BW Util details:
bwutil = 0.018638 
total_CMD = 9014 
util_bw = 168 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 8808 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8844 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.018638 
Either_Row_CoL_Bus_Util = 0.018860 
Issued_on_Two_Bus_Simul_Util = 0.000222 
issued_two_Eff = 0.011765 
queue_avg = 0.281673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.281673
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8843 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01864
n_activity=241 dram_eff=0.6971
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8995i bk13: 24a 8989i bk14: 64a 8940i bk15: 64a 8929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.709677
Bank_Level_Parallism_Col = 1.694444
Bank_Level_Parallism_Ready = 1.154762
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.694444 

BW Util details:
bwutil = 0.018638 
total_CMD = 9014 
util_bw = 168 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 8797 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8843 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.018638 
Either_Row_CoL_Bus_Util = 0.018970 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.005848 
queue_avg = 0.215221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.215221
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8844 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01864
n_activity=219 dram_eff=0.7671
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8995i bk13: 24a 8989i bk14: 64a 8943i bk15: 64a 8919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.826087
Bank_Level_Parallism_Col = 1.810680
Bank_Level_Parallism_Ready = 1.279762
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.810680 

BW Util details:
bwutil = 0.018638 
total_CMD = 9014 
util_bw = 168 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 8807 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8844 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.018638 
Either_Row_CoL_Bus_Util = 0.018860 
Issued_on_Two_Bus_Simul_Util = 0.000222 
issued_two_Eff = 0.011765 
queue_avg = 0.330375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.330375
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8844 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01864
n_activity=232 dram_eff=0.7241
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8993i bk13: 24a 8993i bk14: 64a 8938i bk15: 64a 8920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.727273
Bank_Level_Parallism_Col = 1.716895
Bank_Level_Parallism_Ready = 1.303571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.716895 

BW Util details:
bwutil = 0.018638 
total_CMD = 9014 
util_bw = 168 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 8794 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8844 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.018638 
Either_Row_CoL_Bus_Util = 0.018860 
Issued_on_Two_Bus_Simul_Util = 0.000222 
issued_two_Eff = 0.011765 
queue_avg = 0.430109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.430109
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8844 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01864
n_activity=224 dram_eff=0.75
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8995i bk13: 24a 8994i bk14: 64a 8942i bk15: 64a 8914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.787736
Bank_Level_Parallism_Col = 1.772512
Bank_Level_Parallism_Ready = 1.339286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.772512 

BW Util details:
bwutil = 0.018638 
total_CMD = 9014 
util_bw = 168 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 8802 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8844 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.018638 
Either_Row_CoL_Bus_Util = 0.018860 
Issued_on_Two_Bus_Simul_Util = 0.000222 
issued_two_Eff = 0.011765 
queue_avg = 0.373308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.373308
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9014 n_nop=8847 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01819
n_activity=224 dram_eff=0.7321
bk0: 0a 9014i bk1: 0a 9014i bk2: 0a 9014i bk3: 0a 9014i bk4: 0a 9014i bk5: 0a 9014i bk6: 0a 9014i bk7: 0a 9014i bk8: 0a 9014i bk9: 0a 9014i bk10: 0a 9014i bk11: 0a 9014i bk12: 16a 8995i bk13: 24a 8985i bk14: 64a 8933i bk15: 60a 8922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.816038
Bank_Level_Parallism_Col = 1.809524
Bank_Level_Parallism_Ready = 1.298780
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.809524 

BW Util details:
bwutil = 0.018194 
total_CMD = 9014 
util_bw = 164 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 8802 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9014 
n_nop = 8847 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.018194 
Either_Row_CoL_Bus_Util = 0.018527 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.005988 
queue_avg = 0.452185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.452185

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 201, Miss = 121, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 168, Miss = 84, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 10417
L2_total_cache_misses = 5229
L2_total_cache_miss_rate = 0.5020
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1297
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3891
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5229
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=10417
icnt_total_pkts_simt_to_mem=10417
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10417
Req_Network_cycles = 12005
Req_Network_injected_packets_per_cycle =       0.8677 
Req_Network_conflicts_per_cycle =       2.4446
Req_Network_conflicts_per_cycle_util =      17.2028
Req_Bank_Level_Parallism =       6.1061
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.8174
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0136

Reply_Network_injected_packets_num = 10417
Reply_Network_cycles = 12005
Reply_Network_injected_packets_per_cycle =        0.8677
Reply_Network_conflicts_per_cycle =        0.1655
Reply_Network_conflicts_per_cycle_util =       1.2869
Reply_Bank_Level_Parallism =       6.7468
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0080
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0108
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 195168 (inst/sec)
gpgpu_simulation_rate = 400 (cycle/sec)
gpgpu_silicon_slowdown = 2830000x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd62c6b268..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd62c6b264..

GPGPU-Sim PTX: cudaLaunch for 0x0x406d84 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: Finding dominators for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: Finding postdominators for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: reconvergence points for _Z18scan_inter1_kernelPjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5a28 (mri-gridding.3.sm_70.ptx:980) @%p1 bra BB6_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b20 (mri-gridding.3.sm_70.ptx:1018) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5a40 (mri-gridding.3.sm_70.ptx:985) @%p2 bra BB6_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b00 (mri-gridding.3.sm_70.ptx:1012) shl.b32 %r76, %r76, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5b18 (mri-gridding.3.sm_70.ptx:1015) @%p3 bra BB6_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b20 (mri-gridding.3.sm_70.ptx:1018) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18scan_inter1_kernelPjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18scan_inter1_kernelPjj'.
GPGPU-Sim PTX: pushing kernel '_Z18scan_inter1_kernelPjj' to stream 0, gridDim= (1,1,1) blockDim = (64,1,1) 
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z18scan_inter1_kernelPjj'
GPGPU-Sim uArch: CTA/core = 32, limited by: threads cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 2: size 0
kernel_name = _Z18scan_inter1_kernelPjj 
kernel_launch_uid = 2 
gpu_sim_cycle = 7141
gpu_sim_insn = 8554
gpu_ipc =       1.1979
gpu_tot_sim_cycle = 19146
gpu_tot_sim_insn = 5863612
gpu_tot_ipc =     306.2578
gpu_tot_issued_cta = 42
gpu_occupancy = 3.1177% 
gpu_tot_occupancy = 24.6851% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0067
partiton_level_parallism_total  =       0.5466
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       5.9664
L2_BW  =       0.2435 GB/Sec
L2_BW_total  =      19.7997 GB/Sec
gpu_total_sim_rate=167531
############## bottleneck_stats #############
cycles: core 7141, icnt 7141, l2 7141, dram 5362
gpu_ipc	1.198
gpu_tot_issued_cta = 42, average cycles = 170
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 16 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.000	1
L1D data util	0.000	1	0.022	41
L1D tag util	0.000	1	0.009	41
L2 data util	0.000	2	0.007	45
L2 tag util	0.000	2	0.003	45
n_l2_access	 48
icnt s2m util	0.000	0	0.000	45	flits per packet: -nan
icnt m2s util	0.000	0	0.000	45	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	2	0.001	22

latency_l1_hit:	3312, num_l1_reqs:	32
L1 hit latency:	103
latency_l2_hit:	2992, num_l2_reqs:	16
L2 hit latency:	187
latency_dram:	6119, num_dram_reqs:	16
DRAM latency:	382

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.625
smem size	0.000
thread slot	1.000
TB slot    	1.000
L1I tag util	0.000	1	0.028	41

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.000	1	0.006	41
sp pipe util	0.000	0	0.000	41
sfu pipe util	0.000	0	0.000	41
ldst mem cycle	0.000	0	0.000	41

smem port	0.000	1

n_reg_bank	16
reg port	0.000	0	0.000	41
L1D tag util	0.000	1	0.009	41
L1D fill util	0.000	1	0.002	41
n_l1d_mshr	4096
L1D mshr util	0.000	1
n_l1d_missq	16
L1D missq util	0.000	1
L1D hit rate	0.500
L1D miss rate	0.500
L1D rsfail rate	0.000
L2 tag util	0.000	2	0.003	45
L2 fill util	0.000	2	0.001	45
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	2	0.001	45
L2 missq util	0.000	2	0.000	45
L2 hit rate	0.667
L2 miss rate	0.333
L2 rsfail rate	0.000

dram activity	0.000	2	0.005	22

load trans eff	0.500
load trans sz	32.000
load_useful_bytes 512, load_transaction_bytes 1024, icnt_m2s_bytes 0
n_gmem_load_insns 4, n_gmem_load_accesses 32
n_smem_access_insn 32, n_smem_accesses 85

tmp_counter/12	0.000

run 0.079, fetch 0.085, sync 0.295, control 0.004, data 0.538, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 137, Miss = 69, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10481
	L1D_total_cache_misses = 5261
	L1D_total_cache_miss_rate = 0.5020
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5261

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
674, 383, 337, 337, 291, 291, 291, 291, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 6380096
gpgpu_n_tot_w_icount = 199378
gpgpu_n_stall_shd_mem = 58731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5204
gpgpu_n_mem_write_global = 5261
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41632
gpgpu_n_store_insn = 41673
gpgpu_n_shmem_insn = 419751
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 63104
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 50893
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7838
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20313	W0_Idle:399118	W0_Scoreboard:508711	W1:2524	W2:1909	W3:0	W4:1909	W5:0	W6:0	W7:0	W8:1909	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1909	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:189218
single_issue_nums: WS0:59899	WS1:47827	WS2:45826	WS3:45826	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 41632 {8:5204,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 210440 {40:5261,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 208160 {40:5204,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 42088 {8:5261,}
maxmflatency = 1041 
max_icnt2mem_latency = 546 
maxmrqlatency = 88 
max_icnt2sh_latency = 21 
averagemflatency = 376 
avg_icnt2mem_latency = 98 
avg_mrq_latency = 22 
avg_icnt2sh_latency = 2 
mrq_lat_table:695 	471 	200 	396 	2165 	1179 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4712 	3526 	2220 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	4972 	1605 	1550 	968 	1332 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9336 	833 	275 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0      6052      5997      6055      6000 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0      6204      6140      6207      6152 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0      6173      6112      6180      6115 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0      6081      6027      6084      6029 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0      6244      6147      6240      6184 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0      6413      6318      6422      6373 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0      6266      6204      6272      6253 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0      5442      5443      5447      5449 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0      5471      5473      5477      5478 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0      5674      5675      5679      5680 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0      5602      5605      5609      5610 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0      5542      5543      5547      5549 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0      5704      5706      5710      5711 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0      5895      5898      5902      5903 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0      5774      5775      5779      5780 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0      5965      5967      5971      5972 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0      5996      5997      6001      6003 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0      6136      6139      6172      6173 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0      6065      6068      6101      6103 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0      6025      6027      6031      6056 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0      6168      6169      6204      6205 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0      6358      6361      6394      6396 
dram[22]:         0         0         0         0         0      5454         0         0         0         0         0         0      6237      6238      6273      6274 
dram[23]:         0         0         0         0         0      5446         0         0         0         0         0         0      5442      5443      5447      5451 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0      5471      5475      5474      5483 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0      5674      5698      5676      5704 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0      5602      5621      5606      5627 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0      5542      5553      5545      5561 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0      5704      5730      5707      5740 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0      5895      5942      5899      5949 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0      5774      5807      5776      5815 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0      5965      6017      5968      6024 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[22]:      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[23]:      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 60.000000 
average row locality = 5204/130 = 40.030769
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[22]:         0         0         0         0         0         8         0         0         0         0         0         0        16        16        64        64 
dram[23]:         0         0         0         0         0         8         0         0         0         0         0         0        16        24        64        64 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        60 
total dram reads = 5204
min_bank_accesses = 0!
chip skew: 176/160 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none         671       630       710       673
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none         592       573       655       629
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none         654       594       680       664
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none         596       577       659       615
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none         606       562       662       633
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none         574       561       619       633
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none         580       560       614       627
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none         646       648       673       681
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none         666       668       703       716
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none         849       850       890       892
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none         781       783       824       837
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none         806       807       849       850
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none         872       873       929       933
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none        1038      1040      1080      1091
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none         927       929       972       980
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none         624       624       691       686
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none         636       638       700       684
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none         564       565       664       643
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none         564       567       665       640
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none         576       575       662       643
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none         565       570       674       649
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none         562       562       660       636
dram[22]:     none      none      none      none      none        1715    none      none      none      none      none      none         563       567       656       639
dram[23]:     none      none      none      none      none         755    none      none      none      none      none      none         641       659       669       693
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none         663       680       693       732
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none         834       878       872       925
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none         769       807       803       867
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none         792       831       830       877
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none         851       906       901       970
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none        1006      1085      1062      1145
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none         912       958       954      1023
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none         618       661       655       728
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0       514       463       559       509
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0       459       413       494       466
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0       519       454       523       504
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0       455       426       499       459
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0       452       391       474       468
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0       392       386       416       467
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0       402       388       415       462
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0       553       555       575       576
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0       568       569       603       615
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0       757       759       779       780
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0       687       688       716       731
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0       784       785       805       807
dram[12]:          0         0         0         0         0         0         0         0         0         0         0         0       773       775       808       820
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0       944       945       973       988
dram[14]:          0         0         0         0         0         0         0         0         0         0         0         0       826       828       861       873
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0       497       496       514       522
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0       497       498       513       514
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0       386       389       453       471
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0       383       386       467       459
dram[19]:          0         0         0         0         0         0         0         0         0         0         0         0       419       411       452       460
dram[20]:          0         0         0         0         0         0         0         0         0         0         0         0       386       389       461       463
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0       383       386       466       461
dram[22]:          0         0         0         0         0       387         0         0         0         0         0         0       387       390       463       459
dram[23]:          0         0         0         0         0       388         0         0         0         0         0         0       544       573       575       600
dram[24]:          0         0         0         0         0         0         0         0         0         0         0         0       564       592       593       643
dram[25]:          0         0         0         0         0         0         0         0         0         0         0         0       721       777       776       821
dram[26]:          0         0         0         0         0         0         0         0         0         0         0         0       671       708       699       765
dram[27]:          0         0         0         0         0         0         0         0         0         0         0         0       747       806       798       848
dram[28]:          0         0         0         0         0         0         0         0         0         0         0         0       751       800       792       857
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0       897       965       964      1041
dram[30]:          0         0         0         0         0         0         0         0         0         0         0         0       812       850       852       917
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0       457       517       498       555
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14213 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=215 dram_eff=0.7442
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14354i bk13: 16a 14354i bk14: 64a 14299i bk15: 64a 14290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.807882
Bank_Level_Parallism_Col = 1.796020
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.796020 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 14173 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14213 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011338 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.006135 
queue_avg = 0.270173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.270173
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14213 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=209 dram_eff=0.7656
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14358i bk13: 16a 14351i bk14: 64a 14308i bk15: 64a 14279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.868020
Bank_Level_Parallism_Col = 1.861538
Bank_Level_Parallism_Ready = 1.218750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.861538 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 14179 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14213 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011338 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.006135 
queue_avg = 0.250835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.250835
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14214 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=207 dram_eff=0.7729
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14355i bk13: 16a 14350i bk14: 64a 14304i bk15: 64a 14291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.866667
Bank_Level_Parallism_Col = 1.850515
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.850515 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 14181 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14214 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000139 
issued_two_Eff = 0.012346 
queue_avg = 0.240401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.240401
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14213 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=268 dram_eff=0.597
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14355i bk13: 16a 14350i bk14: 64a 14307i bk15: 64a 14307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.474359
Bank_Level_Parallism_Col = 1.461207
Bank_Level_Parallism_Ready = 1.106250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.461207 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 14142 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14213 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011338 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.006135 
queue_avg = 0.175153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.175153
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14213 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=235 dram_eff=0.6809
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14353i bk13: 16a 14350i bk14: 64a 14301i bk15: 64a 14284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693694
Bank_Level_Parallism_Col = 1.690909
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690909 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 14154 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14213 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011338 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.006135 
queue_avg = 0.230106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.230106
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14213 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=241 dram_eff=0.6639
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14353i bk13: 16a 14348i bk14: 64a 14302i bk15: 64a 14274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.791667
Bank_Level_Parallism_Col = 1.789720
Bank_Level_Parallism_Ready = 1.281250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.789720 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 14160 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14213 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011338 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.006135 
queue_avg = 0.236227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.236227
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14213 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=231 dram_eff=0.6926
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14348i bk13: 16a 14351i bk14: 64a 14309i bk15: 64a 14297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.717703
Bank_Level_Parallism_Col = 1.714976
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.714976 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 14167 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14213 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011338 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.006135 
queue_avg = 0.165415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.165415
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14212 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=190 dram_eff=0.8421
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14362i bk13: 16a 14360i bk14: 64a 14321i bk15: 64a 14325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.672316
Bank_Level_Parallism_Col = 1.613636
Bank_Level_Parallism_Ready = 1.118750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613636 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 14199 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14212 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.073595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0735949
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14212 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=191 dram_eff=0.8377
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14360i bk13: 16a 14357i bk14: 64a 14279i bk15: 64a 14292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.100559
Bank_Level_Parallism_Col = 2.044944
Bank_Level_Parallism_Ready = 1.243750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.044944 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 14197 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14212 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.151989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.151989
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14212 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=190 dram_eff=0.8421
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14362i bk13: 16a 14360i bk14: 64a 14321i bk15: 64a 14325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.672316
Bank_Level_Parallism_Col = 1.613636
Bank_Level_Parallism_Ready = 1.118750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613636 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 14199 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14212 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.073595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0735949
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14212 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=192 dram_eff=0.8333
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14363i bk13: 16a 14362i bk14: 64a 14288i bk15: 64a 14282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.050000
Bank_Level_Parallism_Col = 2.011173
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.011173 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 14196 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14212 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.141764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.141764
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14212 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=201 dram_eff=0.796
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14362i bk13: 16a 14360i bk14: 64a 14321i bk15: 64a 14325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.672316
Bank_Level_Parallism_Col = 1.613636
Bank_Level_Parallism_Ready = 1.118750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613636 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 14199 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14212 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.073595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0735949
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14212 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=191 dram_eff=0.8377
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14360i bk13: 16a 14357i bk14: 64a 14279i bk15: 64a 14292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.100559
Bank_Level_Parallism_Col = 2.044944
Bank_Level_Parallism_Ready = 1.243750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.044944 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 14197 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14212 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.151989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.151989
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14212 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=192 dram_eff=0.8333
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14363i bk13: 16a 14362i bk14: 64a 14288i bk15: 64a 14282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.050000
Bank_Level_Parallism_Col = 2.011173
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.011173 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 14196 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14212 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.141764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.141764
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14212 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=191 dram_eff=0.8377
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14360i bk13: 16a 14357i bk14: 64a 14279i bk15: 64a 14292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.100559
Bank_Level_Parallism_Col = 2.044944
Bank_Level_Parallism_Ready = 1.243750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.044944 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 14197 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14212 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.151989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.151989
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14212 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=192 dram_eff=0.8333
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14360i bk13: 16a 14357i bk14: 64a 14284i bk15: 64a 14287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.088889
Bank_Level_Parallism_Col = 2.033520
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.033520 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 14196 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14212 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.152337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.152337
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14212 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=190 dram_eff=0.8421
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14356i bk13: 16a 14352i bk14: 64a 14290i bk15: 64a 14290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.112360
Bank_Level_Parallism_Col = 2.056497
Bank_Level_Parallism_Ready = 1.168750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.056497 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 14198 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14212 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.151711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.151711
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14213 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=200 dram_eff=0.8
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14354i bk13: 16a 14352i bk14: 64a 14296i bk15: 64a 14296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.946808
Bank_Level_Parallism_Col = 1.919786
Bank_Level_Parallism_Ready = 1.118750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.919786 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 14188 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14213 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011338 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.006135 
queue_avg = 0.125487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.125487
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14213 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=198 dram_eff=0.8081
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14352i bk13: 16a 14351i bk14: 64a 14301i bk15: 64a 14294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.967742
Bank_Level_Parallism_Col = 1.940541
Bank_Level_Parallism_Ready = 1.056250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.940541 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 14190 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14213 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011338 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.006135 
queue_avg = 0.229549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.229549
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14213 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=203 dram_eff=0.7882
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14359i bk13: 16a 14355i bk14: 64a 14325i bk15: 64a 14332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.636871
Bank_Level_Parallism_Col = 1.601124
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.601124 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 14197 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14213 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011338 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.006135 
queue_avg = 0.068378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0683779
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14213 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=202 dram_eff=0.7921
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14352i bk13: 16a 14349i bk14: 64a 14304i bk15: 64a 14292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.931579
Bank_Level_Parallism_Col = 1.899471
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.899471 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 14186 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14213 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011338 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.006135 
queue_avg = 0.201795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.201795
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14213 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01113
n_activity=199 dram_eff=0.804
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14352i bk13: 16a 14351i bk14: 64a 14302i bk15: 64a 14293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.957219
Bank_Level_Parallism_Col = 1.930107
Bank_Level_Parallism_Ready = 1.081250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.930107 

BW Util details:
bwutil = 0.011130 
total_CMD = 14376 
util_bw = 160 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 14189 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14213 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011130 
Either_Row_CoL_Bus_Util = 0.011338 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.006135 
queue_avg = 0.235392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.235392
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14204 n_act=5 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01169
n_activity=240 dram_eff=0.7
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 8a 14357i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14353i bk13: 16a 14349i bk14: 64a 14300i bk15: 64a 14295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970238
Row_Buffer_Locality_read = 0.970238
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.832558
Bank_Level_Parallism_Col = 1.807512
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807512 

BW Util details:
bwutil = 0.011686 
total_CMD = 14376 
util_bw = 168 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 14161 

BW Util Bottlenecks: 
RCDc_limit = 54 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14204 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 168 
Row_Bus_Util =  0.000348 
CoL_Bus_Util = 0.011686 
Either_Row_CoL_Bus_Util = 0.011964 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.005814 
queue_avg = 0.238383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.238383
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14195 n_act=5 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01224
n_activity=248 dram_eff=0.7097
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 8a 14357i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14362i bk13: 24a 14353i bk14: 64a 14300i bk15: 64a 14276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971591
Row_Buffer_Locality_read = 0.971591
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.829596
Bank_Level_Parallism_Col = 1.796380
Bank_Level_Parallism_Ready = 1.272727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.796380 

BW Util details:
bwutil = 0.012243 
total_CMD = 14376 
util_bw = 176 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 14153 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14195 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 176 
Row_Bus_Util =  0.000348 
CoL_Bus_Util = 0.012243 
Either_Row_CoL_Bus_Util = 0.012590 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.108027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.108027
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14204 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01169
n_activity=212 dram_eff=0.7925
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14362i bk13: 24a 14360i bk14: 64a 14304i bk15: 64a 14261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.925000
Bank_Level_Parallism_Col = 1.894472
Bank_Level_Parallism_Ready = 1.351190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.894472 

BW Util details:
bwutil = 0.011686 
total_CMD = 14376 
util_bw = 168 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 14176 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14204 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011686 
Either_Row_CoL_Bus_Util = 0.011964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.160128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.160128
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14206 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01169
n_activity=221 dram_eff=0.7602
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14357i bk13: 24a 14351i bk14: 64a 14306i bk15: 64a 14291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.755981
Bank_Level_Parallism_Col = 1.740385
Bank_Level_Parallism_Ready = 1.238095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.740385 

BW Util details:
bwutil = 0.011686 
total_CMD = 14376 
util_bw = 168 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 14167 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14206 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011686 
Either_Row_CoL_Bus_Util = 0.011825 
Issued_on_Two_Bus_Simul_Util = 0.000139 
issued_two_Eff = 0.011765 
queue_avg = 0.151085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.151085
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14206 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01169
n_activity=218 dram_eff=0.7706
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14356i bk13: 24a 14355i bk14: 64a 14309i bk15: 64a 14269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.859223
Bank_Level_Parallism_Col = 1.848781
Bank_Level_Parallism_Ready = 1.386905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.848781 

BW Util details:
bwutil = 0.011686 
total_CMD = 14376 
util_bw = 168 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 14170 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14206 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011686 
Either_Row_CoL_Bus_Util = 0.011825 
Issued_on_Two_Bus_Simul_Util = 0.000139 
issued_two_Eff = 0.011765 
queue_avg = 0.176614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.176614
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14205 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01169
n_activity=241 dram_eff=0.6971
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14357i bk13: 24a 14351i bk14: 64a 14302i bk15: 64a 14291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.709677
Bank_Level_Parallism_Col = 1.694444
Bank_Level_Parallism_Ready = 1.154762
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.694444 

BW Util details:
bwutil = 0.011686 
total_CMD = 14376 
util_bw = 168 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 14159 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14205 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011686 
Either_Row_CoL_Bus_Util = 0.011895 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.005848 
queue_avg = 0.134947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.134947
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14206 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01169
n_activity=219 dram_eff=0.7671
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14357i bk13: 24a 14351i bk14: 64a 14305i bk15: 64a 14281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.826087
Bank_Level_Parallism_Col = 1.810680
Bank_Level_Parallism_Ready = 1.279762
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.810680 

BW Util details:
bwutil = 0.011686 
total_CMD = 14376 
util_bw = 168 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 14169 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14206 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011686 
Either_Row_CoL_Bus_Util = 0.011825 
Issued_on_Two_Bus_Simul_Util = 0.000139 
issued_two_Eff = 0.011765 
queue_avg = 0.207151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.207151
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14206 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01169
n_activity=232 dram_eff=0.7241
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14355i bk13: 24a 14355i bk14: 64a 14300i bk15: 64a 14282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.727273
Bank_Level_Parallism_Col = 1.716895
Bank_Level_Parallism_Ready = 1.303571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.716895 

BW Util details:
bwutil = 0.011686 
total_CMD = 14376 
util_bw = 168 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 14156 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14206 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011686 
Either_Row_CoL_Bus_Util = 0.011825 
Issued_on_Two_Bus_Simul_Util = 0.000139 
issued_two_Eff = 0.011765 
queue_avg = 0.269686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.269686
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14206 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01169
n_activity=224 dram_eff=0.75
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14357i bk13: 24a 14356i bk14: 64a 14304i bk15: 64a 14276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.787736
Bank_Level_Parallism_Col = 1.772512
Bank_Level_Parallism_Ready = 1.339286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.772512 

BW Util details:
bwutil = 0.011686 
total_CMD = 14376 
util_bw = 168 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 14164 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14206 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011686 
Either_Row_CoL_Bus_Util = 0.011825 
Issued_on_Two_Bus_Simul_Util = 0.000139 
issued_two_Eff = 0.011765 
queue_avg = 0.234071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.234071
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14376 n_nop=14209 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01141
n_activity=224 dram_eff=0.7321
bk0: 0a 14376i bk1: 0a 14376i bk2: 0a 14376i bk3: 0a 14376i bk4: 0a 14376i bk5: 0a 14376i bk6: 0a 14376i bk7: 0a 14376i bk8: 0a 14376i bk9: 0a 14376i bk10: 0a 14376i bk11: 0a 14376i bk12: 16a 14357i bk13: 24a 14347i bk14: 64a 14295i bk15: 60a 14284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.816038
Bank_Level_Parallism_Col = 1.809524
Bank_Level_Parallism_Ready = 1.298780
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.809524 

BW Util details:
bwutil = 0.011408 
total_CMD = 14376 
util_bw = 164 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 14164 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14376 
n_nop = 14209 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.011408 
Either_Row_CoL_Bus_Util = 0.011617 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.005988 
queue_avg = 0.283528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.283528

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 225, Miss = 129, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 200, Miss = 96, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 168, Miss = 84, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 10465
L2_total_cache_misses = 5245
L2_total_cache_miss_rate = 0.5012
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3905
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5204
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5261
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=10465
icnt_total_pkts_simt_to_mem=10465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10465
Req_Network_cycles = 19146
Req_Network_injected_packets_per_cycle =       0.5466 
Req_Network_conflicts_per_cycle =       1.5329
Req_Network_conflicts_per_cycle_util =      16.7320
Req_Bank_Level_Parallism =       5.9664
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5125
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0085

Reply_Network_injected_packets_num = 10465
Reply_Network_cycles = 19146
Reply_Network_injected_packets_per_cycle =        0.5466
Reply_Network_conflicts_per_cycle =        0.1040
Reply_Network_conflicts_per_cycle_util =       1.2513
Reply_Bank_Level_Parallism =       6.5735
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0050
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0068
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 35 sec (35 sec)
gpgpu_simulation_rate = 167531 (inst/sec)
gpgpu_simulation_rate = 547 (cycle/sec)
gpgpu_silicon_slowdown = 2069469x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd62c6b268..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd62c6b264..

GPGPU-Sim PTX: cudaLaunch for 0x0x406d84 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z18scan_inter1_kernelPjj 
GPGPU-Sim PTX: pushing kernel '_Z18scan_inter1_kernelPjj' to stream 0, gridDim= (1,1,1) blockDim = (64,1,1) 
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z18scan_inter1_kernelPjj'
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 3: size 0
kernel_name = _Z18scan_inter1_kernelPjj 
kernel_launch_uid = 3 
gpu_sim_cycle = 6939
gpu_sim_insn = 8554
gpu_ipc =       1.2327
gpu_tot_sim_cycle = 26085
gpu_tot_sim_insn = 5872166
gpu_tot_ipc =     225.1166
gpu_tot_issued_cta = 43
gpu_occupancy = 3.1169% 
gpu_tot_occupancy = 24.5379% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0069
partiton_level_parallism_total  =       0.4030
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       5.8341
L2_BW  =       0.2506 GB/Sec
L2_BW_total  =      14.5993 GB/Sec
gpu_total_sim_rate=146804
############## bottleneck_stats #############
cycles: core 6939, icnt 6939, l2 6939, dram 5210
gpu_ipc	1.233
gpu_tot_issued_cta = 43, average cycles = 161
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.000	1
L1D data util	0.000	1	0.023	42
L1D tag util	0.000	1	0.009	42
L2 data util	0.000	2	0.003	45
L2 tag util	0.000	2	0.003	45
n_l2_access	 48
icnt s2m util	0.000	0	0.000	45	flits per packet: -nan
icnt m2s util	0.000	0	0.000	45	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	45

latency_l1_hit:	3312, num_l1_reqs:	32
L1 hit latency:	103
latency_l2_hit:	6000, num_l2_reqs:	32
L2 hit latency:	187

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.625
smem size	0.000
thread slot	1.000
TB slot    	1.000
L1I tag util	0.000	1	0.029	42

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.000	1	0.006	42
sp pipe util	0.000	0	0.000	42
sfu pipe util	0.000	0	0.000	42
ldst mem cycle	0.000	0	0.000	42

smem port	0.000	1

n_reg_bank	16
reg port	0.000	0	0.000	42
L1D tag util	0.000	1	0.009	42
L1D fill util	0.000	1	0.002	42
n_l1d_mshr	4096
L1D mshr util	0.000	1
n_l1d_missq	16
L1D missq util	0.000	1
L1D hit rate	0.500
L1D miss rate	0.500
L1D rsfail rate	0.000
L2 tag util	0.000	2	0.003	45
L2 fill util	0.000	0	0.000	45
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	45
L2 missq util	0.000	0	0.000	45
L2 hit rate	1.000
L2 miss rate	0.000
L2 rsfail rate	0.000

dram activity	0.000	0	0.000	45

load trans eff	0.500
load trans sz	32.000
load_useful_bytes 512, load_transaction_bytes 1024, icnt_m2s_bytes 0
n_gmem_load_insns 4, n_gmem_load_accesses 32
n_smem_access_insn 32, n_smem_accesses 85

tmp_counter/12	0.000

run 0.086, fetch 0.093, sync 0.323, control 0.004, data 0.494, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 137, Miss = 69, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10545
	L1D_total_cache_misses = 5293
	L1D_total_cache_miss_rate = 0.5019
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5293

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
674, 383, 337, 337, 291, 291, 291, 291, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 6391872
gpgpu_n_tot_w_icount = 199746
gpgpu_n_stall_shd_mem = 58840
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5220
gpgpu_n_mem_write_global = 5293
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41760
gpgpu_n_store_insn = 41801
gpgpu_n_shmem_insn = 420388
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 63232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 50946
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7894
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20313	W0_Idle:404398	W0_Scoreboard:510815	W1:2547	W2:1932	W3:0	W4:1932	W5:0	W6:0	W7:0	W8:1932	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1932	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:189471
single_issue_nums: WS0:60152	WS1:47942	WS2:45826	WS3:45826	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 41760 {8:5220,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 211720 {40:5293,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 208800 {40:5220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 42344 {8:5293,}
maxmflatency = 1041 
max_icnt2mem_latency = 546 
maxmrqlatency = 88 
max_icnt2sh_latency = 21 
averagemflatency = 376 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 22 
avg_icnt2sh_latency = 2 
mrq_lat_table:695 	471 	200 	396 	2165 	1179 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4760 	3526 	2220 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	5020 	1605 	1550 	968 	1332 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9384 	833 	275 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0      6052      5997      6055      6000 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0      6204      6140      6207      6152 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0      6173      6112      6180      6115 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0      6081      6027      6084      6029 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0      6244      6147      6240      6184 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0      6413      6318      6422      6373 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0      6266      6204      6272      6253 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0      5442      5443      5447      5449 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0      5471      5473      5477      5478 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0      5674      5675      5679      5680 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0      5602      5605      5609      5610 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0      5542      5543      5547      5549 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0      5704      5706      5710      5711 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0      5895      5898      5902      5903 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0      5774      5775      5779      5780 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0      5965      5967      5971      5972 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0      5996      5997      6001      6003 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0      6136      6139      6172      6173 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0      6065      6068      6101      6103 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0      6025      6027      6031      6056 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0      6168      6169      6204      6205 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0      6358      6361      6394      6396 
dram[22]:         0         0         0         0         0      5454         0         0         0         0         0         0      6237      6238      6273      6274 
dram[23]:         0         0         0         0         0      5446         0         0         0         0         0         0      5442      5443      5447      5451 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0      5471      5475      5474      5483 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0      5674      5698      5676      5704 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0      5602      5621      5606      5627 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0      5542      5553      5545      5561 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0      5704      5730      5707      5740 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0      5895      5942      5899      5949 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0      5774      5807      5776      5815 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0      5965      6017      5968      6024 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[22]:      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[23]:      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 60.000000 
average row locality = 5204/130 = 40.030769
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[22]:         0         0         0         0         0         8         0         0         0         0         0         0        16        16        64        64 
dram[23]:         0         0         0         0         0         8         0         0         0         0         0         0        16        24        64        64 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        60 
total dram reads = 5204
min_bank_accesses = 0!
chip skew: 176/160 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none         671       630       710       673
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none         592       573       655       629
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none         654       594       680       664
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none         596       577       659       615
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none         606       562       662       633
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none         574       561       619       633
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none         580       560       614       627
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none         646       648       673       681
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none         666       668       703       716
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none         849       850       890       892
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none         781       783       824       837
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none         806       807       849       850
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none         872       873       929       933
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none        1038      1040      1080      1091
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none         927       929       972       980
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none         624       624       691       686
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none         636       638       700       684
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none         564       565       664       643
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none         564       567       665       640
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none         576       575       662       643
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none         565       570       674       649
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none         562       562       660       636
dram[22]:     none      none      none      none      none        2276    none      none      none      none      none      none         563       567       656       639
dram[23]:     none      none      none      none      none        1316    none      none      none      none      none      none         641       659       669       693
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none         663       680       693       732
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none         834       878       872       925
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none         769       807       803       867
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none         792       831       830       877
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none         851       906       901       970
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none        1006      1085      1062      1145
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none         912       958       954      1023
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none         618       661       655       728
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0       514       463       559       509
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0       459       413       494       466
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0       519       454       523       504
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0       455       426       499       459
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0       452       391       474       468
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0       392       386       416       467
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0       402       388       415       462
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0       553       555       575       576
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0       568       569       603       615
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0       757       759       779       780
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0       687       688       716       731
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0       784       785       805       807
dram[12]:          0         0         0         0         0         0         0         0         0         0         0         0       773       775       808       820
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0       944       945       973       988
dram[14]:          0         0         0         0         0         0         0         0         0         0         0         0       826       828       861       873
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0       497       496       514       522
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0       497       498       513       514
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0       386       389       453       471
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0       383       386       467       459
dram[19]:          0         0         0         0         0         0         0         0         0         0         0         0       419       411       452       460
dram[20]:          0         0         0         0         0         0         0         0         0         0         0         0       386       389       461       463
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0       383       386       466       461
dram[22]:          0         0         0         0         0       387         0         0         0         0         0         0       387       390       463       459
dram[23]:          0         0         0         0         0       388         0         0         0         0         0         0       544       573       575       600
dram[24]:          0         0         0         0         0         0         0         0         0         0         0         0       564       592       593       643
dram[25]:          0         0         0         0         0         0         0         0         0         0         0         0       721       777       776       821
dram[26]:          0         0         0         0         0         0         0         0         0         0         0         0       671       708       699       765
dram[27]:          0         0         0         0         0         0         0         0         0         0         0         0       747       806       798       848
dram[28]:          0         0         0         0         0         0         0         0         0         0         0         0       751       800       792       857
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0       897       965       964      1041
dram[30]:          0         0         0         0         0         0         0         0         0         0         0         0       812       850       852       917
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0       457       517       498       555
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19423 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=215 dram_eff=0.7442
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19564i bk13: 16a 19564i bk14: 64a 19509i bk15: 64a 19500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.807882
Bank_Level_Parallism_Col = 1.796020
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.796020 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 19383 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19423 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008322 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006135 
queue_avg = 0.198305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.198305
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19423 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=209 dram_eff=0.7656
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19568i bk13: 16a 19561i bk14: 64a 19518i bk15: 64a 19489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.868020
Bank_Level_Parallism_Col = 1.861538
Bank_Level_Parallism_Ready = 1.218750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.861538 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 19389 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19423 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008322 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006135 
queue_avg = 0.184111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.184111
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19424 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=207 dram_eff=0.7729
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19565i bk13: 16a 19560i bk14: 64a 19514i bk15: 64a 19501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.866667
Bank_Level_Parallism_Col = 1.850515
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.850515 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 19391 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19424 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008271 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.012346 
queue_avg = 0.176453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.176453
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19423 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=268 dram_eff=0.597
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19565i bk13: 16a 19560i bk14: 64a 19517i bk15: 64a 19517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.474359
Bank_Level_Parallism_Col = 1.461207
Bank_Level_Parallism_Ready = 1.106250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.461207 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 19352 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19423 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008322 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006135 
queue_avg = 0.128561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.128561
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19423 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=235 dram_eff=0.6809
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19563i bk13: 16a 19560i bk14: 64a 19511i bk15: 64a 19494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693694
Bank_Level_Parallism_Col = 1.690909
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690909 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 19364 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19423 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008322 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006135 
queue_avg = 0.168896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.168896
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19423 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=241 dram_eff=0.6639
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19563i bk13: 16a 19558i bk14: 64a 19512i bk15: 64a 19484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.791667
Bank_Level_Parallism_Col = 1.789720
Bank_Level_Parallism_Ready = 1.281250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.789720 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 19370 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19423 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008322 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006135 
queue_avg = 0.173389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.173389
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19423 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=231 dram_eff=0.6926
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19558i bk13: 16a 19561i bk14: 64a 19519i bk15: 64a 19507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.717703
Bank_Level_Parallism_Col = 1.714976
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.714976 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 19377 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19423 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008322 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006135 
queue_avg = 0.121413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.121413
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19422 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=190 dram_eff=0.8421
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19572i bk13: 16a 19570i bk14: 64a 19531i bk15: 64a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.672316
Bank_Level_Parallism_Col = 1.613636
Bank_Level_Parallism_Ready = 1.118750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613636 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 19409 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19422 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0540182
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19422 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=191 dram_eff=0.8377
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19570i bk13: 16a 19567i bk14: 64a 19489i bk15: 64a 19502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.100559
Bank_Level_Parallism_Col = 2.044944
Bank_Level_Parallism_Ready = 1.243750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.044944 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 19407 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19422 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.111559
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19422 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=190 dram_eff=0.8421
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19572i bk13: 16a 19570i bk14: 64a 19531i bk15: 64a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.672316
Bank_Level_Parallism_Col = 1.613636
Bank_Level_Parallism_Ready = 1.118750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613636 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 19409 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19422 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0540182
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19422 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=192 dram_eff=0.8333
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19573i bk13: 16a 19572i bk14: 64a 19498i bk15: 64a 19492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.050000
Bank_Level_Parallism_Col = 2.011173
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.011173 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 19406 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19422 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.104054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.104054
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19422 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=201 dram_eff=0.796
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19572i bk13: 16a 19570i bk14: 64a 19531i bk15: 64a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.672316
Bank_Level_Parallism_Col = 1.613636
Bank_Level_Parallism_Ready = 1.118750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613636 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 19409 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19422 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0540182
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19422 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=191 dram_eff=0.8377
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19570i bk13: 16a 19567i bk14: 64a 19489i bk15: 64a 19502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.100559
Bank_Level_Parallism_Col = 2.044944
Bank_Level_Parallism_Ready = 1.243750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.044944 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 19407 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19422 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.111559
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19422 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=192 dram_eff=0.8333
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19573i bk13: 16a 19572i bk14: 64a 19498i bk15: 64a 19492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.050000
Bank_Level_Parallism_Col = 2.011173
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.011173 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 19406 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19422 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.104054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.104054
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19422 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=191 dram_eff=0.8377
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19570i bk13: 16a 19567i bk14: 64a 19489i bk15: 64a 19502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.100559
Bank_Level_Parallism_Col = 2.044944
Bank_Level_Parallism_Ready = 1.243750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.044944 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 19407 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19422 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.111559
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19422 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=192 dram_eff=0.8333
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19570i bk13: 16a 19567i bk14: 64a 19494i bk15: 64a 19497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.088889
Bank_Level_Parallism_Col = 2.033520
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.033520 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 19406 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19422 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.111815
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19422 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=190 dram_eff=0.8421
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19566i bk13: 16a 19562i bk14: 64a 19500i bk15: 64a 19500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.112360
Bank_Level_Parallism_Col = 2.056497
Bank_Level_Parallism_Ready = 1.168750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.056497 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 19408 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19422 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.111355
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19423 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=200 dram_eff=0.8
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19564i bk13: 16a 19562i bk14: 64a 19506i bk15: 64a 19506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.946808
Bank_Level_Parallism_Col = 1.919786
Bank_Level_Parallism_Ready = 1.118750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.919786 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 19398 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19423 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008322 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006135 
queue_avg = 0.092107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0921066
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19423 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=198 dram_eff=0.8081
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19562i bk13: 16a 19561i bk14: 64a 19511i bk15: 64a 19504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.967742
Bank_Level_Parallism_Col = 1.940541
Bank_Level_Parallism_Ready = 1.056250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.940541 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 19400 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19423 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008322 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006135 
queue_avg = 0.168488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.168488
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19423 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=203 dram_eff=0.7882
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19569i bk13: 16a 19565i bk14: 64a 19535i bk15: 64a 19542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.636871
Bank_Level_Parallism_Col = 1.601124
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.601124 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 19407 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19423 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008322 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006135 
queue_avg = 0.050189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0501889
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19423 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=202 dram_eff=0.7921
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19562i bk13: 16a 19559i bk14: 64a 19514i bk15: 64a 19502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.931579
Bank_Level_Parallism_Col = 1.899471
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.899471 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 19396 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19423 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008322 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006135 
queue_avg = 0.148116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.148116
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19423 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008169
n_activity=199 dram_eff=0.804
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19562i bk13: 16a 19561i bk14: 64a 19512i bk15: 64a 19503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.957219
Bank_Level_Parallism_Col = 1.930107
Bank_Level_Parallism_Ready = 1.081250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.930107 

BW Util details:
bwutil = 0.008169 
total_CMD = 19586 
util_bw = 160 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 19399 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19423 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008169 
Either_Row_CoL_Bus_Util = 0.008322 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006135 
queue_avg = 0.172776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.172776
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19414 n_act=5 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008578
n_activity=240 dram_eff=0.7
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 8a 19567i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19563i bk13: 16a 19559i bk14: 64a 19510i bk15: 64a 19505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970238
Row_Buffer_Locality_read = 0.970238
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.832558
Bank_Level_Parallism_Col = 1.807512
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807512 

BW Util details:
bwutil = 0.008578 
total_CMD = 19586 
util_bw = 168 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 19371 

BW Util Bottlenecks: 
RCDc_limit = 54 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19414 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 168 
Row_Bus_Util =  0.000255 
CoL_Bus_Util = 0.008578 
Either_Row_CoL_Bus_Util = 0.008782 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.005814 
queue_avg = 0.174972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.174972
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19405 n_act=5 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008986
n_activity=248 dram_eff=0.7097
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 8a 19567i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19572i bk13: 24a 19563i bk14: 64a 19510i bk15: 64a 19486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971591
Row_Buffer_Locality_read = 0.971591
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.829596
Bank_Level_Parallism_Col = 1.796380
Bank_Level_Parallism_Ready = 1.272727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.796380 

BW Util details:
bwutil = 0.008986 
total_CMD = 19586 
util_bw = 176 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 19363 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19405 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 176 
Row_Bus_Util =  0.000255 
CoL_Bus_Util = 0.008986 
Either_Row_CoL_Bus_Util = 0.009241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.079291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0792913
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19414 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008578
n_activity=212 dram_eff=0.7925
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19572i bk13: 24a 19570i bk14: 64a 19514i bk15: 64a 19471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.925000
Bank_Level_Parallism_Col = 1.894472
Bank_Level_Parallism_Ready = 1.351190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.894472 

BW Util details:
bwutil = 0.008578 
total_CMD = 19586 
util_bw = 168 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 19386 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19414 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008578 
Either_Row_CoL_Bus_Util = 0.008782 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.117533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.117533
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19416 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008578
n_activity=221 dram_eff=0.7602
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19567i bk13: 24a 19561i bk14: 64a 19516i bk15: 64a 19501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.755981
Bank_Level_Parallism_Col = 1.740385
Bank_Level_Parallism_Ready = 1.238095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.740385 

BW Util details:
bwutil = 0.008578 
total_CMD = 19586 
util_bw = 168 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 19377 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19416 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008578 
Either_Row_CoL_Bus_Util = 0.008680 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.011765 
queue_avg = 0.110896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.110896
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19416 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008578
n_activity=218 dram_eff=0.7706
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19566i bk13: 24a 19565i bk14: 64a 19519i bk15: 64a 19479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.859223
Bank_Level_Parallism_Col = 1.848781
Bank_Level_Parallism_Ready = 1.386905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.848781 

BW Util details:
bwutil = 0.008578 
total_CMD = 19586 
util_bw = 168 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 19380 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19416 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008578 
Either_Row_CoL_Bus_Util = 0.008680 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.011765 
queue_avg = 0.129633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.129633
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19415 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008578
n_activity=241 dram_eff=0.6971
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19567i bk13: 24a 19561i bk14: 64a 19512i bk15: 64a 19501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.709677
Bank_Level_Parallism_Col = 1.694444
Bank_Level_Parallism_Ready = 1.154762
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.694444 

BW Util details:
bwutil = 0.008578 
total_CMD = 19586 
util_bw = 168 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 19369 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19415 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008578 
Either_Row_CoL_Bus_Util = 0.008731 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.005848 
queue_avg = 0.099050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0990503
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19416 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008578
n_activity=219 dram_eff=0.7671
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19567i bk13: 24a 19561i bk14: 64a 19515i bk15: 64a 19491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.826087
Bank_Level_Parallism_Col = 1.810680
Bank_Level_Parallism_Ready = 1.279762
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.810680 

BW Util details:
bwutil = 0.008578 
total_CMD = 19586 
util_bw = 168 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 19379 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19416 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008578 
Either_Row_CoL_Bus_Util = 0.008680 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.011765 
queue_avg = 0.152047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.152047
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19416 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008578
n_activity=232 dram_eff=0.7241
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19565i bk13: 24a 19565i bk14: 64a 19510i bk15: 64a 19492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.727273
Bank_Level_Parallism_Col = 1.716895
Bank_Level_Parallism_Ready = 1.303571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.716895 

BW Util details:
bwutil = 0.008578 
total_CMD = 19586 
util_bw = 168 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 19366 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19416 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008578 
Either_Row_CoL_Bus_Util = 0.008680 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.011765 
queue_avg = 0.197948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.197948
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19416 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008578
n_activity=224 dram_eff=0.75
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19567i bk13: 24a 19566i bk14: 64a 19514i bk15: 64a 19486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.787736
Bank_Level_Parallism_Col = 1.772512
Bank_Level_Parallism_Ready = 1.339286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.772512 

BW Util details:
bwutil = 0.008578 
total_CMD = 19586 
util_bw = 168 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 19374 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19416 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008578 
Either_Row_CoL_Bus_Util = 0.008680 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.011765 
queue_avg = 0.171806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.171806
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19586 n_nop=19419 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008373
n_activity=224 dram_eff=0.7321
bk0: 0a 19586i bk1: 0a 19586i bk2: 0a 19586i bk3: 0a 19586i bk4: 0a 19586i bk5: 0a 19586i bk6: 0a 19586i bk7: 0a 19586i bk8: 0a 19586i bk9: 0a 19586i bk10: 0a 19586i bk11: 0a 19586i bk12: 16a 19567i bk13: 24a 19557i bk14: 64a 19505i bk15: 60a 19494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.816038
Bank_Level_Parallism_Col = 1.809524
Bank_Level_Parallism_Ready = 1.298780
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.809524 

BW Util details:
bwutil = 0.008373 
total_CMD = 19586 
util_bw = 164 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 19374 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19586 
n_nop = 19419 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.008373 
Either_Row_CoL_Bus_Util = 0.008526 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.005988 
queue_avg = 0.208108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.208108

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 249, Miss = 129, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 224, Miss = 96, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 168, Miss = 84, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 10513
L2_total_cache_misses = 5245
L2_total_cache_miss_rate = 0.4989
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3905
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5293
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=10513
icnt_total_pkts_simt_to_mem=10513
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10513
Req_Network_cycles = 26085
Req_Network_injected_packets_per_cycle =       0.4030 
Req_Network_conflicts_per_cycle =       1.1251
Req_Network_conflicts_per_cycle_util =      16.2863
Req_Bank_Level_Parallism =       5.8341
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3762
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0063

Reply_Network_injected_packets_num = 10513
Reply_Network_cycles = 26085
Reply_Network_injected_packets_per_cycle =        0.4030
Reply_Network_conflicts_per_cycle =        0.0764
Reply_Network_conflicts_per_cycle_util =       1.2146
Reply_Bank_Level_Parallism =       6.4104
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0037
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0050
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 40 sec (40 sec)
gpgpu_simulation_rate = 146804 (inst/sec)
gpgpu_simulation_rate = 652 (cycle/sec)
gpgpu_silicon_slowdown = 1736196x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
