// Seed: 2075210615
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input uwire id_3,
    input id_4,
    input logic id_5,
    output id_6
);
  always @(id_4[1'b0 : 1] or posedge 1) id_6[1] = id_2;
  assign id_6 = id_3;
  logic id_7;
endmodule
