Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/36-openroad-resizertimingpostcts/tiny_tonegen.odb'…
Reading library file at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[WARNING GRT-0097] No global routing found for nets.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000061    0.538962 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.013653    0.193929    0.747763    1.286725 v _650_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.193929    0.000033    1.286758 v _370_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004632    0.283252    0.209893    1.496651 ^ _370_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _139_ (net)
                      0.283252    0.000008    1.496660 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003453    0.164805    0.137951    1.634610 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.164805    0.000006    1.634616 v _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.634616   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000061    0.538962 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.788962   clock uncertainty
                                  0.000000    0.788962   clock reconvergence pessimism
                                  0.121680    0.910642   library hold time
                                              0.910642   data required time
---------------------------------------------------------------------------------------------
                                              0.910642   data required time
                                             -1.634616   data arrival time
---------------------------------------------------------------------------------------------
                                              0.723974   slack (MET)


Startpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000134    0.309199 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227497    0.536696 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000085    0.536782 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.013407    0.191781    0.745620    1.282402 v _648_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.191781    0.000051    1.282453 v _365_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004818    0.251027    0.204641    1.487094 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _136_ (net)
                      0.251027    0.000014    1.487108 ^ _366_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003489    0.193492    0.173905    1.661013 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.193492    0.000007    1.661020 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.661020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000134    0.309199 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227497    0.536696 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000085    0.536782 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786782   clock uncertainty
                                  0.000000    0.786782   clock reconvergence pessimism
                                  0.115282    0.902064   library hold time
                                              0.902064   data required time
---------------------------------------------------------------------------------------------
                                              0.902064   data required time
                                             -1.661020   data arrival time
---------------------------------------------------------------------------------------------
                                              0.758956   slack (MET)


Startpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000015    0.538916 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.021744    0.265603    0.800787    1.339702 v _647_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.265603    0.000011    1.339713 v _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005379    0.285174    0.286880    1.626593 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _134_ (net)
                      0.285174    0.000023    1.626616 ^ _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003917    0.170924    0.143242    1.769857 v _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.170924    0.000013    1.769871 v _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.769871   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000015    0.538916 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.788916   clock uncertainty
                                  0.000000    0.788916   clock reconvergence pessimism
                                  0.120413    0.909328   library hold time
                                              0.909328   data required time
---------------------------------------------------------------------------------------------
                                              0.909328   data required time
                                             -1.769871   data arrival time
---------------------------------------------------------------------------------------------
                                              0.860542   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000014    0.538915 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.027557    0.527131    1.099418    1.638333 ^ _646_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.527131    0.000031    1.638364 ^ _361_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004873    0.208830    0.140544    1.778908 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.208830    0.000031    1.778939 v _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.778939   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000014    0.538915 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.788915   clock uncertainty
                                  0.000000    0.788915   clock reconvergence pessimism
                                  0.112565    0.901480   library hold time
                                              0.901480   data required time
---------------------------------------------------------------------------------------------
                                              0.901480   data required time
                                             -1.778939   data arrival time
---------------------------------------------------------------------------------------------
                                              0.877459   slack (MET)


Startpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000134    0.309199 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227497    0.536696 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000021    0.536717 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.014941    0.198718    0.755896    1.292613 v _649_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.198718    0.000053    1.292666 v _368_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003003    0.147150    0.381148    1.673814 v _368_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _138_ (net)
                      0.147150    0.000002    1.673816 v _369_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003337    0.116580    0.340221    2.014038 v _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.116580    0.000004    2.014042 v _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.014042   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000134    0.309199 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227497    0.536696 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000021    0.536717 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786717   clock uncertainty
                                  0.000000    0.786717   clock reconvergence pessimism
                                  0.131181    0.917898   library hold time
                                              0.917898   data required time
---------------------------------------------------------------------------------------------
                                              0.917898   data required time
                                             -2.014042   data arrival time
---------------------------------------------------------------------------------------------
                                              1.096143   slack (MET)


Startpoint: _653_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000083    0.538984 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004560    0.170651    0.872445    1.411428 ^ _653_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.170651    0.000006    1.411434 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.006538    0.171302    0.154089    1.565523 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _130_ (net)
                      0.171302    0.000047    1.565571 v _358_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013030    0.388362    0.278368    1.843939 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _131_ (net)
                      0.388362    0.000020    1.843959 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003586    0.163776    0.116148    1.960107 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.163776    0.000010    1.960117 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003738    0.107436    0.268790    2.228907 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.107436    0.000010    2.228917 v _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.228917   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000134    0.309199 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227497    0.536696 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000025    0.536721 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786721   clock uncertainty
                                  0.000000    0.786721   clock reconvergence pessimism
                                  0.133057    0.919779   library hold time
                                              0.919779   data required time
---------------------------------------------------------------------------------------------
                                              0.919779   data required time
                                             -2.228917   data arrival time
---------------------------------------------------------------------------------------------
                                              1.309139   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417331    0.001851    4.634542 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.071548    0.329724    0.462999    5.097541 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.329724    0.000209    5.097750 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097750   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000110    0.539011 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.789011   clock uncertainty
                                  0.000000    0.789011   clock reconvergence pessimism
                                  0.361207    1.150218   library removal time
                                              1.150218   data required time
---------------------------------------------------------------------------------------------
                                              1.150218   data required time
                                             -5.097750   data arrival time
---------------------------------------------------------------------------------------------
                                              3.947532   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417320    0.001427    4.634119 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078045    0.353646    0.473605    5.107724 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.353646    0.000585    5.108309 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.108309   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000061    0.538962 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.788962   clock uncertainty
                                  0.000000    0.788962   clock reconvergence pessimism
                                  0.363169    1.152131   library removal time
                                              1.152131   data required time
---------------------------------------------------------------------------------------------
                                              1.152131   data required time
                                             -5.108309   data arrival time
---------------------------------------------------------------------------------------------
                                              3.956179   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417320    0.001427    4.634119 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078045    0.353646    0.473605    5.107724 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.353646    0.000633    5.108357 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.108357   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000015    0.538916 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.788916   clock uncertainty
                                  0.000000    0.788916   clock reconvergence pessimism
                                  0.363169    1.152085   library removal time
                                              1.152085   data required time
---------------------------------------------------------------------------------------------
                                              1.152085   data required time
                                             -5.108357   data arrival time
---------------------------------------------------------------------------------------------
                                              3.956273   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417320    0.001427    4.634119 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078045    0.353646    0.473605    5.107724 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.353646    0.000673    5.108397 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.108397   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000014    0.538915 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.788915   clock uncertainty
                                  0.000000    0.788915   clock reconvergence pessimism
                                  0.363169    1.152084   library removal time
                                              1.152084   data required time
---------------------------------------------------------------------------------------------
                                              1.152084   data required time
                                             -5.108397   data arrival time
---------------------------------------------------------------------------------------------
                                              3.956313   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417320    0.001427    4.634119 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078045    0.353646    0.473605    5.107724 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.353646    0.000770    5.108494 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.108494   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000100    0.539001 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.789001   clock uncertainty
                                  0.000000    0.789001   clock reconvergence pessimism
                                  0.363169    1.152170   library removal time
                                              1.152170   data required time
---------------------------------------------------------------------------------------------
                                              1.152170   data required time
                                             -5.108494   data arrival time
---------------------------------------------------------------------------------------------
                                              3.956323   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417320    0.001427    4.634119 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078045    0.353646    0.473605    5.107724 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.353646    0.000775    5.108500 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.108500   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000083    0.538984 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.788984   clock uncertainty
                                  0.000000    0.788984   clock reconvergence pessimism
                                  0.363169    1.152153   library removal time
                                              1.152153   data required time
---------------------------------------------------------------------------------------------
                                              1.152153   data required time
                                             -5.108500   data arrival time
---------------------------------------------------------------------------------------------
                                              3.956347   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417304    0.000004    4.632695 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.032148    0.566387    0.504870    5.137565 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.566387    0.000358    5.137923 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078025    0.355326    0.500970    5.638893 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.355327    0.000437    5.639330 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.639330   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000134    0.309199 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227497    0.536696 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000085    0.536782 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786782   clock uncertainty
                                  0.000000    0.786782   clock reconvergence pessimism
                                  0.362929    1.149711   library removal time
                                              1.149711   data required time
---------------------------------------------------------------------------------------------
                                              1.149711   data required time
                                             -5.639330   data arrival time
---------------------------------------------------------------------------------------------
                                              4.489619   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417304    0.000004    4.632695 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.032148    0.566387    0.504870    5.137565 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.566387    0.000358    5.137923 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078025    0.355326    0.500970    5.638893 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.355327    0.000385    5.639277 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.639277   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000134    0.309199 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227497    0.536696 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000025    0.536721 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786721   clock uncertainty
                                  0.000000    0.786721   clock reconvergence pessimism
                                  0.362929    1.149650   library removal time
                                              1.149650   data required time
---------------------------------------------------------------------------------------------
                                              1.149650   data required time
                                             -5.639277   data arrival time
---------------------------------------------------------------------------------------------
                                              4.489627   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417304    0.000004    4.632695 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.032148    0.566387    0.504870    5.137565 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.566387    0.000358    5.137923 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078025    0.355326    0.500970    5.638893 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.355327    0.000448    5.639341 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.639341   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000134    0.309199 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227497    0.536696 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000021    0.536717 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786717   clock uncertainty
                                  0.000000    0.786717   clock reconvergence pessimism
                                  0.362929    1.149646   library removal time
                                              1.149646   data required time
---------------------------------------------------------------------------------------------
                                              1.149646   data required time
                                             -5.639341   data arrival time
---------------------------------------------------------------------------------------------
                                              4.489695   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417304    0.000004    4.632695 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.032148    0.566387    0.504870    5.137565 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.566387    0.000358    5.137923 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078025    0.355326    0.500970    5.638893 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.355327    0.000448    5.639341 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.639341   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024211    0.132581    0.060533   20.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000   20.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248532   20.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000135   20.309200 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227496   20.536697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000021   20.536718 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286718   clock uncertainty
                                  0.000000   20.286718   clock reconvergence pessimism
                                  0.205017   20.491735   library recovery time
                                             20.491735   data required time
---------------------------------------------------------------------------------------------
                                             20.491735   data required time
                                             -5.639341   data arrival time
---------------------------------------------------------------------------------------------
                                             14.852394   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417304    0.000004    4.632695 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.032148    0.566387    0.504870    5.137565 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.566387    0.000358    5.137923 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078025    0.355326    0.500970    5.638893 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.355327    0.000385    5.639277 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.639277   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024211    0.132581    0.060533   20.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000   20.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248532   20.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000135   20.309200 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227496   20.536697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000025   20.536722 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286722   clock uncertainty
                                  0.000000   20.286722   clock reconvergence pessimism
                                  0.205017   20.491739   library recovery time
                                             20.491739   data required time
---------------------------------------------------------------------------------------------
                                             20.491739   data required time
                                             -5.639277   data arrival time
---------------------------------------------------------------------------------------------
                                             14.852461   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417304    0.000004    4.632695 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.032148    0.566387    0.504870    5.137565 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.566387    0.000358    5.137923 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078025    0.355326    0.500970    5.638893 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.355327    0.000437    5.639330 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.639330   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024211    0.132581    0.060533   20.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000   20.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248532   20.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000135   20.309200 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227496   20.536697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000085   20.536781 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286783   clock uncertainty
                                  0.000000   20.286783   clock reconvergence pessimism
                                  0.205017   20.491798   library recovery time
                                             20.491798   data required time
---------------------------------------------------------------------------------------------
                                             20.491798   data required time
                                             -5.639330   data arrival time
---------------------------------------------------------------------------------------------
                                             14.852469   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004607    0.125854    0.045620    4.045620 ^ ena (in)
                                                         ena (net)
                      0.125854    0.000000    4.045620 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.012329    0.253469    0.281414    4.327035 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.253469    0.000027    4.327062 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.022083    0.376835    0.282990    4.610052 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.376835    0.000136    4.610188 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003489    0.373896    0.285919    4.896107 ^ _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.373896    0.000007    4.896113 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.896113   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024211    0.132581    0.060533   20.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000   20.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248532   20.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000135   20.309200 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227496   20.536697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000085   20.536781 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286783   clock uncertainty
                                  0.000000   20.286783   clock reconvergence pessimism
                                 -0.350386   19.936396   library setup time
                                             19.936396   data required time
---------------------------------------------------------------------------------------------
                                             19.936396   data required time
                                             -4.896113   data arrival time
---------------------------------------------------------------------------------------------
                                             15.040282   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004607    0.125854    0.045620    4.045620 ^ ena (in)
                                                         ena (net)
                      0.125854    0.000000    4.045620 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.012329    0.253469    0.281414    4.327035 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.253469    0.000027    4.327062 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.022083    0.376835    0.282990    4.610052 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.376835    0.000249    4.610301 v _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004873    0.289728    0.242167    4.852468 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.289728    0.000031    4.852499 ^ _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.852499   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024211    0.132581    0.060533   20.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000   20.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248532   20.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000089   20.309155 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229747   20.538900 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000014   20.538916 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.288916   clock uncertainty
                                  0.000000   20.288916   clock reconvergence pessimism
                                 -0.335771   19.953146   library setup time
                                             19.953146   data required time
---------------------------------------------------------------------------------------------
                                             19.953146   data required time
                                             -4.852499   data arrival time
---------------------------------------------------------------------------------------------
                                             15.100646   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004607    0.125854    0.045620    4.045620 ^ ena (in)
                                                         ena (net)
                      0.125854    0.000000    4.045620 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.012329    0.253469    0.281414    4.327035 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.253469    0.000027    4.327062 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.022083    0.376835    0.282990    4.610052 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.376835    0.000228    4.610280 v _363_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003917    0.261907    0.235466    4.845746 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.261907    0.000013    4.845759 ^ _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.845759   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024211    0.132581    0.060533   20.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000   20.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248532   20.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000089   20.309155 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229747   20.538900 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000016   20.538918 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.288918   clock uncertainty
                                  0.000000   20.288918   clock reconvergence pessimism
                                 -0.330605   19.958313   library setup time
                                             19.958313   data required time
---------------------------------------------------------------------------------------------
                                             19.958313   data required time
                                             -4.845759   data arrival time
---------------------------------------------------------------------------------------------
                                             15.112554   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004607    0.125854    0.045620    4.045620 ^ ena (in)
                                                         ena (net)
                      0.125854    0.000000    4.045620 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.012329    0.253469    0.281414    4.327035 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.253469    0.000027    4.327062 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.022083    0.376835    0.282990    4.610052 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.376835    0.000261    4.610312 v _371_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003453    0.249837    0.227134    4.837447 ^ _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.249837    0.000006    4.837452 ^ _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.837452   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024211    0.132581    0.060533   20.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000   20.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248532   20.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000089   20.309155 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229747   20.538900 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000062   20.538963 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.288963   clock uncertainty
                                  0.000000   20.288963   clock reconvergence pessimism
                                 -0.328364   19.960600   library setup time
                                             19.960600   data required time
---------------------------------------------------------------------------------------------
                                             19.960600   data required time
                                             -4.837452   data arrival time
---------------------------------------------------------------------------------------------
                                             15.123146   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004607    0.125854    0.045620    4.045620 ^ ena (in)
                                                         ena (net)
                      0.125854    0.000000    4.045620 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.012329    0.253469    0.281414    4.327035 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.253469    0.000010    4.327044 ^ _369_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003337    0.178265    0.448331    4.775375 ^ _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.178265    0.000004    4.775379 ^ _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.775379   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024211    0.132581    0.060533   20.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000   20.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248532   20.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000135   20.309200 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227496   20.536697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000021   20.536718 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286718   clock uncertainty
                                  0.000000   20.286718   clock reconvergence pessimism
                                 -0.315632   19.971087   library setup time
                                             19.971087   data required time
---------------------------------------------------------------------------------------------
                                             19.971087   data required time
                                             -4.775379   data arrival time
---------------------------------------------------------------------------------------------
                                             15.195706   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004607    0.125854    0.045620    4.045620 ^ ena (in)
                                                         ena (net)
                      0.125854    0.000000    4.045620 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.012329    0.253469    0.281414    4.327035 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.253469    0.000023    4.327058 ^ _414_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003738    0.139654    0.293210    4.620268 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.139654    0.000010    4.620278 ^ _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.620278   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024211    0.132581    0.060533   20.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000   20.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248532   20.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000135   20.309200 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227496   20.536697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000025   20.536722 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286722   clock uncertainty
                                  0.000000   20.286722   clock reconvergence pessimism
                                 -0.308472   19.978251   library setup time
                                             19.978251   data required time
---------------------------------------------------------------------------------------------
                                             19.978251   data required time
                                             -4.620278   data arrival time
---------------------------------------------------------------------------------------------
                                             15.357973   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417320    0.001427    4.634119 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078045    0.353646    0.473605    5.107724 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.353646    0.000775    5.108500 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.108500   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024211    0.132581    0.060533   20.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000   20.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248532   20.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000089   20.309155 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229747   20.538900 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000083   20.538984 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.288986   clock uncertainty
                                  0.000000   20.288986   clock reconvergence pessimism
                                  0.205624   20.494610   library recovery time
                                             20.494610   data required time
---------------------------------------------------------------------------------------------
                                             20.494610   data required time
                                             -5.108500   data arrival time
---------------------------------------------------------------------------------------------
                                             15.386110   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417320    0.001427    4.634119 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078045    0.353646    0.473605    5.107724 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.353646    0.000673    5.108397 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.108397   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024211    0.132581    0.060533   20.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000   20.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248532   20.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000089   20.309155 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229747   20.538900 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000014   20.538916 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.288916   clock uncertainty
                                  0.000000   20.288916   clock reconvergence pessimism
                                  0.205624   20.494539   library recovery time
                                             20.494539   data required time
---------------------------------------------------------------------------------------------
                                             20.494539   data required time
                                             -5.108397   data arrival time
---------------------------------------------------------------------------------------------
                                             15.386143   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417320    0.001427    4.634119 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078045    0.353646    0.473605    5.107724 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.353646    0.000770    5.108494 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.108494   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024211    0.132581    0.060533   20.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000   20.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248532   20.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000089   20.309155 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229747   20.538900 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000101   20.539001 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.289003   clock uncertainty
                                  0.000000   20.289003   clock reconvergence pessimism
                                  0.205624   20.494627   library recovery time
                                             20.494627   data required time
---------------------------------------------------------------------------------------------
                                             20.494627   data required time
                                             -5.108494   data arrival time
---------------------------------------------------------------------------------------------
                                             15.386134   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417320    0.001427    4.634119 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078045    0.353646    0.473605    5.107724 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.353646    0.000633    5.108357 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.108357   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024211    0.132581    0.060533   20.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000   20.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248532   20.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000089   20.309155 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229747   20.538900 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000016   20.538918 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.288918   clock uncertainty
                                  0.000000   20.288918   clock reconvergence pessimism
                                  0.205625   20.494541   library recovery time
                                             20.494541   data required time
---------------------------------------------------------------------------------------------
                                             20.494541   data required time
                                             -5.108357   data arrival time
---------------------------------------------------------------------------------------------
                                             15.386186   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417320    0.001427    4.634119 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078045    0.353646    0.473605    5.107724 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.353646    0.000585    5.108309 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.108309   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024211    0.132581    0.060533   20.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000   20.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248532   20.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000089   20.309155 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229747   20.538900 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000062   20.538963 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.288963   clock uncertainty
                                  0.000000   20.288963   clock reconvergence pessimism
                                  0.205625   20.494589   library recovery time
                                             20.494589   data required time
---------------------------------------------------------------------------------------------
                                             20.494589   data required time
                                             -5.108309   data arrival time
---------------------------------------------------------------------------------------------
                                             15.386277   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417331    0.001851    4.634542 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.071548    0.329724    0.462999    5.097541 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.329724    0.000209    5.097750 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097750   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024211    0.132581    0.060533   20.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000   20.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248532   20.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000089   20.309155 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229747   20.538900 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000110   20.539011 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.289011   clock uncertainty
                                  0.000000   20.289011   clock reconvergence pessimism
                                  0.209328   20.498339   library recovery time
                                             20.498339   data required time
---------------------------------------------------------------------------------------------
                                             20.498339   data required time
                                             -5.097750   data arrival time
---------------------------------------------------------------------------------------------
                                             15.400590   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417304    0.000004    4.632695 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.032148    0.566387    0.504870    5.137565 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.566387    0.000358    5.137923 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078025    0.355326    0.500970    5.638893 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.355327    0.000448    5.639341 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.639341   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024211    0.132581    0.060533   20.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000   20.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248532   20.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000135   20.309200 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227496   20.536697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000021   20.536718 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286718   clock uncertainty
                                  0.000000   20.286718   clock reconvergence pessimism
                                  0.205017   20.491735   library recovery time
                                             20.491735   data required time
---------------------------------------------------------------------------------------------
                                             20.491735   data required time
                                             -5.639341   data arrival time
---------------------------------------------------------------------------------------------
                                             14.852394   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004607    0.125854    0.045620    4.045620 ^ ena (in)
                                                         ena (net)
                      0.125854    0.000000    4.045620 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.012329    0.253469    0.281414    4.327035 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.253469    0.000027    4.327062 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.022083    0.376835    0.282990    4.610052 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.376835    0.000136    4.610188 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003489    0.373896    0.285919    4.896107 ^ _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.373896    0.000007    4.896113 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.896113   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024211    0.132581    0.060533   20.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000   20.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248532   20.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000135   20.309200 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227496   20.536697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000085   20.536781 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286783   clock uncertainty
                                  0.000000   20.286783   clock reconvergence pessimism
                                 -0.350386   19.936396   library setup time
                                             19.936396   data required time
---------------------------------------------------------------------------------------------
                                             19.936396   data required time
                                             -4.896113   data arrival time
---------------------------------------------------------------------------------------------
                                             15.040282   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_5v00: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_5v00: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_5v00: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 80 unclocked register/latch pins.
  _625_/CLK
  _626_/CLK
  _627_/CLK
  _628_/CLK
  _629_/CLK
  _630_/CLK
  _631_/CLK
  _632_/CLK
  _633_/CLK
  _634_/CLK
  _635_/CLK
  _636_/CLK
  _637_/CLK
  _638_/CLK
  _639_/CLK
  _640_/CLK
  _641_/CLK
  _643_/CLK
  _644_/CLK
  _645_/CLK
  _654_/CLK
  _655_/CLK
  _656_/CLK
  _657_/CLK
  _658_/CLK
  _659_/CLK
  _660_/CLK
  _661_/CLK
  _662_/CLK
  _663_/CLK
  _664_/CLK
  _665_/CLK
  _666_/CLK
  _667_/CLK
  _668_/CLK
  _669_/CLK
  _670_/CLK
  _671_/CLK
  _672_/CLK
  _673_/CLK
  _674_/CLK
  _675_/CLK
  _676_/CLK
  _677_/CLK
  _678_/CLK
  _679_/CLK
  _680_/CLK
  _681_/CLK
  _682_/CLK
  _683_/CLK
  _684_/CLK
  _685_/CLK
  _686_/CLK
  _687_/CLK
  _688_/CLK
  _689_/CLK
  _690_/CLK
  _691_/CLK
  _692_/CLK
  _693_/CLK
  _694_/CLK
  _695_/CLK
  _696_/CLK
  _697_/CLK
  _698_/CLK
  _699_/CLK
  _700_/CLK
  _701_/CLK
  _702_/CLK
  _703_/CLK
  _704_/CLK
  _705_/CLK
  _706_/CLK
  _707_/CLK
  _708_/CLK
  _709_/CLK
  _710_/CLK
  _711_/CLK
  _712_/CLK
  _713_/CLK
Warning: There are 84 unconstrained endpoints.
  signal_bit_out
  _625_/D
  _626_/D
  _627_/D
  _628_/D
  _629_/D
  _630_/D
  _631_/D
  _632_/D
  _633_/D
  _634_/D
  _635_/D
  _636_/D
  _637_/D
  _638_/D
  _639_/D
  _640_/D
  _641_/D
  _643_/D
  _644_/D
  _645_/D
  _651_/D
  _652_/D
  _653_/D
  _654_/D
  _655_/D
  _656_/D
  _657_/D
  _658_/D
  _659_/D
  _660_/D
  _661_/D
  _662_/D
  _663_/D
  _664_/D
  _665_/D
  _666_/D
  _667_/D
  _668_/D
  _669_/D
  _670_/D
  _671_/D
  _672_/D
  _673_/D
  _674_/D
  _675_/D
  _676_/D
  _677_/D
  _678_/D
  _679_/D
  _680_/D
  _681_/D
  _682_/D
  _683_/D
  _684_/D
  _685_/D
  _686_/D
  _687_/D
  _688_/D
  _689_/D
  _690_/D
  _691_/D
  _692_/D
  _693_/D
  _694_/D
  _695_/D
  _696_/D
  _697_/D
  _698_/D
  _699_/D
  _700_/D
  _701_/D
  _702_/D
  _703_/D
  _704_/D
  _705_/D
  _706_/D
  _707_/D
  _708_/D
  _709_/D
  _710_/D
  _711_/D
  _712_/D
  _713_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.013605e-03 3.684140e-04 3.594789e-08 1.382055e-03  59.4%
Combinational        2.096102e-04 1.108888e-04 4.255962e-08 3.205416e-04  13.8%
Clock                5.089597e-04 1.165305e-04 1.330510e-08 6.255035e-04  26.9%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.732175e-03 5.958332e-04 9.181277e-08 2.328100e-03 100.0%
                            74.4%        25.6%         0.0%
Writing metric power__internal__total: 0.0017321752384305
Writing metric power__switching__total: 0.0005958331748843193
Writing metric power__leakage__total: 9.181277249581399e-8
Writing metric power__total: 0.002328100148588419

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_tt_025C_5v00: -0.2522451485750454
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.536717 source latency _649_/CLK ^
-0.538962 target latency _650_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.252245 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_tt_025C_5v00: 0.2522937208337464
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.539011 source latency _651_/CLK ^
-0.536717 target latency _649_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.252294 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_tt_025C_5v00: 0.7239743454097106
nom_tt_025C_5v00: 0.7239743454097106
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_tt_025C_5v00: 14.852394401411582
nom_tt_025C_5v00: 14.852394401411582
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_tt_025C_5v00: 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__hold_r2r__ws__corner:nom_tt_025C_5v00: 0.723974
Writing metric timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_r2r__ws__corner:nom_tt_025C_5v00: 1e30
Writing metric timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.536717         network latency _649_/CLK
        2.921299 network latency _676_/CLK
---------------
0.536717 2.921299 latency
        2.384582 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.742978         network latency _667_/CLK
        2.617079 network latency _676_/CLK
---------------
1.742978 2.617079 latency
        0.874100 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.495420         network latency _649_/CLK
        0.497894 network latency _651_/CLK
---------------
0.495420 0.497894 latency
        0.002474 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 3.62 fmax = 276.09
%OL_END_REPORT
