TimeStamp :  20230613-203330
(Bind dest:FSM_IF._rn0_dq_en tree:(IntConst 1'b0))
(Bind dest:FSM_IF._rn10_tclk tree:(IntConst 1'b1))
(Bind dest:FSM_IF._rn11_trst tree:(IntConst 1'b1))
(Bind dest:FSM_IF._rn12_tclk tree:(IntConst 1'b1))
(Bind dest:FSM_IF._rn13_tclk tree:(IntConst 1'b0))
(Bind dest:FSM_IF._rn14_sr_en tree:(IntConst 1'b1))
(Bind dest:FSM_IF._rn15_tclk tree:(IntConst 1'b1))
(Bind dest:FSM_IF._rn1_trst tree:(IntConst 1'b1))
(Bind dest:FSM_IF._rn2_sr_en tree:(IntConst 1'b0))
(Bind dest:FSM_IF._rn3_trst tree:(IntConst 1'b0))
(Bind dest:FSM_IF._rn4_tclk tree:(IntConst 1'b1))
(Bind dest:FSM_IF._rn5_tclk tree:(IntConst 1'b1))
(Bind dest:FSM_IF._rn6_dq_en tree:(IntConst 1'b1))
(Bind dest:FSM_IF._rn7_tclk tree:(IntConst 1'b0))
(Bind dest:FSM_IF._rn8_sr_en tree:(IntConst 1'b1))
(Bind dest:FSM_IF._rn9_dq_en tree:(IntConst 1'b1))
(Bind dest:FSM_IF.dq_en tree:(Branch Cond:(Operator Lor Next:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.init)),(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.load_command))) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.start_frame)) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.wrc_low)) True:(Terminal FSM_IF._rn6_dq_en) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.wrc_high)) True:(Terminal FSM_IF._rn9_dq_en) False:(Terminal FSM_IF._rn0_dq_en))))))
(Bind dest:FSM_IF.end_frame tree:(IntConst 5))
(Bind dest:FSM_IF.init tree:(IntConst 0))
(Bind dest:FSM_IF.load_command tree:(IntConst 1))
(Bind dest:FSM_IF.ops tree:(Concat Next:(Terminal FSM_IF.tclk),(Terminal FSM_IF.trst),(Terminal FSM_IF.dq_en),(Terminal FSM_IF.sr_en)))
(Bind dest:FSM_IF.rdc_high tree:(IntConst 7))
(Bind dest:FSM_IF.rdc_low tree:(IntConst 6))
(Bind dest:FSM_IF.sr_en tree:(Branch Cond:(Operator Lor Next:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.init)),(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.load_command))) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.start_frame)) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.wrc_low)) True:(Terminal FSM_IF._rn8_sr_en) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.wrc_high)) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.end_frame)) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.rdc_low)) True:(Terminal FSM_IF._rn14_sr_en) False:(Terminal FSM_IF._rn2_sr_en))))))))
(Bind dest:FSM_IF.start_frame tree:(IntConst 2))
(Bind dest:FSM_IF.state tree:(Branch Cond:(Operator Unot Next:(Terminal FSM_IF.rst_n)) True:(Terminal FSM_IF.init) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.init)) True:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.count40),(IntConst 39)) True:(Terminal FSM_IF.load_command)) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.load_command)) True:(Terminal FSM_IF.start_frame) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.start_frame)) True:(Terminal FSM_IF.wrc_low) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.wrc_low)) True:(Terminal FSM_IF.wrc_high) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.wrc_high)) True:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.count40),(IntConst 15)) True:(Terminal FSM_IF.rdc_low) False:(Terminal FSM_IF.wrc_low)) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.end_frame)) True:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.count40),(IntConst 39)) True:(Terminal FSM_IF.load_command)) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.rdc_low)) True:(Terminal FSM_IF.rdc_high) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.rdc_high)) True:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.count40),(IntConst 35)) True:(Terminal FSM_IF.end_frame) False:(Terminal FSM_IF.rdc_low))))))))))))
(Bind dest:FSM_IF.tclk tree:(Branch Cond:(Operator Lor Next:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.init)),(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.load_command))) True:(Terminal FSM_IF._rn4_tclk) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.start_frame)) True:(Terminal FSM_IF._rn5_tclk) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.wrc_low)) True:(Terminal FSM_IF._rn7_tclk) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.wrc_high)) True:(Terminal FSM_IF._rn10_tclk) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.end_frame)) True:(Terminal FSM_IF._rn12_tclk) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.rdc_low)) True:(Terminal FSM_IF._rn13_tclk) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.rdc_high)) True:(Terminal FSM_IF._rn15_tclk)))))))))
(Bind dest:FSM_IF.trst tree:(Branch Cond:(Operator Lor Next:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.init)),(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.load_command))) True:(Terminal FSM_IF._rn3_trst) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.start_frame)) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.wrc_low)) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.wrc_high)) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.end_frame)) True:(Terminal FSM_IF._rn11_trst) False:(Terminal FSM_IF._rn1_trst)))))))
(Bind dest:FSM_IF.wrc_high tree:(IntConst 4))
(Bind dest:FSM_IF.wrc_low tree:(IntConst 3))
