C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/LAB2/VHDL/SimpleCounter.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/LAB2/VHDL/SimpleCounter.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SimpleCounter
-- Compiling architecture behav0 of SimpleCounter

} {} {}} C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/LAB2/VHDL/D_FLIP_FLOP.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/LAB2/VHDL/D_FLIP_FLOP.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity D_FLIP_FLOP
-- Compiling architecture behav0 of D_FLIP_FLOP

} {} {}}
